

# ***TMS320F28P65x Real-Time Microcontrollers***

*Technical Reference Manual*

---



Literature Number: SPRUIZ1B  
JULY 2023 – REVISED AUGUST 2024





# Table of Contents



<b>Read This First</b> .....	125
About This Manual.....	125
Notational Conventions.....	125
Glossary.....	125
Related Documentation From Texas Instruments.....	125
Support Resources.....	126
Trademarks.....	126
<b>1 C2000™ Microcontrollers Software Support</b> .....	127
1.1 Introduction.....	128
1.2 C2000Ware Structure.....	128
1.3 Documentation.....	128
1.4 Devices.....	128
1.5 Libraries.....	128
1.6 Code Composer Studio™ Integrated Development Environment (IDE).....	128
1.7 SysConfig and PinMUX Tool.....	129
<b>2 C28x Processor</b> .....	130
2.1 Introduction.....	131
2.2 C28X Related Collateral.....	131
2.3 Features.....	131
2.4 Floating-Point Unit (FPU).....	132
2.5 Trigonometric Math Unit (TMU).....	132
2.6 VCRC Unit.....	133
<b>3 C28x System Control and Interrupts</b> .....	134
3.1 C28x System Control Introduction.....	135
3.1.1 SYSCTL Related Collateral.....	135
3.2 System Control Functional Description.....	135
3.2.1 Device Identification.....	136
3.3 Resets.....	136
3.3.1 Reset Sources.....	136
3.3.2 External Reset ( $\overline{XRS}$ ).....	137
3.3.3 Simulate External Reset (SIMRESET. $\overline{XRS}$ ).....	137
3.3.4 Power-On Reset (POR).....	137
3.3.5 Debugger Reset (SYSRS).....	138
3.3.6 Simulate CPU1 Reset (SIMRESET).....	138
3.3.7 Watchdog Reset ( $\overline{WDRS}$ ).....	138
3.3.8 NMI Watchdog Reset (NMIWDRS).....	138
3.3.9 Secure Code Copy Reset (SCCRESET).....	138
3.3.10 EtherCAT SubDevice Controller (ESC) Module Reset Output.....	139
3.4 Peripheral Interrupts.....	139
3.4.1 Interrupt Concepts.....	139
3.4.2 Interrupt Architecture.....	139
3.4.3 Interrupt Entry Sequence.....	141
3.4.4 Configuring and Using Interrupts.....	142
3.4.5 PIE Channel Mapping.....	144
3.4.6 System Error Interrupts.....	146
3.4.7 Vector Tables.....	147
3.5 Exceptions and Non-Maskable Interrupts.....	153
3.5.1 Configuring and Using NMIs.....	153
3.5.2 Emulation Considerations.....	153

3.5.3 NMI Sources.....	153
3.5.4 Illegal Instruction Trap (ITRAP).....	154
3.6 Safety Features.....	154
3.6.1 Write Protection on Registers.....	154
3.6.2 CPU1 and CPU2 ePIE Vector Address Validity Check.....	155
3.6.3 NMIWDs.....	155
3.6.4 ECC and Parity Enabled RAMs, Shared RAMs Protection.....	155
3.6.5 ECC Enabled Flash Memory.....	155
3.6.6 ERRORSTS Pin.....	156
3.7 Clocking.....	156
3.7.1 Clock Sources.....	158
3.7.2 Derived Clocks.....	160
3.7.3 Device Clock Domains.....	161
3.7.4 External Clock Output (XCLKOUT).....	162
3.7.5 Clock Connectivity.....	162
3.7.6 Using an External Crystal or Resonator.....	164
3.7.7 PLL/AUXPLL.....	164
3.7.8 Clock (OSCCLK) Failure Detection.....	168
3.8 Clock Configuration Semaphore.....	170
3.9 32-Bit CPU Timers 0/1/2.....	170
3.10 Watchdog Timers.....	172
3.10.1 Servicing the Watchdog Timer.....	173
3.10.2 Minimum Window Check.....	173
3.10.3 Watchdog Reset or Watchdog Interrupt Mode.....	174
3.10.4 Watchdog Operation in Low-Power Modes.....	174
3.10.5 Emulation Considerations.....	174
3.11 Low-Power Modes.....	175
3.11.1 IDLE.....	175
3.11.2 STANDBY.....	175
3.11.3 HALT.....	176
3.12 Memory Controller Module.....	177
3.12.1 Dedicated RAM (Dx RAM).....	178
3.12.2 Local Shared RAM (LSx RAM).....	178
3.12.3 Global Shared RAM (GSx RAM).....	179
3.12.4 CPU Message RAM (CPU MSG RAM).....	179
3.12.5 CLA Message RAM (CLA MSGRAM).....	179
3.12.6 CLA-DMA MSG RAM.....	179
3.12.7 Access Arbitration.....	180
3.12.8 Access Protection.....	181
3.12.9 Memory Error Detection, Correction, and Error Handling.....	184
3.12.10 Application Test Hooks for Error Detection and Correction.....	186
3.12.11 ROM Test.....	187
3.12.12 RAM Initialization.....	187
3.13 JTAG.....	188
3.13.1 JTAG Noise and TAP_STATUS.....	188
3.14 Live Firmware Update (LFU).....	188
3.14.1 LFU Background.....	188
3.14.2 LFU Switchover Steps.....	189
3.14.3 Device Features Supporting LFU.....	190
3.14.4 LFU Switchover.....	195
3.14.5 LFU Resources.....	195
3.15 System Control Register Configuration Restrictions.....	195
3.16 MCU Configuration (MCUCNFx).....	196
3.17 Software.....	196
3.17.1 SYSCTL Examples.....	196
3.17.2 MEMCFG Examples.....	197
3.17.3 NMI Examples.....	198
3.17.4 TIMER Examples.....	199
3.17.5 WATCHDOG Examples.....	199
3.18 System Control Registers.....	200
3.18.1 SYSCTRL Base Address Table.....	200

3.18.2 LFU Base Address Table.....	201
3.18.3 CPUTIMER_REGS Registers.....	202
3.18.4 PIE_CTRL_REGS Registers.....	209
3.18.5 WD_REGS Registers.....	261
3.18.6 NMI_INTRUPT_REGS Registers.....	268
3.18.7 XINT_REGS Registers.....	288
3.18.8 SYNC_SOC_REGS Registers.....	297
3.18.9 CPU1_DMA_CLA_SRC_SEL_REGS Registers.....	305
3.18.10 CPU2_DMA_CLA_SRC_SEL_REGS Registers.....	312
3.18.11 DEV_CFG_REGS Registers.....	316
3.18.12 CLK_CFG_REGS Registers.....	406
3.18.13 CPU1_SYS_REGS Registers.....	438
3.18.14 CPU2_SYS_REGS Registers.....	504
3.18.15 CPU1_SYS_STATUS_REGS Registers.....	570
3.18.16 CPU2_SYS_STATUS_REGS Registers.....	579
3.18.17 CPU1_PERIPH_AC_REGS Registers.....	596
3.18.18 CPU2_PERIPH_AC_REGS Registers.....	685
3.18.19 MEM_CFG_REGS Registers.....	774
3.18.20 ACCESS_PROTECTION_REGS Registers.....	851
3.18.21 MEMORY_ERROR_REGS Registers.....	876
3.18.22 ROM_WAIT_STATE_REGS Registers.....	901
3.18.23 TEST_ERROR_REGS Registers.....	903
3.18.24 UID_REGS Registers.....	907
3.18.25 CPU1_LFU_REGS Registers.....	916
3.18.26 CPU2_LFU_REGS Registers.....	928
3.18.27 CPU1TOCPU2_IPC_REGS_CPU1VIEW Registers.....	940
3.18.28 CPU1TOCPU2_IPC_REGS_CPU2VIEW Registers.....	973
3.18.29 CPU2_DMA_CLA_SRC_SEL_REGS Registers.....	1006
3.18.30 Register to Driverlib Function Mapping.....	1010
<b>4 ROM Code and Peripheral Booting.....</b>	<b>1034</b>
4.1 Introduction.....	1035
4.1.1 ROM Related Collateral.....	1035
4.2 Device Boot Sequence.....	1036
4.3 Device Boot Modes.....	1037
4.3.1 Default Boot Modes.....	1037
4.3.2 Custom Boot Modes.....	1038
4.4 Device Boot Configurations.....	1039
4.4.1 Configuring Boot Mode Pins.....	1040
4.4.2 Configuring Boot Mode Table Options.....	1042
4.4.3 Boot Mode Example Use Cases.....	1043
4.5 Device Boot Flow Diagrams.....	1044
4.5.1 Boot Flow.....	1044
4.5.2 Emulation Boot Flow.....	1046
4.5.3 Standalone Boot Flow.....	1047
4.6 Device Reset and Exception Handling.....	1049
4.6.1 Reset Causes and Handling.....	1049
4.6.2 Exceptions and Interrupts Handling.....	1050
4.7 Boot ROM Description.....	1051
4.7.1 Boot ROM Configuration Registers.....	1051
4.7.2 Booting CPU2.....	1053
4.7.3 Entry Points.....	1055
4.7.4 Wait Points.....	1056
4.7.5 Secure Flash Boot Mode.....	1057
4.7.6 Memory Maps.....	1059
4.7.7 ROM Tables.....	1060
4.7.8 Boot Modes and Loaders.....	1060
4.7.9 GPIO Assignments.....	1081
4.7.10 Secure ROM Function APIs.....	1084
4.7.11 Clock Initializations.....	1085
4.7.12 Boot Status Information.....	1086
4.7.13 ROM Version.....	1088

4.8 Application Notes for Using the Bootloaders.....	1088
4.8.1 Bootloader Data Stream Structure.....	1088
4.8.2 The C2000 Hex Utility.....	1090
4.9 Software.....	1091
4.9.1 BOOT Examples.....	1091
<b>5 Dual Code Security Module (DCSM).....</b>	<b>1092</b>
5.1 Introduction.....	1093
5.1.1 DCSM Related Collateral.....	1093
5.2 Functional Description.....	1093
5.2.1 CSM Passwords.....	1094
5.2.2 Emulation Code Security Logic (ECSL).....	1096
5.2.3 CPU Secure Logic.....	1096
5.2.4 Execute-Only Protection.....	1096
5.2.5 Password Lock.....	1096
5.2.6 JTAGLOCK.....	1097
5.2.7 Link Pointer and Zone Select.....	1097
5.2.8 C Code Example to Get Zone Select Block Addr for Zone1.....	1100
5.3 Flash and OTP Erase/Program.....	1100
5.4 Secure Copy Code.....	1100
5.5 SecureCRC.....	1101
5.6 CSM Impact on Other On-Chip Resources.....	1102
5.6.1 RAMOPEN.....	1103
5.7 Incorporating Code Security in User Applications.....	1104
5.7.1 Environments That Require Security Unlocking.....	1104
5.7.2 CSM Password Match Flow.....	1104
5.7.3 C Code Example to Unsecure C28x Zone1.....	1106
5.7.4 C Code Example to Resecure C28x Zone1.....	1106
5.7.5 Environments That Require ECSL Unlocking.....	1106
5.7.6 ECSL Password Match Flow.....	1106
5.7.7 ECSL Disable Considerations for any Zone.....	1108
5.7.8 Device Unique ID.....	1108
5.8 Software.....	1109
5.8.1 DCSM Examples.....	1109
5.9 DCSM Registers.....	1110
5.9.1 DCSM Base Address Table.....	1110
5.9.2 DCSM_Z1_REGS Registers.....	1111
5.9.3 DCSM_Z2_REGS Registers.....	1161
5.9.4 DCSM_COMMON_REGS Registers.....	1200
5.9.5 DCSM_Z1_OTP Registers.....	1224
5.9.6 DCSM_Z2_OTP Registers.....	1241
5.9.7 DCSM Registers to Driverlib Functions.....	1250
<b>6 Background CRC-32 (BGCRC).....</b>	<b>1255</b>
6.1 Introduction.....	1256
6.1.1 BGCRC Related Collateral.....	1256
6.1.2 Features.....	1256
6.1.3 Block Diagram.....	1256
6.1.4 Memory Wait States and Memory Map.....	1257
6.2 Functional Description.....	1258
6.2.1 Data Read Unit.....	1258
6.2.2 CRC-32 Compute Unit.....	1258
6.2.3 CRC Notification Unit.....	1259
6.2.4 Operating Modes.....	1260
6.2.5 BGCRC Watchdog.....	1260
6.2.6 Hardware and Software Faults Protection.....	1260
6.3 Application of the BGCRC.....	1260
6.3.1 Software Configuration.....	1261
6.3.2 Decision on Error Response Severity.....	1262
6.3.3 Decision of Controller for CLA_CRC.....	1262
6.3.4 Execution of Time Critical Code from Wait-States Memories.....	1262
6.3.5 BGCRC Execution.....	1262
6.3.6 Debug/Error Response for BGCRC Errors.....	1263

6.3.7 BGCRC Golden CRC-32 Value Computation.....	1264
6.4 Software.....	1265
6.4.1 BGCRC Examples.....	1265
6.5 BGCRC Registers.....	1266
6.5.1 BGCRC Base Address Table.....	1266
6.5.2 BGCRC_REGS Registers.....	1267
6.5.3 BGCRC Registers to Driverlib Functions.....	1293
<b>7 Control Law Accelerator (CLA)</b> .....	<b>1295</b>
7.1 Introduction.....	1296
7.1.1 Features.....	1296
7.1.2 CLA Related Collateral.....	1296
7.1.3 Block Diagram.....	1297
7.2 CLA Interface.....	1298
7.2.1 CLA Memory.....	1298
7.2.2 CLA Memory Bus.....	1299
7.2.3 Shared Peripherals and EALLOW Protection.....	1300
7.2.4 CLA Tasks and Interrupt Vectors.....	1300
7.2.5 CLA Software Interrupt to CPU.....	1305
7.3 CLA, DMA, and CPU Arbitration.....	1306
7.3.1 CLA Message RAM.....	1306
7.3.2 CLA Program Memory.....	1307
7.3.3 CLA Data Memory.....	1308
7.3.4 Peripheral Registers (ePWM, HRPWM, Comparator).....	1308
7.4 CLA Configuration and Debug.....	1309
7.4.1 Building a CLA Application.....	1309
7.4.2 Typical CLA Initialization Sequence.....	1309
7.4.3 Debugging CLA Code.....	1310
7.4.4 CLA Illegal Opcode Behavior.....	1312
7.4.5 Resetting the CLA.....	1313
7.5 Pipeline.....	1313
7.5.1 Pipeline Overview.....	1313
7.5.2 CLA Pipeline Alignment.....	1314
7.5.3 Parallel Instructions.....	1319
7.5.4 CLA Task Execution Latency.....	1319
7.6 Software.....	1320
7.6.1 CLA Examples.....	1320
7.7 Instruction Set.....	1325
7.7.1 Instruction Descriptions.....	1325
7.7.2 Addressing Modes and Encoding.....	1326
7.7.3 Instructions.....	1329
7.8 CLA Registers.....	1459
7.8.1 CLA Base Address Table.....	1459
7.8.2 CLA_ONLY_REGS Registers.....	1460
7.8.3 CLA_SOFTINT_REGS Registers.....	1469
7.8.4 CLA_REGS Registers.....	1473
7.8.5 CLA Registers to Driverlib Functions.....	1521
<b>8 Configurable Logic Block (CLB)</b> .....	<b>1524</b>
8.1 Introduction.....	1525
8.1.1 CLB Related Collateral.....	1525
8.2 Description.....	1525
8.2.1 CLB Clock.....	1527
8.3 CLB Input/Output Connection.....	1529
8.3.1 Overview.....	1529
8.3.2 CLB Input Selection.....	1529
8.3.3 CLB Output Selection.....	1543
8.3.4 CLB Output Signal Multiplexer.....	1545
8.4 CLB Tile.....	1548
8.4.1 Static Switch Block.....	1549
8.4.2 Counter Block.....	1551
8.4.3 FSM Block.....	1555
8.4.4 LUT4 Block.....	1557

8.4.5 Output LUT Block.....	1557
8.4.6 Asynchronous Output Conditioning (AOC) Block.....	1558
8.4.7 High Level Controller (HLC).....	1561
8.5 CPU Interface.....	1566
8.5.1 Register Description.....	1566
8.5.2 Non-Memory Mapped Registers.....	1567
8.6 DMA Access.....	1567
8.7 CLB Data Export Through SPI RX Buffer.....	1568
8.8 CLB Pipeline Mode.....	1569
8.9 Software.....	1570
8.9.1 CLB Examples.....	1570
8.10 CLB Registers.....	1576
8.10.1 CLB Base Address Table.....	1576
8.10.2 CLB_LOGIC_CONFIG_REGS Registers.....	1577
8.10.3 CLB_LOGIC_CONTROL_REGS Registers.....	1629
8.10.4 CLB_DATA_EXCHANGE_REGS Registers.....	1662
8.10.5 CLB Registers to Driverlib Functions.....	1664
<b>9 Dual-Clock Comparator (DCC).....</b>	<b>1668</b>
9.1 Introduction.....	1669
9.1.1 Features.....	1669
9.1.2 Block Diagram.....	1669
9.2 Module Operation.....	1670
9.2.1 Configuring DCC Counters.....	1671
9.2.2 Single-Shot Measurement Mode.....	1672
9.2.3 Continuous Monitoring Mode.....	1673
9.2.4 Error Conditions.....	1674
9.3 Interrupts.....	1676
9.4 Software.....	1677
9.4.1 DCC Examples.....	1677
9.5 DCC Registers.....	1678
9.5.1 DCC Base Address Table.....	1678
9.5.2 DCC_REGS Registers.....	1679
9.5.3 DCC Registers to Driverlib Functions.....	1690
<b>10 Direct Memory Access (DMA).....</b>	<b>1692</b>
10.1 Introduction.....	1693
10.1.1 Features.....	1693
10.1.2 Block Diagram.....	1694
10.2 Architecture.....	1695
10.2.1 Peripheral Interrupt Event Trigger Sources.....	1695
10.2.2 DMA Bus.....	1701
10.3 Address Pointer and Transfer Control.....	1701
10.4 Pipeline Timing and Throughput.....	1707
10.5 CPU and CLA Arbitration.....	1708
10.6 Channel Priority.....	1709
10.6.1 Round-Robin Mode.....	1709
10.6.2 Channel 1 High-Priority Mode.....	1710
10.7 Overrun Detection Feature.....	1710
10.8 Software.....	1711
10.8.1 DMA Examples.....	1711
10.9 DMA Registers.....	1712
10.9.1 DMA Base Address Table.....	1712
10.9.2 DMA_REGS Registers.....	1713
10.9.3 DMA_CH_REGS Registers.....	1718
10.9.4 DMA_CLA_SRC_SEL_REGS Registers.....	1745
10.9.5 DMA Registers to Driverlib Functions.....	1751
<b>11 External Memory Interface (EMIF).....</b>	<b>1754</b>
11.1 Introduction.....	1755
11.1.1 Purpose of the Peripheral.....	1755
11.1.2 EMIF Related Collateral.....	1755
11.1.3 Features.....	1756
11.1.4 Functional Block Diagram.....	1757

11.1.5 Configuring Device Pins.....	1757
11.2 EMIF Module Architecture.....	1758
11.2.1 EMIF Clock Control.....	1758
11.2.2 EMIF Requests.....	1758
11.2.3 EMIF Signal Descriptions.....	1759
11.2.4 EMIF Signal Multiplexing Control.....	1760
11.2.5 SDRAM Controller and Interface.....	1760
11.2.6 Asynchronous Controller and Interface.....	1773
11.2.7 Data Bus Parking.....	1785
11.2.8 Reset and Initialization Considerations.....	1785
11.2.9 Interrupt Support.....	1785
11.2.10 DMA Event Support.....	1786
11.2.11 EMIF Signal Multiplexing.....	1786
11.2.12 Memory Map.....	1786
11.2.13 Priority and Arbitration.....	1787
11.2.14 System Considerations.....	1787
11.2.15 Power Management.....	1788
11.2.16 Emulation Considerations.....	1788
11.3 Example Configuration.....	1788
11.3.1 Hardware Interface.....	1788
11.3.2 Software Configuration.....	1789
11.4 Software.....	1797
11.4.1 EMIF Examples.....	1797
11.5 EMIF Registers.....	1799
11.5.1 EMIF Base Address Table.....	1799
11.5.2 EMIF_REGS Registers.....	1800
11.5.3 EMIF1_CONFIG_REGS Registers.....	1820
11.5.4 EMIF Registers to Driverlib Functions.....	1824
<b>12 Flash Module.....</b>	<b>1826</b>
12.1 Introduction to Flash and OTP Memory.....	1827
12.1.1 FLASH Related Collateral.....	1827
12.1.2 Features.....	1827
12.1.3 Flash Tools.....	1828
12.1.4 Default Flash Configuration.....	1828
12.2 Flash Bank, OTP, and Pump.....	1828
12.3 Flash Wrapper.....	1829
12.4 Flash and OTP Memory Performance.....	1830
12.5 Flash Read Interface.....	1830
12.5.1 C28x-Flash Read Interface.....	1830
12.6 Flash Erase and Program.....	1833
12.6.1 Flash Controller Access Semaphore.....	1833
12.6.2 Erase.....	1833
12.6.3 Program.....	1833
12.6.4 Verify.....	1834
12.7 Error Correction Code (ECC) Protection.....	1834
12.7.1 Single-Bit Data Error.....	1835
12.7.2 Uncorrectable Error.....	1836
12.7.3 Mechanism to Check the Correctness of ECC Logic.....	1837
12.8 Reserved Locations Within Flash and OTP.....	1839
12.9 Migrating an Application from RAM to Flash.....	1839
12.10 Procedure to Change the Flash Control Registers.....	1840
12.11 Software.....	1840
12.11.1 FLASH Examples.....	1840
12.12 Flash Registers.....	1841
12.12.1 FLASH Base Address Table.....	1841
12.12.2 FLASH_CTRL_REGS Registers.....	1842
12.12.3 FLASH_ECC_REGS Registers.....	1846
12.12.4 FLASH Registers to Driverlib Functions.....	1848
<b>13 Embedded Real-time Analysis and Diagnostic (ERAD).....</b>	<b>1850</b>
13.1 Introduction.....	1851
13.1.1 ERAD Related Collateral.....	1851



13.2 Enhanced Bus Comparator Unit.....	1852
13.2.1 Enhanced Bus Comparator Unit Operations.....	1852
13.2.2 Event Masking and Exporting.....	1853
13.3 System Event Counter Unit.....	1854
13.3.1 System Event Counter Modes.....	1854
13.3.2 Reset on Event.....	1860
13.3.3 Operation Conditions.....	1860
13.4 ERAD Ownership, Initialization and Reset.....	1861
13.5 ERAD Programming Sequence.....	1862
13.5.1 Hardware Breakpoint and Hardware Watch Point Programming Sequence.....	1862
13.5.2 Timer and Counter Programming Sequence.....	1863
13.6 Cyclic Redundancy Check Unit.....	1863
13.6.1 CRC Unit Qualifier.....	1864
13.6.2 CRC Unit Programming Sequence.....	1865
13.7 Program Counter Trace.....	1866
13.7.1 Functional Block Diagram.....	1867
13.7.2 Trace Qualification Modes.....	1868
13.7.3 Trace Memory.....	1868
13.7.4 Trace Input Signal Conditioning.....	1869
13.7.5 PC Trace Software Operation.....	1870
13.7.6 Trace Operation in Debug Mode.....	1870
13.8 Software.....	1871
13.8.1 ERAD Examples.....	1871
13.9 ERAD Registers.....	1879
13.9.1 ERAD Base Address Table.....	1879
13.9.2 ERAD_GLOBAL_REGS Registers.....	1880
13.9.3 ERAD_HWBP_REGS Registers.....	1903
13.9.4 ERAD_COUNTER_REGS Registers.....	1910
13.9.5 ERAD_CRC_GLOBAL_REGS Registers.....	1921
13.9.6 ERAD_CRC_REGS Registers.....	1924
13.9.7 PCTRACE_REGS Registers.....	1928
13.9.8 PCTRACE_BUFFER_REGS Registers.....	1935
13.9.9 ERAD Registers to Driverlib Functions.....	1936
<b>14 General-Purpose Input/Output (GPIO).....</b>	<b>1939</b>
14.1 Introduction.....	1940
14.1.1 GPIO Related Collateral.....	1942
14.2 Configuration Overview.....	1942
14.3 Digital Inputs on ADC Pins (AIOs).....	1943
14.4 Digital Inputs and Outputs on ADC Pins (AGPIOs).....	1943
14.5 Digital General-Purpose I/O Control.....	1945
14.6 Input Qualification.....	1946
14.6.1 No Synchronization (Asynchronous Input).....	1946
14.6.2 Synchronization to SYSCLKOUT Only.....	1946
14.6.3 Qualification Using a Sampling Window.....	1947
14.7 USB Signals.....	1950
14.8 GPIO and Peripheral Muxing.....	1951
14.8.1 GPIO Muxing.....	1951
14.8.2 Peripheral Muxing.....	1959
14.9 Internal Pullup Configuration Requirements.....	1961
14.10 Software.....	1961
14.10.1 GPIO Examples.....	1961
14.10.2 LED Examples.....	1961
14.11 GPIO Registers.....	1963
14.11.1 GPIO Base Address Table.....	1963
14.11.2 GPIO_CTRL_REGS Registers.....	1964
14.11.3 GPIO_DATA_REGS Registers.....	2220
14.11.4 GPIO_DATA_READ_REGS Registers.....	2289
14.11.5 GPIO Registers to Driverlib Functions.....	2297
<b>15 Interprocessor Communication (IPC).....</b>	<b>2306</b>
15.1 Introduction.....	2307
15.2 Message RAMs.....	2308



15.3 IPC Flags and Interrupts.....	2308
15.4 IPC Command Registers.....	2308
15.5 Free-Running Counter.....	2308
15.6 IPC Communication Protocol.....	2309
15.7 Software.....	2310
15.7.1 IPC Examples.....	2310
15.8 IPC Registers.....	2311
15.8.1 IPC Base Address Table.....	2311
15.8.2 CPU1TOCPU2_IPC_REGS_CPU1VIEW Registers.....	2312
15.8.3 CPU1TOCPU2_IPC_REGS_CPU2VIEW Registers.....	2345
15.8.4 IPC Registers to Driverlib Functions.....	2377
<b>16 Crossbar (X-BAR).....</b>	<b>2380</b>
16.1 Input X-BAR, ICL XBAR, MINDB XBAR, and CLB Input X-BAR .....	2381
16.1.1 CLB Input X-BAR.....	2384
16.1.2 ICL and MINDB X-BAR.....	2385
16.2 ePWM , CLB, and GPIO Output X-BAR.....	2388
16.2.1 ePWM X-BAR.....	2388
16.2.2 CLB X-BAR.....	2391
16.2.3 GPIO Output X-BAR.....	2394
16.2.4 CLB Output X-BAR.....	2397
16.2.5 X-BAR Flags.....	2398
16.3 XBAR Registers.....	2400
16.3.1 XBAR Base Address Table.....	2400
16.3.2 EPWM_XBAR_REGS Registers.....	2401
16.3.3 INPUT_XBAR_REGS Registers.....	2582
16.3.4 XBAR_REGS Registers.....	2601
16.3.5 MINDB_XBAR_REGS Registers.....	2717
16.3.6 ICL_XBAR_REGS Registers.....	2736
16.3.7 CLB_XBAR_REGS Registers.....	2755
16.3.8 OUTPUT_XBAR_EXT64_REGS Registers.....	2848
16.3.9 OUTPUT_XBAR_REGS Registers.....	3037
16.3.10 Register to Driverlib Function Mapping.....	3138
<b>17 Analog Subsystem.....</b>	<b>3149</b>
17.1 Introduction.....	3150
17.1.1 Features.....	3150
17.1.2 Block Diagram.....	3150
17.2 Optimizing Power-Up Time.....	3156
17.3 Digital Inputs on ADC Pins (AIOs).....	3157
17.4 Digital Inputs and Outputs on ADC Pins (AGPIOs).....	3157
17.5 Analog Subsystem Registers.....	3158
17.5.1 ASBSYS Base Address Table.....	3158
17.5.2 ANALOG_SUBSYS_REGS Registers.....	3159
<b>18 Analog-to-Digital Converter (ADC).....</b>	<b>3189</b>
18.1 Introduction.....	3190
18.1.1 ADC Related Collateral.....	3190
18.1.2 Features.....	3191
18.1.3 Block Diagram.....	3192
18.2 ADC Configurability.....	3193
18.2.1 Clock Configuration.....	3193
18.2.2 Resolution.....	3193
18.2.3 Voltage Reference.....	3194
18.2.4 Signal Mode.....	3195
18.2.5 Expected Conversion Results.....	3196
18.2.6 Interpreting Conversion Results.....	3197
18.3 SOC Principle of Operation.....	3198
18.3.1 SOC Configuration.....	3199
18.3.2 Trigger Operation.....	3199
18.3.3 ADC Acquisition (Sample and Hold) Window.....	3210
18.3.4 ADC Input Models.....	3211
18.3.5 Channel Selection.....	3212
18.4 SOC Configuration Examples.....	3220

18.4.1 Single Conversion from ePWM Trigger.....	3220
18.4.2 Oversampled Conversion from ePWM Trigger.....	3220
18.4.3 Multiple Conversions from CPU Timer Trigger.....	3221
18.4.4 Software Triggering of SOCs.....	3222
18.5 ADC Conversion Priority.....	3222
18.6 Burst Mode.....	3225
18.6.1 Burst Mode Example.....	3225
18.6.2 Burst Mode Priority Example.....	3226
18.7 EOC and Interrupt Operation.....	3227
18.7.1 Interrupt Overflow.....	3228
18.7.2 Continue to Interrupt Mode.....	3228
18.7.3 Early Interrupt Configuration Mode.....	3229
18.8 Post-Processing Blocks.....	3230
18.8.1 PPB Offset Correction.....	3231
18.8.2 PPB Error Calculation.....	3231
18.8.3 PPB Limit Detection and Zero-Crossing Detection.....	3231
18.8.4 PPB Sample Delay Capture.....	3233
18.8.5 PPB Oversampling.....	3234
18.9 Result Safety Checker.....	3236
18.9.1 Result Safety Checker Operation.....	3237
18.9.2 Result Safety Checker Interrupts and Events.....	3237
18.10 Opens/Shorts Detection Circuit (OSDETECT).....	3240
18.10.1 Implementation.....	3241
18.10.2 Detecting an Open Input Pin.....	3241
18.10.3 Detecting a Shorted Input Pin.....	3241
18.11 Power-Up Sequence.....	3242
18.12 ADC Calibration.....	3242
18.12.1 ADC Zero Offset Calibration.....	3242
18.13 ADC Timings.....	3243
18.13.1 ADC Timing Diagrams.....	3243
18.13.2 Post-Processing Block Timings.....	3249
18.14 Additional Information.....	3251
18.14.1 Ensuring Synchronous Operation.....	3251
18.14.2 Choosing an Acquisition Window Duration.....	3255
18.14.3 Achieving Simultaneous Sampling.....	3257
18.14.4 Result Register Mapping.....	3257
18.14.5 Internal Temperature Sensor.....	3257
18.14.6 Designing an External Reference Circuit.....	3258
18.14.7 ADC-DAC Loopback Testing.....	3260
18.14.8 Internal Test Mode.....	3261
18.14.9 ADC Gain and Offset Calibration.....	3261
18.15 Software.....	3262
18.15.1 ADC Examples.....	3262
18.16 ADC Registers.....	3267
18.16.1 ADC Base Address Table.....	3267
18.16.2 ADC_RESULT_REGS Registers.....	3268
18.16.3 ADC_REGS Registers.....	3314
18.16.4 ADC_SAFECHECK_INTEVT_REGS Registers.....	3513
18.16.5 ADC_SAFECHECK_REGS Registers.....	3565
18.16.6 ADC Registers to Driverlib Functions.....	3574
<b>19 Buffered Digital-to-Analog Converter (DAC).....</b>	<b>3585</b>
19.1 Introduction.....	3586
19.1.1 DAC Related Collateral.....	3586
19.1.2 Features.....	3586
19.1.3 Block Diagram.....	3586
19.2 Using the DAC.....	3587
19.2.1 Initialization Sequence.....	3587
19.2.2 DAC Offset Adjustment.....	3588
19.2.3 EPWMSYNCPER Signal.....	3588
19.3 Lock Registers.....	3588
19.4 Software.....	3589

19.4.1 DAC Examples.....	3589
19.5 DAC Registers.....	3589
19.5.1 DAC Base Address Table.....	3589
19.5.2 DAC_REGS Registers.....	3590
19.5.3 DAC Registers to Driverlib Functions.....	3597
<b>20 Comparator Subsystem (CMPSS)</b> .....	<b>3599</b>
20.1 Introduction.....	3600
20.1.1 CMPSS Related Collateral.....	3600
20.1.2 Features.....	3600
20.1.3 Block Diagram.....	3601
20.2 Comparator.....	3601
20.3 Reference DAC.....	3602
20.4 Ramp Generator.....	3603
20.4.1 Ramp Generator Overview.....	3603
20.4.2 Ramp Generator Behavior.....	3604
20.4.3 Ramp Generator Behavior at Corner Cases.....	3605
20.5 Digital Filter.....	3607
20.5.1 Filter Initialization Sequence.....	3608
20.6 Using the CMPSS.....	3608
20.6.1 LATCHCLR, EPWMSYNCPER, and EPWMBLANK Signals.....	3608
20.6.2 Synchronizer, Digital Filter, and Latch Delays.....	3608
20.6.3 Calibrating the CMPSS.....	3609
20.6.4 Enabling and Disabling the CMPSS Clock.....	3609
20.7 Software.....	3610
20.7.1 CMPSS Examples.....	3610
20.8 CMPSS Registers.....	3611
20.8.1 CMPSS Base Address Table.....	3611
20.8.2 CMPSS_REGS Registers.....	3612
20.8.3 CMPSS Registers to Driverlib Functions.....	3656
<b>21 Enhanced Capture (eCAP) and High Resolution Capture (HRCAP)</b> .....	<b>3660</b>
21.1 Introduction.....	3661
21.1.1 Features.....	3661
21.1.2 ECAP Related Collateral.....	3662
21.2 Description.....	3662
21.3 Configuring Device Pins for the eCAP.....	3662
21.4 Capture and APWM Operating Mode.....	3669
21.5 Capture Mode Description.....	3671
21.5.1 Event Prescaler.....	3672
21.5.2 Glitch Filter.....	3673
21.5.3 Edge Polarity Select and Qualifier.....	3673
21.5.4 Continuous/One-Shot Control.....	3673
21.5.5 32-Bit Counter and Phase Control.....	3675
21.5.6 CAP1-CAP4 Registers.....	3675
21.5.7 eCAP Synchronization.....	3675
21.5.8 Interrupt Control.....	3677
21.5.9 DMA Interrupt.....	3679
21.5.10 ADC SOC Event.....	3679
21.5.11 Shadow Load and Lockout Control.....	3679
21.5.12 APWM Mode Operation.....	3679
21.5.13 Signal Monitoring Unit.....	3681
21.6 Application of the eCAP Module.....	3685
21.6.1 Example 1 - Absolute Time-Stamp Operation Rising-Edge Trigger.....	3685
21.6.2 Example 2 - Absolute Time-Stamp Operation Rising- and Falling-Edge Trigger.....	3686
21.6.3 Example 3 - Time Difference (Delta) Operation Rising-Edge Trigger.....	3687
21.6.4 Example 4 - Time Difference (Delta) Operation Rising- and Falling-Edge Trigger.....	3688
21.7 Application of the APWM Mode.....	3689
21.7.1 Example 1 - Simple PWM Generation (Independent Channels).....	3689
21.8 High Resolution Capture (HRCAP) Module.....	3690
21.8.1 Introduction.....	3690
21.8.2 Operational Details.....	3691
21.8.3 Known Exceptions.....	3694

21.9 Software.....	3694
21.9.1 ECAP Examples.....	3694
21.9.2 HRCAP Examples.....	3695
21.10 eCAP Registers.....	3696
21.10.1 ECAP Base Address Table.....	3696
21.10.2 ECAP_REGS Registers.....	3697
21.10.3 ECAP_SIGNAL_MONITORING Registers.....	3719
21.10.4 ECAP Registers to Driverlib Functions.....	3737
21.11 HRCAP Registers.....	3740
21.11.1 HRCAP Base Address Table.....	3740
21.11.2 HRCAP_REGS Registers.....	3741
21.11.3 HRCAP Registers to Driverlib Functions.....	3752
<b>22 Enhanced Pulse Width Modulator (ePWM).....</b>	<b>3755</b>
22.1 Introduction.....	3756
22.1.1 EPWM Related Collateral.....	3758
22.1.2 Submodule Overview.....	3758
22.2 Configuring Device Pins.....	3764
22.3 ePWM Modules Overview.....	3764
22.4 Time-Base (TB) Submodule.....	3766
22.4.1 Purpose of the Time-Base Submodule.....	3766
22.4.2 Controlling and Monitoring the Time-Base Submodule.....	3767
22.4.3 Calculating PWM Period and Frequency.....	3769
22.4.4 Phase Locking the Time-Base Clocks of Multiple ePWM Modules.....	3774
22.4.5 Simultaneous Writes to TBPRD and CMPx Registers Between ePWM Modules.....	3774
22.4.6 Time-Base Counter Modes and Timing Waveforms.....	3774
22.4.7 Global Load.....	3779
22.5 Counter-Compare (CC) Submodule.....	3781
22.5.1 Purpose of the Counter-Compare Submodule.....	3781
22.5.2 Controlling and Monitoring the Counter-Compare Submodule.....	3782
22.5.3 Operational Highlights for the Counter-Compare Submodule.....	3783
22.5.4 Count Mode Timing Waveforms.....	3784
22.6 Action-Qualifier (AQ) Submodule.....	3787
22.6.1 Purpose of the Action-Qualifier Submodule.....	3787
22.6.2 Action-Qualifier Submodule Control and Status Register Definitions.....	3788
22.6.3 Action-Qualifier Event Priority.....	3790
22.6.4 AQCTLA and AQCTLB Shadow Mode Operations.....	3791
22.6.5 Configuration Requirements for Common Waveforms.....	3793
22.7 XCMP Complex Waveform Generator Mode.....	3799
22.7.1 XCMP Allocation to CMPA and CMPB.....	3800
22.7.2 XCMP Shadow Buffers.....	3801
22.7.3 XCMP Operation.....	3803
22.8 Dead-Band Generator (DB) Submodule.....	3806
22.8.1 Purpose of the Dead-Band Submodule.....	3806
22.8.2 Dead-band Submodule Additional Operating Modes.....	3807
22.8.3 Operational Highlights for the Dead-Band Submodule.....	3809
22.9 PWM Chopper (PC) Submodule.....	3813
22.9.1 Purpose of the PWM Chopper Submodule.....	3813
22.9.2 Operational Highlights for the PWM Chopper Submodule.....	3813
22.9.3 Waveforms.....	3814
22.10 Trip-Zone (TZ) Submodule.....	3817
22.10.1 Purpose of the Trip-Zone Submodule.....	3817
22.10.2 Operational Highlights for the Trip-Zone Submodule.....	3818
22.10.3 Generating Trip Event Interrupts.....	3821
22.11 Diode Emulation (DE) Submodule.....	3824
22.11.1 DEACTIVE Mode.....	3828
22.11.2 Exiting DE Mode.....	3830
22.11.3 Re-Entering DE Mode.....	3830
22.11.4 DE Monitor.....	3832
22.12 Minimum Dead-Band (MINDB) + Illegal Combination Logic (ICL) Submodules.....	3833
22.12.1 Minimum Dead-Band (MINDB).....	3834
22.12.2 Illegal Combo Logic (ICL).....	3836

22.13 Event-Trigger (ET) Submodule.....	3837
22.13.1 Operational Overview of the ePWM Event-Trigger Submodule.....	3838
22.14 Digital Compare (DC) Submodule.....	3842
22.14.1 Purpose of the Digital Compare Submodule.....	3844
22.14.2 Enhanced Trip Action Using CMPSS.....	3844
22.14.3 Using CMPSS to Trip the ePWM on a Cycle-by-Cycle Basis.....	3844
22.14.4 Operation Highlights of the Digital Compare Submodule.....	3845
22.15 ePWM Crossbar (X-BAR).....	3856
22.16 Applications to Power Topologies.....	3857
22.16.1 Overview of Multiple Modules.....	3857
22.16.2 Key Configuration Capabilities.....	3858
22.16.3 Controlling Multiple Buck Converters With Independent Frequencies.....	3859
22.16.4 Controlling Multiple Buck Converters With Same Frequencies.....	3861
22.16.5 Controlling Multiple Half H-Bridge (HHB) Converters.....	3863
22.16.6 Controlling Dual 3-Phase Inverters for Motors (ACI and PMSM).....	3865
22.16.7 Practical Applications Using Phase Control Between PWM Modules.....	3867
22.16.8 Controlling a 3-Phase Interleaved DC/DC Converter.....	3868
22.16.9 Controlling Zero Voltage Switched Full Bridge (ZVSFB) Converter.....	3871
22.16.10 Controlling a Peak Current Mode Controlled Buck Module.....	3873
22.16.11 Controlling H-Bridge LLC Resonant Converter.....	3874
22.17 Register Lock Protection.....	3875
22.18 High-Resolution Pulse Width Modulator (HRPWM).....	3876
22.18.1 Operational Description of HRPWM.....	3878
22.18.2 SFO Library Software - SFO_TI_Build_V8.lib.....	3898
22.19 Software.....	3901
22.19.1 EPWM Examples.....	3901
22.19.2 HRPWM Examples.....	3906
22.20 ePWM Registers.....	3909
22.20.1 EPWM Base Address Table.....	3909
22.20.2 EPWM_REGS Registers.....	3913
22.20.3 EPWM_XCMP_REGS Registers.....	4059
22.20.4 DE_REGS Registers.....	4132
22.20.5 MINDB_LUT_REGS Registers.....	4143
22.20.6 HRPWMCAL_REGS Registers.....	4151
22.20.7 Register to Driverlib Function Mapping.....	4154
<b>23 Enhanced Quadrature Encoder Pulse (eQEP).....</b>	<b>4175</b>
23.1 Introduction.....	4176
23.1.1 EQEP Related Collateral.....	4178
23.2 Configuring Device Pins.....	4178
23.3 Description.....	4179
23.3.1 EQEP Inputs.....	4179
23.3.2 Functional Description.....	4182
23.3.3 eQEP Memory Map.....	4183
23.4 Quadrature Decoder Unit (QDU).....	4184
23.4.1 Position Counter Input Modes.....	4184
23.4.2 eQEP Input Polarity Selection.....	4187
23.4.3 Position-Compare Sync Output.....	4187
23.5 Position Counter and Control Unit (PCCU).....	4187
23.5.1 Position Counter Operating Modes.....	4187
23.5.2 Position Counter Latch.....	4190
23.5.3 Position Counter Initialization.....	4192
23.5.4 eQEP Position-compare Unit.....	4193
23.6 eQEP Edge Capture Unit.....	4195
23.7 eQEP Watchdog.....	4199
23.8 eQEP Unit Timer Base.....	4199
23.9 QMA Module.....	4200
23.9.1 Modes of Operation.....	4201
23.9.2 Interrupt and Error Generation.....	4202
23.10 eQEP Interrupt Structure.....	4203
23.11 Software.....	4204
23.11.1 EQEP Examples.....	4204

23.12 eQEP Registers.....	4205
23.12.1 EQEP Base Address Table.....	4205
23.12.2 EQEP_REGS Registers.....	4206
23.12.3 EQEP Registers to Driverlib Functions.....	4243
<b>24 Sigma Delta Filter Module (SDFM).....</b>	<b>4246</b>
24.1 Introduction.....	4247
24.1.1 SDFM Related Collateral.....	4247
24.1.2 Features.....	4248
24.1.3 Block Diagram.....	4249
24.2 Configuring Device Pins.....	4251
24.3 Input Qualification.....	4252
24.4 Input Control Unit.....	4253
24.5 SDFM Clock Control.....	4253
24.6 Sinc Filter.....	4254
24.6.1 Data Rate and Latency of the Sinc Filter.....	4256
24.7 Data (Primary) Filter Unit.....	4257
24.7.1 32-bit or 16-bit Data Filter Output Representation.....	4258
24.7.2 Data FIFO.....	4258
24.7.3 SDSYNC Event.....	4260
24.8 Comparator (Secondary) Filter Unit.....	4263
24.8.1 Higher Threshold (HLT) Comparators.....	4265
24.8.2 Lower Threshold (LLT) Comparators.....	4265
24.8.3 Digital Filter.....	4266
24.9 Theoretical SDFM Filter Output.....	4267
24.10 Interrupt Unit.....	4269
24.10.1 SDFM (SDyERR) Interrupt Sources.....	4269
24.10.2 Data Ready (DRINT) Interrupt Sources.....	4270
24.11 Software.....	4271
24.11.1 SDFM Examples.....	4271
24.12 SDFM Registers.....	4275
24.12.1 SDFM Base Address Table.....	4275
24.12.2 SDFM_REGS Registers.....	4276
24.12.3 SDFM Registers to Driverlib Functions.....	4370
<b>25 Controller Area Network (CAN).....</b>	<b>4376</b>
25.1 Introduction.....	4377
25.1.1 DCAN Related Collateral.....	4377
25.1.2 Features.....	4377
25.1.3 Block Diagram.....	4378
25.2 Functional Description.....	4380
25.2.1 Configuring Device Pins.....	4380
25.2.2 Address/Data Bus Bridge.....	4380
25.3 Operating Modes.....	4382
25.3.1 Initialization.....	4382
25.3.2 CAN Message Transfer (Normal Operation).....	4383
25.3.3 Test Modes.....	4384
25.4 Multiple Clock Source.....	4388
25.5 Interrupt Functionality.....	4389
25.5.1 Message Object Interrupts.....	4389
25.5.2 Status Change Interrupts.....	4389
25.5.3 Error Interrupts.....	4389
25.5.4 Peripheral Interrupt Expansion (PIE) Module Nomenclature for DCAN Interrupts.....	4389
25.5.5 Interrupt Topologies.....	4390
25.6 DMA Functionality.....	4391
25.7 Parity Check Mechanism.....	4391
25.7.1 Behavior on Parity Error.....	4391
25.8 Debug Mode.....	4392
25.9 Module Initialization.....	4392
25.10 Configuration of Message Objects.....	4393
25.10.1 Configuration of a Transmit Object for Data Frames.....	4393
25.10.2 Configuration of a Transmit Object for Remote Frames.....	4393
25.10.3 Configuration of a Single Receive Object for Data Frames.....	4393



25.10.4 Configuration of a Single Receive Object for Remote Frames.....	4394
25.10.5 Configuration of a FIFO Buffer.....	4394
25.11 Message Handling.....	4394
25.11.1 Message Handler Overview.....	4395
25.11.2 Receive/Transmit Priority.....	4395
25.11.3 Transmission of Messages in Event Driven CAN Communication.....	4395
25.11.4 Updating a Transmit Object.....	4396
25.11.5 Changing a Transmit Object.....	4396
25.11.6 Acceptance Filtering of Received Messages.....	4397
25.11.7 Reception of Data Frames.....	4397
25.11.8 Reception of Remote Frames.....	4397
25.11.9 Reading Received Messages.....	4397
25.11.10 Requesting New Data for a Receive Object.....	4398
25.11.11 Storing Received Messages in FIFO Buffers.....	4398
25.11.12 Reading from a FIFO Buffer.....	4398
25.12 CAN Bit Timing.....	4400
25.12.1 Bit Time and Bit Rate.....	4400
25.12.2 Configuration of the CAN Bit Timing.....	4405
25.13 Message Interface Register Sets.....	4409
25.13.1 Message Interface Register Sets 1 and 2 (IF1 and IF2).....	4409
25.13.2 Message Interface Register Set 3 (IF3).....	4410
25.14 Message RAM.....	4411
25.14.1 Structure of Message Objects.....	4411
25.14.2 Addressing Message Objects in RAM.....	4414
25.14.3 Message RAM Representation in Debug Mode.....	4415
25.15 Software.....	4416
25.15.1 CAN Examples.....	4416
25.16 CAN Registers.....	4420
25.16.1 CAN Base Address Table.....	4420
25.16.2 CAN_REGS Registers.....	4421
25.16.3 CAN Registers to Driverlib Functions.....	4477
<b>26 EtherCAT® SubordinateDevice Controller (ESC).....</b>	<b>4481</b>
26.1 Introduction.....	4482
26.1.1 ECAT Related Collateral.....	4483
26.1.2 ESC Features.....	4483
26.1.3 ESC Subsystem Integrated Features.....	4483
26.1.4 F28P65x ESC versus Beckhoff ET1100.....	4484
26.1.5 EtherCAT IP Block Diagram.....	4484
26.1.6 ESC Functional Blocks.....	4485
26.1.7 EtherCAT Physical Layer.....	4488
26.1.8 EtherCAT Protocol.....	4491
26.1.9 EtherCAT State Machine (ESM).....	4491
26.1.10 More Information on EtherCAT.....	4492
26.1.11 Beckhoff® Automation EtherCAT IP Errata.....	4492
26.2 ESC and ESCSS Description.....	4492
26.2.1 ESC RAM Parity and Memory Address Maps.....	4494
26.2.2 Local Host Communication.....	4495
26.2.3 Debug Emulation Mode Operation.....	4496
26.2.4 ESC SubSystem.....	4496
26.2.5 Interrupts and Interrupt Mapping.....	4498
26.2.6 Power, Clocks, and Resets.....	4498
26.2.7 LED Controls.....	4501
26.2.8 SubordinateDevice Node Configuration and EEPROM.....	4502
26.2.9 General-Purpose Inputs and Outputs.....	4502
26.2.10 Distributed Clocks – Sync and Latch.....	4504
26.3 Software Initialization Sequence and Allocating Ownership.....	4513
26.4 ESC Configuration Constants.....	4514
26.5 EtherCAT IP Registers.....	4515
26.5.1 ETHERCAT Base Address Table.....	4515
26.5.2 ESCSS_REGS Registers.....	4516
26.5.3 ESCSS_CONFIG_REGS Registers.....	4542

26.5.4 ESC_SS Registers to Driverlib Functions.....	4551
<b>27 Fast Serial Interface (FSI).....</b>	<b>4555</b>
27.1 Introduction.....	4556
27.1.1 FSI Related Collateral.....	4556
27.1.2 FSI Features.....	4556
27.2 System-level Integration.....	4557
27.2.1 CPU Interface.....	4557
27.2.2 Signal Description.....	4559
27.2.3 FSI Interrupts.....	4560
27.2.4 CLA Task Triggering.....	4562
27.2.5 DMA Interface.....	4562
27.2.6 External Frame Trigger Mux.....	4563
27.3 FSI Functional Description.....	4565
27.3.1 Introduction to Operation.....	4565
27.3.2 FSI Transmitter Module.....	4566
27.3.3 FSI Receiver Module.....	4572
27.3.4 Frame Format.....	4578
27.3.5 Flush Sequence.....	4582
27.3.6 Internal Loopback.....	4582
27.3.7 CRC Generation.....	4583
27.3.8 ECC Module.....	4584
27.3.9 Tag Matching.....	4585
27.3.10 User Data Filtering (UDATA Matching).....	4585
27.3.11 TDM Configurations.....	4585
27.3.12 FSI Trigger Generation.....	4588
27.3.13 FSI-SPI Compatibility Mode.....	4590
27.4 FSI Programming Guide.....	4594
27.4.1 Establishing the Communication Link.....	4594
27.4.2 Register Protection.....	4596
27.4.3 Emulation Mode.....	4596
27.5 Software.....	4597
27.5.1 FSI Examples.....	4597
27.6 FSI Registers.....	4598
27.6.1 FSI Base Address Table.....	4598
27.6.2 FSI_TX_REGS Registers.....	4599
27.6.3 FSI_RX_REGS Registers.....	4626
27.6.4 FSI Registers to Driverlib Functions.....	4674
<b>28 Inter-Integrated Circuit Module (I2C).....</b>	<b>4679</b>
28.1 Introduction.....	4680
28.1.1 I2C Related Collateral.....	4680
28.1.2 Features.....	4681
28.1.3 Features Not Supported.....	4681
28.1.4 Functional Overview.....	4682
28.1.5 Clock Generation.....	4683
28.1.6 I2C Clock Divider Registers (I2CCLKL and I2CCLKH).....	4684
28.2 Configuring Device Pins.....	4685
28.3 I2C Module Operational Details.....	4685
28.3.1 Input and Output Voltage Levels.....	4685
28.3.2 Selecting Pullup Resistors.....	4685
28.3.3 Data Validity.....	4685
28.3.4 Operating Modes.....	4685
28.3.5 I2C Module START and STOP Conditions.....	4689
28.3.6 Non-repeat Mode versus Repeat Mode.....	4690
28.3.7 Serial Data Formats.....	4690
28.3.8 Clock Synchronization.....	4693
28.3.9 Arbitration.....	4694
28.3.10 Digital Loopback Mode.....	4695
28.3.11 NACK Bit Generation.....	4696
28.4 Interrupt Requests Generated by the I2C Module.....	4696
28.4.1 Basic I2C Interrupt Requests.....	4697
28.4.2 I2C FIFO Interrupts.....	4700



28.5 Resetting or Disabling the I2C Module.....	4700
28.6 Software.....	4701
28.6.1 I2C Examples.....	4701
28.7 I2C Registers.....	4702
28.7.1 I2C Base Address Table.....	4702
28.7.2 I2C_REGS Registers.....	4703
28.7.3 I2C Registers to Driverlib Functions.....	4726
<b>29 Power Management Bus Module (PMBus).....</b>	<b>4728</b>
29.1 Introduction.....	4729
29.1.1 PMBUS Related Collateral.....	4729
29.1.2 Features.....	4729
29.1.3 Block Diagram.....	4730
29.2 Configuring Device Pins.....	4730
29.3 Target Mode Operation.....	4731
29.3.1 Configuration.....	4731
29.3.2 Message Handling.....	4732
29.4 Controller Mode Operation.....	4742
29.4.1 Configuration.....	4742
29.4.2 Message Handling.....	4742
29.5 PMBUS Registers.....	4752
29.5.1 PMBUS Base Address Table.....	4752
29.5.2 PMBUS_REGS Registers.....	4753
29.5.3 PMBUS Registers to Driverlib Functions.....	4773
<b>30 Serial Communications Interface (SCI).....</b>	<b>4775</b>
30.1 Introduction.....	4776
30.1.1 Features.....	4776
30.1.2 SCI Related Collateral.....	4777
30.1.3 Block Diagram.....	4777
30.2 Architecture.....	4777
30.3 SCI Module Signal Summary.....	4777
30.4 Configuring Device Pins.....	4779
30.5 Multiprocessor and Asynchronous Communication Modes.....	4779
30.6 SCI Programmable Data Format.....	4780
30.7 SCI Multiprocessor Communication.....	4781
30.7.1 Recognizing the Address Byte.....	4781
30.7.2 Controlling the SCI TX and RX Features.....	4781
30.7.3 Receipt Sequence.....	4781
30.8 Idle-Line Multiprocessor Mode.....	4782
30.8.1 Idle-Line Mode Steps.....	4782
30.8.2 Block Start Signal.....	4783
30.8.3 Wake-Up Temporary (WUT) Flag.....	4783
30.8.4 Receiver Operation.....	4783
30.9 Address-Bit Multiprocessor Mode.....	4784
30.9.1 Sending an Address.....	4784
30.10 SCI Communication Format.....	4785
30.10.1 Receiver Signals in Communication Modes.....	4786
30.10.2 Transmitter Signals in Communication Modes.....	4787
30.11 SCI Port Interrupts.....	4788
30.11.1 Break Detect.....	4789
30.12 SCI Baud Rate Calculations.....	4789
30.13 SCI Enhanced Features.....	4790
30.13.1 SCI FIFO Description.....	4790
30.13.2 SCI Auto-Baud.....	4792
30.13.3 Autobaud-Detect Sequence.....	4792
30.14 Software.....	4792
30.14.1 SCI Examples.....	4792
30.15 SCI Registers.....	4794
30.15.1 SCI Base Address Table.....	4794
30.15.2 SCI_REGS Registers.....	4795
30.15.3 SCI Registers to Driverlib Functions.....	4816
<b>31 Serial Peripheral Interface (SPI).....</b>	<b>4819</b>

31.1 Introduction.....	4820
31.1.1 Features.....	4820
31.1.2 SPI Related Collateral.....	4820
31.1.3 Block Diagram.....	4821
31.2 System-Level Integration.....	4822
31.2.1 SPI Module Signals.....	4822
31.2.2 Configuring Device Pins.....	4823
31.2.3 SPI Interrupts.....	4823
31.2.4 DMA Support.....	4825
31.3 SPI Operation.....	4826
31.3.1 Introduction to Operation.....	4826
31.3.2 Controller Mode.....	4827
31.3.3 Peripheral Mode.....	4828
31.3.4 Data Format.....	4830
31.3.5 Baud Rate Selection.....	4831
31.3.6 SPI Clocking Schemes.....	4832
31.3.7 SPI FIFO Description.....	4833
31.3.8 SPI DMA Transfers.....	4834
31.3.9 SPI High-Speed Mode.....	4835
31.3.10 SPI 3-Wire Mode Description.....	4835
31.4 Programming Procedure.....	4837
31.4.1 Initialization Upon Reset.....	4837
31.4.2 Configuring the SPI.....	4837
31.4.3 Configuring the SPI for High-Speed Mode.....	4838
31.4.4 Data Transfer Example.....	4839
31.4.5 SPI 3-Wire Mode Code Examples.....	4840
31.4.6 SPI STEINV Bit in Digital Audio Transfers.....	4842
31.5 Software.....	4843
31.5.1 SPI Examples.....	4843
31.6 SPI Registers.....	4845
31.6.1 SPI Base Address Table.....	4845
31.6.2 SPI_REGS Registers.....	4846
31.6.3 SPI Registers to Driverlib Functions.....	4864
<b>32 Universal Serial Bus (USB) Controller.....</b>	<b>4866</b>
32.1 Introduction.....	4867
32.1.1 Features.....	4867
32.1.2 USB Related Collateral.....	4867
32.1.3 Block Diagram.....	4868
32.2 Functional Description.....	4870
32.2.1 Operation as a Device.....	4870
32.2.2 Operation as a Host.....	4875
32.2.3 DMA Operation.....	4879
32.2.4 Address/Data Bus Bridge.....	4879
32.3 Initialization and Configuration.....	4881
32.3.1 Pin Configuration.....	4881
32.3.2 Endpoint Configuration.....	4882
32.4 USB Global Interrupts.....	4882
32.5 Software.....	4882
32.5.1 USB Examples.....	4882
32.6 USB Registers.....	4885
32.6.1 USB Base Address Table.....	4885
32.6.2 USB_REGS Registers.....	4886
32.6.3 USB Registers to Driverlib Functions.....	5032
<b>33 Advanced Encryption Standard (AES) Accelerator.....</b>	<b>5050</b>
33.1 Introduction.....	5051
33.1.1 AES Block Diagram.....	5051
33.1.2 AES Algorithm.....	5054
33.2 AES Operating Modes.....	5055
33.2.1 GCM Operation.....	5055
33.2.2 CCM Operation.....	5056
33.2.3 XTS Operation.....	5057

33.2.4 ECB Feedback Mode.....	5058
33.2.5 CBC Feedback Mode.....	5059
33.2.6 CTR and ICM Feedback Modes.....	5060
33.2.7 CFB Mode.....	5061
33.2.8 F8 Mode.....	5062
33.2.9 F9 Operation.....	5063
33.2.10 CBC-MAC Operation.....	5064
33.3 Extended and Combined Modes of Operations.....	5065
33.3.1 GCM Protocol Operation.....	5065
33.3.2 CCM Protocol Operation.....	5065
33.3.3 Hardware Requests.....	5065
33.4 AES Module Programming Guide.....	5066
33.4.1 AES Low-Level Programming Models.....	5066
33.5 Software.....	5071
33.5.1 AES Examples.....	5071
33.6 AES Registers.....	5072
33.6.1 AES Base Address Table.....	5072
33.6.2 AES_REGS Registers.....	5073
33.6.3 AES_SS_REGS Registers.....	5117
33.6.4 Register to Driverlib Function Mapping.....	5120
<b>34 Embedded Pattern Generator (EPG).....</b>	<b>5123</b>
34.1 Introduction.....	5124
34.1.1 Features.....	5124
34.1.2 EPG Block Diagram.....	5124
34.1.3 EPG Related Collateral.....	5125
34.2 Clock Generator Modules.....	5126
34.2.1 DCLK (50% duty cycle clock).....	5126
34.2.2 Clock Stop.....	5127
34.3 Signal Generator Module.....	5128
34.4 EPG Peripheral Signal Mux Selection.....	5131
34.5 Application Software Notes.....	5134
34.6 EPG Example Use Cases.....	5135
34.6.1 EPG Example: Synchronous Clocks with Offset.....	5135
34.6.2 EPG Example: Serial Data Bit Stream (LSB first).....	5136
34.6.3 EPG Example: Serial Data Bit Stream (MSB first).....	5137
34.6.4 EPG Example: Clock and Data Pair.....	5138
34.6.5 EPG Example: Clock and Skewed Data Pair.....	5139
34.6.6 EPG Example: Capturing Serial Data with a Known Baud Rate.....	5140
34.7 EPG Interrupt.....	5141
34.8 Software.....	5141
34.8.1 EPG Examples.....	5141
34.9 EPG Registers.....	5142
34.9.1 EPG Base Address Table.....	5142
34.9.2 EPG_REGS Registers.....	5143
34.9.3 EPG_MUX_REGS Registers.....	5172
34.9.4 EPG Registers to Driverlib Functions.....	5177
<b>35 Modular Controller Area Network (MCAN).....</b>	<b>5180</b>
35.1 MCAN Introduction.....	5181
35.1.1 MCAN Related Collateral.....	5181
35.1.2 MCAN Features.....	5182
35.2 MCAN Environment.....	5182
35.3 CAN Network Basics.....	5183
35.4 MCAN Integration.....	5184
35.5 MCAN Functional Description.....	5186
35.5.1 Module Clocking Requirements.....	5187
35.5.2 Interrupt Requests.....	5187
35.5.3 Operating Modes.....	5188
35.5.4 Transmitter Delay Compensation.....	5191
35.5.5 Restricted Operation Mode.....	5193
35.5.6 Bus Monitoring Mode.....	5193
35.5.7 Disabled Automatic Retransmission (DAR) Mode.....	5194

35.5.8 Clock Stop Mode.....	5194
35.5.9 Test Modes.....	5197
35.5.10 Timestamp Generation.....	5198
35.5.11 Timeout Counter.....	5200
35.5.12 Safety.....	5200
35.5.13 Rx Handling.....	5202
35.5.14 Tx Handling.....	5208
35.5.15 FIFO Acknowledge Handling.....	5212
35.5.16 Message RAM.....	5212
35.6 Software.....	5223
35.6.1 MCAN Examples.....	5223
35.7 MCAN Registers.....	5223
35.7.1 MCAN Base Address Table.....	5223
35.7.2 MCANSS_REGS Registers.....	5224
35.7.3 MCAN_REGS Registers.....	5236
35.7.4 MCAN_ERROR_REGS Registers.....	5314
35.7.5 MCAN Registers to Driverlib Functions.....	5339
<b>36 Universal Asynchronous Receiver/Transmitter (UART).....</b>	<b>5344</b>
36.1 Introduction.....	5345
36.1.1 Features.....	5345
36.1.2 Block Diagram.....	5345
36.2 Functional Description.....	5345
36.2.1 Transmit and Receive Logic.....	5346
36.2.2 Baud-Rate Generation.....	5347
36.2.3 Data Transmission.....	5348
36.2.4 Serial IR (SIR).....	5348
36.2.5 9-Bit UART Mode.....	5349
36.2.6 FIFO Operation.....	5350
36.2.7 Interrupts.....	5350
36.2.8 Loopback Operation.....	5351
36.2.9 DMA Operation.....	5351
36.3 Initialization and Configuration.....	5353
36.4 Software.....	5353
36.4.1 UART Examples.....	5353
36.5 UART Registers.....	5354
36.5.1 UART Base Address Table.....	5354
36.5.2 UART_REGS Registers.....	5355
36.5.3 UART_REGS_WRITE Registers.....	5398
36.5.4 UART Registers to Driverlib Functions.....	5399
<b>37 Local Interconnect Network (LIN).....</b>	<b>5402</b>
37.1 LIN Overview.....	5403
37.1.1 SCI Features.....	5403
37.1.2 LIN Features.....	5404
37.1.3 LIN Related Collateral.....	5404
37.1.4 Block Diagram.....	5405
37.2 Serial Communications Interface Module.....	5408
37.2.1 SCI Communication Formats.....	5408
37.2.2 SCI Interrupts.....	5418
37.2.3 SCI DMA Interface.....	5422
37.2.4 SCI Configurations.....	5423
37.2.5 SCI Low-Power Mode.....	5425
37.3 Local Interconnect Network Module.....	5426
37.3.1 LIN Communication Formats.....	5426
37.3.2 LIN Interrupts.....	5445
37.3.3 Servicing LIN Interrupts.....	5445
37.3.4 LIN DMA Interface.....	5446
37.3.5 LIN Configurations.....	5446
37.4 Low-Power Mode.....	5448
37.4.1 Entering Sleep Mode.....	5449
37.4.2 Wakeup.....	5449
37.4.3 Wakeup Timeouts.....	5450

37.5 Emulation Mode.....	5450
37.6 Software.....	5451
37.6.1 LIN Examples.....	5451
37.7 SCI/LIN Registers.....	5452
37.7.1 LIN Base Address Table.....	5452
37.7.2 LIN_REGS Registers.....	5453
37.7.3 LIN Registers to Driverlib Functions.....	5507
<b>38 Lockstep Compare Module (LCM).....</b>	<b>5512</b>
38.1 Introduction.....	5513
38.1.1 Features.....	5513
38.1.2 Block Diagram.....	5513
38.2 Enabling LCM Comparators.....	5514
38.3 Disabling LCM Redundant Module.....	5514
38.4 LCM Error Handling.....	5514
38.5 LCM Error Flags.....	5515
38.6 Debug Mode with LCM.....	5515
38.7 Register Parity Error Protection.....	5515
38.8 Functional Logic.....	5516
38.8.1 Comparator Logic.....	5516
38.8.2 Self-Test Logic.....	5516
38.8.3 Error Injection Tests.....	5519
38.9 LCM Registers.....	5520
38.9.1 LCM Base Address Table.....	5520
38.9.2 LCM_REGS Registers.....	5521
38.9.3 LCM Registers to Driverlib Functions.....	5534
<b>39 Revision History.....</b>	<b>5536</b>

## List of Figures

Figure 3-1. Device Interrupt Architecture.....	140
Figure 3-2. Interrupt Propagation Path.....	141
Figure 3-3. System Error Interrupt Sources.....	146
Figure 3-4. ERRORSTS Pin Diagram.....	156
Figure 3-5. Clocking System.....	157
Figure 3-6. Single-ended 3.3V External Clock.....	158
Figure 3-7. External Crystal.....	159
Figure 3-8. External Resonator.....	159
Figure 3-9. Auxiliary Clock Input (AUXCLKIN).....	160
Figure 3-10. PLL/AUXPLL.....	165
Figure 3-11. Missing Clock Detection Logic.....	169
Figure 3-12. Clock Configuration Semaphore (CLKSEM) State Transitions.....	170
Figure 3-13. CPU Timers.....	171
Figure 3-14. CPU Timer Interrupts Signals and Output Signal.....	171
Figure 3-15. CPU Watchdog Timer Module.....	172
Figure 3-16. Memory Architecture.....	177
Figure 3-17. Arbitration Scheme on Global Shared Memories.....	180
Figure 3-18. Arbitration Scheme on Local Shared Memories.....	181
Figure 3-19. ROM Parity Checking Logic.....	187
Figure 3-20. Simplified LFU Representation.....	189
Figure 3-21. PIE Vector Table Swap.....	191
Figure 3-22. LS0/LS1 RAM Memory Swap.....	192
Figure 3-23. D2/D3 RAM Memory Swap.....	193
Figure 3-24. TIM Register.....	203
Figure 3-25. PRD Register.....	204
Figure 3-26. TCR Register.....	205
Figure 3-27. TPR Register.....	207
Figure 3-28. TPRH Register.....	208
Figure 3-29. PIECTRL Register.....	211
Figure 3-30. PIEACK Register.....	212
Figure 3-31. PIEIER1 Register.....	213
Figure 3-32. PIEIFR1 Register.....	215

Figure 3-33. PIEIER2 Register.....	217
Figure 3-34. PIEIFR2 Register.....	219
Figure 3-35. PIEIER3 Register.....	221
Figure 3-36. PIEIFR3 Register.....	223
Figure 3-37. PIEIER4 Register.....	225
Figure 3-38. PIEIFR4 Register.....	227
Figure 3-39. PIEIER5 Register.....	229
Figure 3-40. PIEIFR5 Register.....	231
Figure 3-41. PIEIER6 Register.....	233
Figure 3-42. PIEIFR6 Register.....	235
Figure 3-43. PIEIER7 Register.....	237
Figure 3-44. PIEIFR7 Register.....	239
Figure 3-45. PIEIER8 Register.....	241
Figure 3-46. PIEIFR8 Register.....	243
Figure 3-47. PIEIER9 Register.....	245
Figure 3-48. PIEIFR9 Register.....	247
Figure 3-49. PIEIER10 Register.....	249
Figure 3-50. PIEIFR10 Register.....	251
Figure 3-51. PIEIER11 Register.....	253
Figure 3-52. PIEIFR11 Register.....	255
Figure 3-53. PIEIER12 Register.....	257
Figure 3-54. PIEIFR12 Register.....	259
Figure 3-55. SCSR Register.....	262
Figure 3-56. WDCNTR Register.....	263
Figure 3-57. WDKEY Register.....	264
Figure 3-58. SYNCBUSYWD Register.....	265
Figure 3-59. WDCR Register.....	266
Figure 3-60. WDWCR Register.....	267
Figure 3-61. NMICFG Register.....	269
Figure 3-62. NMIFLG Register.....	270
Figure 3-63. NMIFLGCLR Register.....	273
Figure 3-64. NMIFLGFRC Register.....	276
Figure 3-65. NMIWDCNT Register.....	278
Figure 3-66. NMIWDCPRD Register.....	279
Figure 3-67. NMISHDFLG Register.....	280
Figure 3-68. ERRORSTS Register.....	283
Figure 3-69. ERRORSTSCLR Register.....	284
Figure 3-70. ERRORSTSFRC Register.....	285
Figure 3-71. ERRORCTL Register.....	286
Figure 3-72. ERRORLOCK Register.....	287
Figure 3-73. XINT1CR Register.....	289
Figure 3-74. XINT2CR Register.....	290
Figure 3-75. XINT3CR Register.....	291
Figure 3-76. XINT4CR Register.....	292
Figure 3-77. XINT5CR Register.....	293
Figure 3-78. XINT1CTR Register.....	294
Figure 3-79. XINT2CTR Register.....	295
Figure 3-80. XINT3CTR Register.....	296
Figure 3-81. SYNCSELECT Register.....	298
Figure 3-82. ADCSOCOUTSELECT Register.....	300
Figure 3-83. ADCSOCOUTSELECT1 Register.....	303
Figure 3-84. SYNCSOCLOCK Register.....	304
Figure 3-85. CLA1TASKSRCSELLOCK Register.....	306
Figure 3-86. DMACHSRCSELLOCK Register.....	307
Figure 3-87. CLA1TASKSRCSEL1 Register.....	308
Figure 3-88. CLA1TASKSRCSEL2 Register.....	309
Figure 3-89. DMACHSRCSEL1 Register.....	310
Figure 3-90. DMACHSRCSEL2 Register.....	311
Figure 3-91. DMACHSRCSELLOCK Register.....	313
Figure 3-92. DMACHSRCSEL1 Register.....	314
Figure 3-93. DMACHSRCSEL2 Register.....	315

Figure 3-94. DEVCFGLOCK1 Register.....	319
Figure 3-95. DEVCFGLOCK2 Register.....	322
Figure 3-96. PARTIDL Register.....	323
Figure 3-97. PARTIDH Register.....	324
Figure 3-98. REVID Register.....	325
Figure 3-99. BANKMUXSEL Register.....	326
Figure 3-100. MCUCNF0 Register.....	327
Figure 3-101. MCUCNF1 Register.....	328
Figure 3-102. MCUCNF2 Register.....	329
Figure 3-103. MCUCNF3 Register.....	330
Figure 3-104. MCUCNF4 Register.....	332
Figure 3-105. MCUCNF5 Register.....	334
Figure 3-106. MCUCNF6 Register.....	336
Figure 3-107. MCUCNF7 Register.....	338
Figure 3-108. MCUCNFLOCK Register.....	340
Figure 3-109. TRIMERRSTS Register.....	342
Figure 3-110. SOFTPRES0 Register.....	343
Figure 3-111. SOFTPRES1 Register.....	345
Figure 3-112. SOFTPRES2 Register.....	346
Figure 3-113. SOFTPRES3 Register.....	348
Figure 3-114. SOFTPRES4 Register.....	349
Figure 3-115. SOFTPRES6 Register.....	350
Figure 3-116. SOFTPRES7 Register.....	351
Figure 3-117. SOFTPRES8 Register.....	352
Figure 3-118. SOFTPRES9 Register.....	353
Figure 3-119. SOFTPRES10 Register.....	354
Figure 3-120. SOFTPRES11 Register.....	355
Figure 3-121. SOFTPRES13 Register.....	356
Figure 3-122. SOFTPRES14 Register.....	357
Figure 3-123. SOFTPRES16 Register.....	359
Figure 3-124. SOFTPRES17 Register.....	360
Figure 3-125. SOFTPRES18 Register.....	361
Figure 3-126. SOFTPRES19 Register.....	362
Figure 3-127. SOFTPRES21 Register.....	363
Figure 3-128. SOFTPRES23 Register.....	364
Figure 3-129. SOFTPRES26 Register.....	365
Figure 3-130. SOFTPRES27 Register.....	366
Figure 3-131. SOFTPRES28 Register.....	367
Figure 3-132. SOFTPRES29 Register.....	368
Figure 3-133. SOFTPRES40 Register.....	370
Figure 3-134. CPUSEL0 Register.....	371
Figure 3-135. CPUSEL1 Register.....	373
Figure 3-136. CPUSEL2 Register.....	374
Figure 3-137. CPUSEL3 Register.....	375
Figure 3-138. CPUSEL4 Register.....	376
Figure 3-139. CPUSEL5 Register.....	377
Figure 3-140. CPUSEL6 Register.....	378
Figure 3-141. CPUSEL7 Register.....	379
Figure 3-142. CPUSEL8 Register.....	380
Figure 3-143. CPUSEL9 Register.....	381
Figure 3-144. CPUSEL11 Register.....	382
Figure 3-145. CPUSEL12 Register.....	383
Figure 3-146. CPUSEL13 Register.....	385
Figure 3-147. CPUSEL14 Register.....	386
Figure 3-148. CPUSEL15 Register.....	387
Figure 3-149. CPUSEL16 Register.....	388
Figure 3-150. CPUSEL17 Register.....	390
Figure 3-151. CPUSEL23 Register.....	391
Figure 3-152. CPUSEL25 Register.....	392
Figure 3-153. CPUSEL26 Register.....	393
Figure 3-154. CPUSEL27 Register.....	394



Figure 3-155. CPUSEL28 Register.....	395
Figure 3-156. CPU2RESCCTL Register.....	397
Figure 3-157. RSTSTAT Register.....	398
Figure 3-158. LPMSTAT Register.....	399
Figure 3-159. TAP_STATUS Register.....	400
Figure 3-160. TAP_CONTROL Register.....	401
Figure 3-161. USBTYPE Register.....	402
Figure 3-162. ECAPTYPE Register.....	403
Figure 3-163. SDFMTYPE Register.....	404
Figure 3-164. MEMMAPTYPE Register.....	405
Figure 3-165. CLKSEM Register.....	408
Figure 3-166. CLKCFGLOCK1 Register.....	409
Figure 3-167. CLKSRCCTL1 Register.....	411
Figure 3-168. CLKSRCCTL2 Register.....	413
Figure 3-169. CLKSRCCTL3 Register.....	415
Figure 3-170. SYSPLLCTL1 Register.....	416
Figure 3-171. SYSPLLMULT Register.....	417
Figure 3-172. SYSPLLSTS Register.....	418
Figure 3-173. AUXPLLCTL1 Register.....	419
Figure 3-174. AUXPLLMULT Register.....	420
Figure 3-175. AUXPLLSTS Register.....	421
Figure 3-176. SYSCLKDIVSEL Register.....	422
Figure 3-177. AUXCLKDIVSEL Register.....	423
Figure 3-178. PERCLKDIVSEL Register.....	424
Figure 3-179. XCLKOUTDIVSEL Register.....	426
Figure 3-180. CLBCLKCTL Register.....	427
Figure 3-181. LOSPCP Register.....	428
Figure 3-182. MCDPCR Register.....	429
Figure 3-183. X1CNT Register.....	431
Figure 3-184. XTALCR Register.....	432
Figure 3-185. XTALCR2 Register.....	433
Figure 3-186. CLKFAILCFG Register.....	434
Figure 3-187. ETHERCATCLKCTL Register.....	435
Figure 3-188. SYNCBUSY Register.....	436
Figure 3-189. CPUSYSLOCK1 Register.....	440
Figure 3-190. CPUSYSLOCK2 Register.....	443
Figure 3-191. PIEVERRADDR Register.....	445
Figure 3-192. ETHERCATCTL Register.....	446
Figure 3-193. PCLKCR0 Register.....	447
Figure 3-194. PCLKCR1 Register.....	449
Figure 3-195. PCLKCR2 Register.....	450
Figure 3-196. PCLKCR3 Register.....	452
Figure 3-197. PCLKCR4 Register.....	453
Figure 3-198. PCLKCR6 Register.....	454
Figure 3-199. PCLKCR7 Register.....	455
Figure 3-200. PCLKCR8 Register.....	456
Figure 3-201. PCLKCR9 Register.....	457
Figure 3-202. PCLKCR10 Register.....	458
Figure 3-203. PCLKCR11 Register.....	459
Figure 3-204. PCLKCR13 Register.....	460
Figure 3-205. PCLKCR14 Register.....	461
Figure 3-206. PCLKCR16 Register.....	463
Figure 3-207. PCLKCR17 Register.....	464
Figure 3-208. PCLKCR18 Register.....	465
Figure 3-209. PCLKCR19 Register.....	466
Figure 3-210. PCLKCR21 Register.....	467
Figure 3-211. PCLKCR23 Register.....	468
Figure 3-212. PCLKCR25 Register.....	469
Figure 3-213. PCLKCR26 Register.....	470
Figure 3-214. PCLKCR27 Register.....	471
Figure 3-215. PCLKCR28 Register.....	472



Figure 3-216. SIMRESET Register.....	474
Figure 3-217. LPMCR Register.....	475
Figure 3-218. CUID Register.....	476
Figure 3-219. CMPSSLPMSEL Register.....	477
Figure 3-220. GPIOLPMSEL0 Register.....	479
Figure 3-221. GPIOLPMSEL1 Register.....	482
Figure 3-222. TMR2CLKCTL Register.....	485
Figure 3-223. RESCCLR Register.....	486
Figure 3-224. RESC Register.....	488
Figure 3-225. MCANWAKESTATUS Register.....	490
Figure 3-226. MCANWAKESTATUSCLR Register.....	491
Figure 3-227. CLKSTOPREQ Register.....	492
Figure 3-228. CLKSTOPACK Register.....	494
Figure 3-229. USER_REG1_SYSRSn Register.....	495
Figure 3-230. USER_REG2_SYSRSn Register.....	496
Figure 3-231. USER_REG1_XRSn Register.....	497
Figure 3-232. USER_REG2_XRSn Register.....	498
Figure 3-233. USER_REG1_PORESETn Register.....	499
Figure 3-234. USER_REG2_PORESETn Register.....	500
Figure 3-235. USER_REG3_PORESETn Register.....	501
Figure 3-236. USER_REG4_PORESETn Register.....	502
Figure 3-237. JTAG_MMR_REG Register.....	503
Figure 3-238. CPUSYSLOCK1 Register.....	506
Figure 3-239. CPUSYSLOCK2 Register.....	509
Figure 3-240. PIEVERRADDR Register.....	511
Figure 3-241. ETHERCATCTL Register.....	512
Figure 3-242. PCLKCR0 Register.....	513
Figure 3-243. PCLKCR1 Register.....	515
Figure 3-244. PCLKCR2 Register.....	516
Figure 3-245. PCLKCR3 Register.....	518
Figure 3-246. PCLKCR4 Register.....	519
Figure 3-247. PCLKCR6 Register.....	520
Figure 3-248. PCLKCR7 Register.....	521
Figure 3-249. PCLKCR8 Register.....	522
Figure 3-250. PCLKCR9 Register.....	523
Figure 3-251. PCLKCR10 Register.....	524
Figure 3-252. PCLKCR11 Register.....	525
Figure 3-253. PCLKCR13 Register.....	526
Figure 3-254. PCLKCR14 Register.....	527
Figure 3-255. PCLKCR16 Register.....	529
Figure 3-256. PCLKCR17 Register.....	530
Figure 3-257. PCLKCR18 Register.....	531
Figure 3-258. PCLKCR19 Register.....	532
Figure 3-259. PCLKCR21 Register.....	533
Figure 3-260. PCLKCR23 Register.....	534
Figure 3-261. PCLKCR25 Register.....	535
Figure 3-262. PCLKCR26 Register.....	536
Figure 3-263. PCLKCR27 Register.....	537
Figure 3-264. PCLKCR28_ALT Register.....	538
Figure 3-265. LPMCR Register.....	540
Figure 3-266. CUID Register.....	541
Figure 3-267. LSEN Register.....	542
Figure 3-268. CMPSSLPMSEL Register.....	543
Figure 3-269. GPIOLPMSEL0 Register.....	545
Figure 3-270. GPIOLPMSEL1 Register.....	548
Figure 3-271. TMR2CLKCTL Register.....	551
Figure 3-272. RESCCLR Register.....	552
Figure 3-273. RESC Register.....	554
Figure 3-274. MCANWAKESTATUS Register.....	556
Figure 3-275. MCANWAKESTATUSCLR Register.....	557
Figure 3-276. CLKSTOPREQ Register.....	558

Figure 3-277. CLKSTOPACK Register.....	560
Figure 3-278. USER_REG1_SYSRSn Register.....	561
Figure 3-279. USER_REG2_SYSRSn Register.....	562
Figure 3-280. USER_REG1_XRSn Register.....	563
Figure 3-281. USER_REG2_XRSn Register.....	564
Figure 3-282. USER_REG1_PORESETn Register.....	565
Figure 3-283. USER_REG2_PORESETn Register.....	566
Figure 3-284. USER_REG3_PORESETn Register.....	567
Figure 3-285. USER_REG4_PORESETn Register.....	568
Figure 3-286. JTAG_MMR_REG Register.....	569
Figure 3-287. SYS_ERR_INT_FLG Register.....	571
Figure 3-288. SYS_ERR_INT_CLR Register.....	573
Figure 3-289. SYS_ERR_INT_SET Register.....	575
Figure 3-290. SYS_ERR_MASK Register.....	577
Figure 3-291. SYS_ERR_INT_FLG Register.....	580
Figure 3-292. SYS_ERR_INT_CLR Register.....	582
Figure 3-293. SYS_ERR_INT_SET Register.....	584
Figure 3-294. SYS_ERR_MASK Register.....	586
Figure 3-295. LCM_ERR_FLG Register.....	588
Figure 3-296. LCM_ERR_FLG_CLR Register.....	589
Figure 3-297. LCM_ERR_FLG_SET Register.....	590
Figure 3-298. LCM_ERR_FLG_MASK Register.....	591
Figure 3-299. REGPARITY_ERR_FLG Register.....	592
Figure 3-300. REGPARITY_ERR_FLG_CLR Register.....	593
Figure 3-301. REGPARITY_ERR_FLG_SET Register.....	594
Figure 3-302. REGPARITY_ERR_FLG_MASK Register.....	595
Figure 3-303. ADCA_AC Register.....	599
Figure 3-304. ADCB_AC Register.....	600
Figure 3-305. ADCC_AC Register.....	601
Figure 3-306. CMPSS1_AC Register.....	602
Figure 3-307. CMPSS2_AC Register.....	603
Figure 3-308. CMPSS3_AC Register.....	604
Figure 3-309. CMPSS4_AC Register.....	605
Figure 3-310. CMPSS5_AC Register.....	606
Figure 3-311. CMPSS6_AC Register.....	607
Figure 3-312. CMPSS7_AC Register.....	608
Figure 3-313. CMPSS8_AC Register.....	609
Figure 3-314. CMPSS9_AC Register.....	610
Figure 3-315. CMPSS10_AC Register.....	611
Figure 3-316. CMPSS11_AC Register.....	612
Figure 3-317. DACA_AC Register.....	613
Figure 3-318. DACC_AC Register.....	614
Figure 3-319. EPWM1_AC Register.....	615
Figure 3-320. EPWM2_AC Register.....	616
Figure 3-321. EPWM3_AC Register.....	617
Figure 3-322. EPWM4_AC Register.....	618
Figure 3-323. EPWM5_AC Register.....	619
Figure 3-324. EPWM6_AC Register.....	620
Figure 3-325. EPWM7_AC Register.....	621
Figure 3-326. EPWM8_AC Register.....	622
Figure 3-327. EPWM9_AC Register.....	623
Figure 3-328. EPWM10_AC Register.....	624
Figure 3-329. EPWM11_AC Register.....	625
Figure 3-330. EPWM12_AC Register.....	626
Figure 3-331. EPWM13_AC Register.....	627
Figure 3-332. EPWM14_AC Register.....	628
Figure 3-333. EPWM15_AC Register.....	629
Figure 3-334. EPWM16_AC Register.....	630
Figure 3-335. EPWM17_AC Register.....	631
Figure 3-336. EPWM18_AC Register.....	632
Figure 3-337. EQEP1_AC Register.....	633

Figure 3-338. EQEP2_AC Register.....	634
Figure 3-339. EQEP3_AC Register.....	635
Figure 3-340. EQEP4_AC Register.....	636
Figure 3-341. EQEP5_AC Register.....	637
Figure 3-342. EQEP6_AC Register.....	638
Figure 3-343. ECAP1_AC Register.....	639
Figure 3-344. ECAP2_AC Register.....	640
Figure 3-345. ECAP3_AC Register.....	641
Figure 3-346. ECAP4_AC Register.....	642
Figure 3-347. ECAP5_AC Register.....	643
Figure 3-348. ECAP6_AC Register.....	644
Figure 3-349. ECAP7_AC Register.....	645
Figure 3-350. SDFM1_AC Register.....	646
Figure 3-351. SDFM2_AC Register.....	647
Figure 3-352. SDFM3_AC Register.....	648
Figure 3-353. SDFM4_AC Register.....	649
Figure 3-354. CLB1_AC Register.....	650
Figure 3-355. CLB2_AC Register.....	651
Figure 3-356. CLB3_AC Register.....	652
Figure 3-357. CLB4_AC Register.....	653
Figure 3-358. CLB5_AC Register.....	654
Figure 3-359. CLB6_AC Register.....	655
Figure 3-360. SCIA_AC Register.....	656
Figure 3-361. SCIB_AC Register.....	657
Figure 3-362. SPIA_AC Register.....	658
Figure 3-363. SPIB_AC Register.....	659
Figure 3-364. SPIC_AC Register.....	660
Figure 3-365. SPID_AC Register.....	661
Figure 3-366. I2CA_AC Register.....	662
Figure 3-367. I2CB_AC Register.....	663
Figure 3-368. PMBUS_A_AC Register.....	664
Figure 3-369. LIN_A_AC Register.....	665
Figure 3-370. LIN_B_AC Register.....	666
Figure 3-371. DCANA_AC Register.....	667
Figure 3-372. MCANA_AC Register.....	668
Figure 3-373. MCANB_AC Register.....	669
Figure 3-374. FSIATX_AC Register.....	670
Figure 3-375. FSIARX_AC Register.....	671
Figure 3-376. FSIBTX_AC Register.....	672
Figure 3-377. FSIBRX_AC Register.....	673
Figure 3-378. FSICRX_AC Register.....	674
Figure 3-379. FSIDRX_AC Register.....	675
Figure 3-380. USBA_AC Register.....	676
Figure 3-381. HRPWM0_AC Register.....	677
Figure 3-382. HRPWM1_AC Register.....	678
Figure 3-383. HRPWM2_AC Register.....	679
Figure 3-384. ETHERCAT_AC Register.....	680
Figure 3-385. AESA_AC Register.....	681
Figure 3-386. UARTA_AC Register.....	682
Figure 3-387. UARTB_AC Register.....	683
Figure 3-388. PERIPH_AC_LOCK Register.....	684
Figure 3-389. ADCA_AC Register.....	688
Figure 3-390. ADCB_AC Register.....	689
Figure 3-391. ADCC_AC Register.....	690
Figure 3-392. CMPSS1_AC Register.....	691
Figure 3-393. CMPSS2_AC Register.....	692
Figure 3-394. CMPSS3_AC Register.....	693
Figure 3-395. CMPSS4_AC Register.....	694
Figure 3-396. CMPSS5_AC Register.....	695
Figure 3-397. CMPSS6_AC Register.....	696
Figure 3-398. CMPSS7_AC Register.....	697

Figure 3-399. CMPSS8_AC Register.....	698
Figure 3-400. CMPSS9_AC Register.....	699
Figure 3-401. CMPSS10_AC Register.....	700
Figure 3-402. CMPSS11_AC Register.....	701
Figure 3-403. DACA_AC Register.....	702
Figure 3-404. DACC_AC Register.....	703
Figure 3-405. EPWM1_AC Register.....	704
Figure 3-406. EPWM2_AC Register.....	705
Figure 3-407. EPWM3_AC Register.....	706
Figure 3-408. EPWM4_AC Register.....	707
Figure 3-409. EPWM5_AC Register.....	708
Figure 3-410. EPWM6_AC Register.....	709
Figure 3-411. EPWM7_AC Register.....	710
Figure 3-412. EPWM8_AC Register.....	711
Figure 3-413. EPWM9_AC Register.....	712
Figure 3-414. EPWM10_AC Register.....	713
Figure 3-415. EPWM11_AC Register.....	714
Figure 3-416. EPWM12_AC Register.....	715
Figure 3-417. EPWM13_AC Register.....	716
Figure 3-418. EPWM14_AC Register.....	717
Figure 3-419. EPWM15_AC Register.....	718
Figure 3-420. EPWM16_AC Register.....	719
Figure 3-421. EPWM17_AC Register.....	720
Figure 3-422. EPWM18_AC Register.....	721
Figure 3-423. EQEP1_AC Register.....	722
Figure 3-424. EQEP2_AC Register.....	723
Figure 3-425. EQEP3_AC Register.....	724
Figure 3-426. EQEP4_AC Register.....	725
Figure 3-427. EQEP5_AC Register.....	726
Figure 3-428. EQEP6_AC Register.....	727
Figure 3-429. ECAP1_AC Register.....	728
Figure 3-430. ECAP2_AC Register.....	729
Figure 3-431. ECAP3_AC Register.....	730
Figure 3-432. ECAP4_AC Register.....	731
Figure 3-433. ECAP5_AC Register.....	732
Figure 3-434. ECAP6_AC Register.....	733
Figure 3-435. ECAP7_AC Register.....	734
Figure 3-436. SDFM1_AC Register.....	735
Figure 3-437. SDFM2_AC Register.....	736
Figure 3-438. SDFM3_AC Register.....	737
Figure 3-439. SDFM4_AC Register.....	738
Figure 3-440. CLB1_AC Register.....	739
Figure 3-441. CLB2_AC Register.....	740
Figure 3-442. CLB3_AC Register.....	741
Figure 3-443. CLB4_AC Register.....	742
Figure 3-444. CLB5_AC Register.....	743
Figure 3-445. CLB6_AC Register.....	744
Figure 3-446. SCIA_AC Register.....	745
Figure 3-447. SCIB_AC Register.....	746
Figure 3-448. SPIA_AC Register.....	747
Figure 3-449. SPIB_AC Register.....	748
Figure 3-450. SPIC_AC Register.....	749
Figure 3-451. SPID_AC Register.....	750
Figure 3-452. I2CA_AC Register.....	751
Figure 3-453. I2CB_AC Register.....	752
Figure 3-454. PMBUS_A_AC Register.....	753
Figure 3-455. LIN_A_AC Register.....	754
Figure 3-456. LIN_B_AC Register.....	755
Figure 3-457. DCANA_AC Register.....	756
Figure 3-458. MCANA_AC Register.....	757
Figure 3-459. MCANB_AC Register.....	758

Figure 3-460. FSIATX_AC Register.....	759
Figure 3-461. FSIARX_AC Register.....	760
Figure 3-462. FSIBTX_AC Register.....	761
Figure 3-463. FSIBRX_AC Register.....	762
Figure 3-464. FSICRX_AC Register.....	763
Figure 3-465. FSIDRX_AC Register.....	764
Figure 3-466. USB_A_AC Register.....	765
Figure 3-467. HRPWM0_AC Register.....	766
Figure 3-468. HRPWM1_AC Register.....	767
Figure 3-469. HRPWM2_AC Register.....	768
Figure 3-470. ETHERCAT_AC Register.....	769
Figure 3-471. AESA_AC Register.....	770
Figure 3-472. UARTA_AC Register.....	771
Figure 3-473. UARTB_AC Register.....	772
Figure 3-474. PERIPH_AC_LOCK Register.....	773
Figure 3-475. DxLOCK Register.....	776
Figure 3-476. DxCOMMIT Register.....	778
Figure 3-477. DxACCPROT0 Register.....	780
Figure 3-478. DxACCPROT1 Register.....	782
Figure 3-479. DxTEST Register.....	784
Figure 3-480. DxINIT Register.....	786
Figure 3-481. DxINITDONE Register.....	788
Figure 3-482. DxRAMTEST_LOCK Register.....	790
Figure 3-483. LSxLOCK Register.....	792
Figure 3-484. LSxCOMMIT Register.....	794
Figure 3-485. LSxMSEL Register.....	796
Figure 3-486. LSxCLAPGM Register.....	798
Figure 3-487. LSxACCPROT0 Register.....	800
Figure 3-488. LSxACCPROT1 Register.....	802
Figure 3-489. LSxACCPROT2 Register.....	804
Figure 3-490. LSxTEST Register.....	805
Figure 3-491. LSxINIT Register.....	808
Figure 3-492. LSxINITDONE Register.....	810
Figure 3-493. LSxRAMTEST_LOCK Register.....	812
Figure 3-494. GSxLOCK Register.....	814
Figure 3-495. GSxCOMMIT Register.....	816
Figure 3-496. GSxMSEL Register.....	818
Figure 3-497. GSxACCPROT0 Register.....	820
Figure 3-498. GSxACCPROT1 Register.....	822
Figure 3-499. GSxACCPROT2 Register.....	823
Figure 3-500. GSxACCPROT3 Register.....	824
Figure 3-501. GSxTEST Register.....	825
Figure 3-502. GSxINIT Register.....	827
Figure 3-503. GSxINITDONE Register.....	829
Figure 3-504. GSxRAMTEST_LOCK Register.....	831
Figure 3-505. MSGxLOCK Register.....	833
Figure 3-506. MSGxCOMMIT Register.....	835
Figure 3-507. MSGxACCPROT0 Register.....	837
Figure 3-508. MSGxTEST Register.....	838
Figure 3-509. MSGxINIT Register.....	840
Figure 3-510. MSGxINITDONE Register.....	842
Figure 3-511. MSGxRAMTEST_LOCK Register.....	844
Figure 3-512. ROM_LOCK Register.....	846
Figure 3-513. ROM_TEST Register.....	847
Figure 3-514. ROM_FORCE_ERROR Register.....	848
Figure 3-515. PERI_MEM_TEST_LOCK Register.....	849
Figure 3-516. PERI_MEM_TEST_CONTROL Register.....	850
Figure 3-517. NMAVFLG Register.....	853
Figure 3-518. NMAVSET Register.....	855
Figure 3-519. NMAVCLR Register.....	857
Figure 3-520. NMAVINTEN Register.....	859

Figure 3-521. NMCPURDAVADDR Register.....	861
Figure 3-522. NMCPUWRAVADDR Register.....	862
Figure 3-523. NMCPUFAVADDR Register.....	863
Figure 3-524. NMDMAWRAVADDR Register.....	864
Figure 3-525. NMCLA1RDAVADDR Register.....	865
Figure 3-526. NMCLA1WRAVADDR Register.....	866
Figure 3-527. NMCLA1FAVADDR Register.....	867
Figure 3-528. NMDMARDAVADDR Register.....	868
Figure 3-529. MAVFLG Register.....	869
Figure 3-530. MAVSET Register.....	870
Figure 3-531. MAVCLR Register.....	871
Figure 3-532. MAVINTEN Register.....	872
Figure 3-533. MCPUFAVADDR Register.....	873
Figure 3-534. MCPUWRAVADDR Register.....	874
Figure 3-535. MDMAWRAVADDR Register.....	875
Figure 3-536. UCERRFLG Register.....	878
Figure 3-537. UCERRSET Register.....	879
Figure 3-538. UCERRCLR Register.....	880
Figure 3-539. UCCPUREADDR Register.....	881
Figure 3-540. UCDMAREADDR Register.....	882
Figure 3-541. UCCLA1READDR Register.....	883
Figure 3-542. UCECATRAMADDR Register.....	884
Figure 3-543. UCHICAREADDR Register.....	885
Figure 3-544. FLUCERRSTATUS Register.....	886
Figure 3-545. FLCERRSTATUS Register.....	887
Figure 3-546. CERRFLG Register.....	889
Figure 3-547. CERRSET Register.....	890
Figure 3-548. CERRCLR Register.....	891
Figure 3-549. CCPUREADDR Register.....	892
Figure 3-550. CDMAREADDR Register.....	893
Figure 3-551. CCLA1READDR Register.....	894
Figure 3-552. CERRCNT Register.....	895
Figure 3-553. CERRTHRES Register.....	896
Figure 3-554. CEINTFLG Register.....	897
Figure 3-555. CEINTCLR Register.....	898
Figure 3-556. CEINTSET Register.....	899
Figure 3-557. CEINTEN Register.....	900
Figure 3-558. ROMWAITSTATE Register.....	902
Figure 3-559. CPU_RAM_TEST_ERROR_STS Register.....	904
Figure 3-560. CPU_RAM_TEST_ERROR_STS_CLR Register.....	905
Figure 3-561. CPU_RAM_TEST_ERROR_ADDR Register.....	906
Figure 3-562. UID_PSRAND0 Register.....	908
Figure 3-563. UID_PSRAND1 Register.....	909
Figure 3-564. UID_PSRAND2 Register.....	910
Figure 3-565. UID_PSRAND3 Register.....	911
Figure 3-566. UID_PSRAND4 Register.....	912
Figure 3-567. UID_UNIQUE0 Register.....	913
Figure 3-568. UID_UNIQUE1 Register.....	914
Figure 3-569. UID_CHECKSUM Register.....	915
Figure 3-570. LFUConfig_CPU1 Register.....	917
Figure 3-571. LFUStatus_CPU1 Register.....	918
Figure 3-572. SWConfig1_SYSRSn Register.....	919
Figure 3-573. SWConfig2_SYSRSn Register.....	920
Figure 3-574. SWConfig1_XRSn Register.....	921
Figure 3-575. SWConfig2_XRSn Register.....	922
Figure 3-576. SWConfig1_PORESETn Register.....	923
Figure 3-577. SWConfig2_PORESETn Register.....	924
Figure 3-578. LFU_LOCK Register.....	925
Figure 3-579. LFU_COMMIT Register.....	926
Figure 3-580. LFUConfig_CPU2 Register.....	929
Figure 3-581. LFUStatus_CPU2 Register.....	930



Figure 3-582. SWConfig1_SYSRSn Register.....	931
Figure 3-583. SWConfig2_SYSRSn Register.....	932
Figure 3-584. SWConfig1_XRSn Register.....	933
Figure 3-585. SWConfig2_XRSn Register.....	934
Figure 3-586. SWConfig1_PORESETn Register.....	935
Figure 3-587. SWConfig2_PORESETn Register.....	936
Figure 3-588. LFU_LOCK Register.....	937
Figure 3-589. LFU_COMMIT Register.....	938
Figure 3-590. CPU1TOCPU2IPCACK Register.....	941
Figure 3-591. CPU2TOCPU1IPCSTS Register.....	943
Figure 3-592. CPU1TOCPU2IPCSET Register.....	948
Figure 3-593. CPU1TOCPU2IPCCLR Register.....	952
Figure 3-594. CPU1TOCPU2IPCFLG Register.....	956
Figure 3-595. IPCCOUNTERL Register.....	960
Figure 3-596. IPCCOUNTERH Register.....	961
Figure 3-597. CPU1TOCPU2IPCSENDCOM Register.....	962
Figure 3-598. CPU1TOCPU2IPCSENDADDR Register.....	963
Figure 3-599. CPU1TOCPU2IPCSENDATA Register.....	964
Figure 3-600. CPU2TOCPU1IPCREPLY Register.....	965
Figure 3-601. CPU2TOCPU1IPCRECVCOM Register.....	966
Figure 3-602. CPU2TOCPU1IPCRECVADDR Register.....	967
Figure 3-603. CPU2TOCPU1IPCRECVDATA Register.....	968
Figure 3-604. CPU1TOCPU2IPCREPLY Register.....	969
Figure 3-605. CPU2TOCPU1IPCBOOTSTS Register.....	970
Figure 3-606. CPU1TOCPU2IPCBOOTMODE Register.....	971
Figure 3-607. FLASHCTLSEM Register.....	972
Figure 3-608. CPU2TOCPU1IPCACK Register.....	974
Figure 3-609. CPU1TOCPU2IPCSTS Register.....	976
Figure 3-610. CPU2TOCPU1IPCSET Register.....	981
Figure 3-611. CPU2TOCPU1IPCCLR Register.....	985
Figure 3-612. CPU2TOCPU1IPCFLG Register.....	989
Figure 3-613. IPCCOUNTERL Register.....	993
Figure 3-614. IPCCOUNTERH Register.....	994
Figure 3-615. CPU1TOCPU2IPCRECVCOM Register.....	995
Figure 3-616. CPU1TOCPU2IPCRECVADDR Register.....	996
Figure 3-617. CPU1TOCPU2IPCRECVDATA Register.....	997
Figure 3-618. CPU2TOCPU1IPCREPLY Register.....	998
Figure 3-619. CPU2TOCPU1IPCSENDCOM Register.....	999
Figure 3-620. CPU2TOCPU1IPCSENDADDR Register.....	1000
Figure 3-621. CPU2TOCPU1IPCSENDATA Register.....	1001
Figure 3-622. CPU1TOCPU2IPCREPLY Register.....	1002
Figure 3-623. CPU2TOCPU1IPCBOOTSTS Register.....	1003
Figure 3-624. CPU1TOCPU2IPCBOOTMODE Register.....	1004
Figure 3-625. FLASHCTLSEM Register.....	1005
Figure 3-626. DMACHSRCSELLOCK Register.....	1007
Figure 3-627. DMACHSRCSEL1 Register.....	1008
Figure 3-628. DMACHSRCSEL2 Register.....	1009
Figure 4-1. Device Boot Flow.....	1045
Figure 4-2. Emulation Boot Flow.....	1046
Figure 4-3. CPU1 Standalone Boot Flow.....	1047
Figure 4-4. CPU2 Standalone Boot Flow.....	1048
Figure 4-5. Overview of SCI Bootloader Operation.....	1062
Figure 4-6. Overview of SCI Boot Function.....	1063
Figure 4-7. Overview of SPI Bootloader Operation.....	1064
Figure 4-8. Data Transfer from EEPROM Flow.....	1065
Figure 4-9. EEPROM Device at Address 0x50.....	1066
Figure 4-10. Overview of I2C Boot Function.....	1067
Figure 4-11. Random Read.....	1068
Figure 4-12. Sequential Read.....	1068
Figure 4-13. Overview of Parallel GPIO Bootloader Operation.....	1069
Figure 4-14. Parallel GPIO Bootloader Handshake Protocol.....	1069

Figure 4-15. Overview of Parallel GPIO Boot Function.....	1071
Figure 4-16. Parallel GPIO Mode - Host Transfer Flow.....	1072
Figure 4-17. 8-Bit Parallel GetWord Function.....	1073
Figure 4-18. Overview of CAN-A Bootloader Operation.....	1074
Figure 4-19. USB Boot Flow.....	1077
Figure 5-1. Storage of Zone-Select Bits in OTP.....	1098
Figure 5-2. Location of Zone-Select Block Based on Link-Pointer.....	1099
Figure 5-3. CSM Password Match Flow (PMF).....	1105
Figure 5-4. ECSL Password Match Flow (PMF).....	1107
Figure 5-5. Z1_LINKPOINTER Register.....	1113
Figure 5-6. Z1_OTPSECLOCK Register.....	1114
Figure 5-7. Z1_JLM_ENABLE Register.....	1115
Figure 5-8. Z1_LINKPOINTERERR Register.....	1116
Figure 5-9. Z1_GPREG1 Register.....	1117
Figure 5-10. Z1_GPREG2 Register.....	1118
Figure 5-11. Z1_GPREG3 Register.....	1119
Figure 5-12. Z1_GPREG4 Register.....	1120
Figure 5-13. Z1_CSMKEY0 Register.....	1121
Figure 5-14. Z1_CSMKEY1 Register.....	1122
Figure 5-15. Z1_CSMKEY2 Register.....	1123
Figure 5-16. Z1_CSMKEY3 Register.....	1124
Figure 5-17. Z1_CR Register.....	1125
Figure 5-18. Z1_GRABSECT1R Register.....	1126
Figure 5-19. Z1_GRABSECT2R Register.....	1130
Figure 5-20. Z1_GRABSECT3R Register.....	1134
Figure 5-21. Z1_GRABRAM1R Register.....	1136
Figure 5-22. Z1_GRABRAM2R Register.....	1139
Figure 5-23. Z1_EXEONLYSECT1R Register.....	1141
Figure 5-24. Z1_EXEONLYSECT2R Register.....	1147
Figure 5-25. Z1_EXEONLYRAM1R Register.....	1149
Figure 5-26. Z1_JTAGKEY0 Register.....	1152
Figure 5-27. Z1_JTAGKEY1 Register.....	1153
Figure 5-28. Z1_JTAGKEY2 Register.....	1154
Figure 5-29. Z1_JTAGKEY3 Register.....	1155
Figure 5-30. Z1_CMACKKEY0 Register.....	1156
Figure 5-31. Z1_CMACKKEY1 Register.....	1157
Figure 5-32. Z1_CMACKKEY2 Register.....	1158
Figure 5-33. Z1_CMACKKEY3 Register.....	1159
Figure 5-34. Z1_DIAG Register.....	1160
Figure 5-35. Z2_LINKPOINTER Register.....	1162
Figure 5-36. Z2_OTPSECLOCK Register.....	1163
Figure 5-37. Z2_LINKPOINTERERR Register.....	1164
Figure 5-38. Z2_GPREG1 Register.....	1165
Figure 5-39. Z2_GPREG2 Register.....	1166
Figure 5-40. Z2_GPREG3 Register.....	1167
Figure 5-41. Z2_GPREG4 Register.....	1168
Figure 5-42. Z2_CSMKEY0 Register.....	1169
Figure 5-43. Z2_CSMKEY1 Register.....	1170
Figure 5-44. Z2_CSMKEY2 Register.....	1171
Figure 5-45. Z2_CSMKEY3 Register.....	1172
Figure 5-46. Z2_CR Register.....	1173
Figure 5-47. Z2_GRABSECT1R Register.....	1174
Figure 5-48. Z2_GRABSECT2R Register.....	1178
Figure 5-49. Z2_GRABSECT3R Register.....	1182
Figure 5-50. Z2_GRABRAM1R Register.....	1184
Figure 5-51. Z2_GRABRAM2R Register.....	1187
Figure 5-52. Z2_EXEONLYSECT1R Register.....	1189
Figure 5-53. Z2_EXEONLYSECT2R Register.....	1195
Figure 5-54. Z2_EXEONLYRAM1R Register.....	1197
Figure 5-55. FLSEM Register.....	1201
Figure 5-56. SECTSTAT1 Register.....	1202



Figure 5-57. SECTSTAT2 Register.....	1205
Figure 5-58. SECTSTAT3 Register.....	1208
Figure 5-59. RAMSTAT1 Register.....	1210
Figure 5-60. RAMSTAT2 Register.....	1213
Figure 5-61. SECERRSTAT Register.....	1214
Figure 5-62. SECERRCLR Register.....	1215
Figure 5-63. SECERRFRC Register.....	1216
Figure 5-64. DENYCODE Register.....	1217
Figure 5-65. UID_UNIQUE_31_0 Register.....	1219
Figure 5-66. UID_UNIQUE_63_32 Register.....	1220
Figure 5-67. PARTIDH Register.....	1221
Figure 5-68. PERSEM1 Register.....	1222
Figure 5-69. Z1OTP_LINKPOINTER1 Register.....	1225
Figure 5-70. Z1OTP_LINKPOINTER2 Register.....	1226
Figure 5-71. Z1OTP_LINKPOINTER3 Register.....	1227
Figure 5-72. Z1OTP_JLM_ENABLE Register.....	1228
Figure 5-73. Z1OTP_GPREG1 Register.....	1229
Figure 5-74. Z1OTP_GPREG2 Register.....	1230
Figure 5-75. Z1OTP_GPREG3 Register.....	1231
Figure 5-76. Z1OTP_GPREG4 Register.....	1232
Figure 5-77. Z1OTP_PSWDLOCK Register.....	1233
Figure 5-78. Z1OTP_CRCLOCK Register.....	1234
Figure 5-79. Z1OTP_JTAGPSWDH0 Register.....	1235
Figure 5-80. Z1OTP_JTAGPSWDH1 Register.....	1236
Figure 5-81. Z1OTP_CMACKKEY0 Register.....	1237
Figure 5-82. Z1OTP_CMACKKEY1 Register.....	1238
Figure 5-83. Z1OTP_CMACKKEY2 Register.....	1239
Figure 5-84. Z1OTP_CMACKKEY3 Register.....	1240
Figure 5-85. Z2OTP_LINKPOINTER1 Register.....	1242
Figure 5-86. Z2OTP_LINKPOINTER2 Register.....	1243
Figure 5-87. Z2OTP_LINKPOINTER3 Register.....	1244
Figure 5-88. Z2OTP_GPREG1 Register.....	1245
Figure 5-89. Z2OTP_GPREG2 Register.....	1246
Figure 5-90. Z2OTP_GPREG3 Register.....	1247
Figure 5-91. Z2OTP_GPREG4 Register.....	1248
Figure 5-92. Z2OTP_PSWDLOCK Register.....	1249
Figure 5-93. Z2OTP_CRCLOCK Register.....	1250
Figure 6-1. BGCRC Block Diagram.....	1256
Figure 6-2. BGCRC Memory Map.....	1257
Figure 6-3. BGCRC NMI.....	1259
Figure 6-4. BGCRC Interrupt.....	1259
Figure 6-5. BGCRC Execution Sequence Flow.....	1261
Figure 6-6. BGCRC Execution Sequence Example.....	1263
Figure 6-7. BGCRC_EN Register.....	1268
Figure 6-8. BGCRC_CTRL1 Register.....	1269
Figure 6-9. BGCRC_CTRL2 Register.....	1270
Figure 6-10. BGCRC_START_ADDR Register.....	1271
Figure 6-11. BGCRC_SEED Register.....	1272
Figure 6-12. BGCRC_GOLDEN Register.....	1273
Figure 6-13. BGCRC_RESULT Register.....	1274
Figure 6-14. BGCRC_CURR_ADDR Register.....	1275
Figure 6-15. BGCRC_WD_CFG Register.....	1276
Figure 6-16. BGCRC_WD_MIN Register.....	1277
Figure 6-17. BGCRC_WD_MAX Register.....	1278
Figure 6-18. BGCRC_WD_CNT Register.....	1279
Figure 6-19. BGCRC_NMIFLG Register.....	1280
Figure 6-20. BGCRC_NMICLR Register.....	1281
Figure 6-21. BGCRC_NMIFRC Register.....	1282
Figure 6-22. BGCRC_INTEN Register.....	1283
Figure 6-23. BGCRC_INTFLG Register.....	1284
Figure 6-24. BGCRC_INTCLR Register.....	1286

Figure 6-25. BGCRC_INTFRC Register.....	1288
Figure 6-26. BGCRC_LOCK Register.....	1289
Figure 6-27. BGCRC_COMMIT Register.....	1291
Figure 7-1. CLA Block Diagram.....	1297
Figure 7-2. _MVECTBGRNDACTIVE Register.....	1461
Figure 7-3. _MPSACTL Register.....	1462
Figure 7-4. _MPSA1 Register.....	1464
Figure 7-5. _MPSA2 Register.....	1465
Figure 7-6. SOFTINTEN Register.....	1466
Figure 7-7. SOFTINTFRC Register.....	1468
Figure 7-8. SOFTINTEN Register.....	1470
Figure 7-9. SOFTINTFRC Register.....	1472
Figure 7-10. MVECT1 Register.....	1475
Figure 7-11. MVECT2 Register.....	1476
Figure 7-12. MVECT3 Register.....	1477
Figure 7-13. MVECT4 Register.....	1478
Figure 7-14. MVECT5 Register.....	1479
Figure 7-15. MVECT6 Register.....	1480
Figure 7-16. MVECT7 Register.....	1481
Figure 7-17. MVECT8 Register.....	1482
Figure 7-18. MCTL Register.....	1483
Figure 7-19. _MVECTBGRNDACTIVE Register.....	1484
Figure 7-20. SOFTINTEN Register.....	1485
Figure 7-21. _MSTSBGRND Register.....	1487
Figure 7-22. _MCTLBGRND Register.....	1488
Figure 7-23. _MVECTBGRND Register.....	1489
Figure 7-24. MIFR Register.....	1490
Figure 7-25. MIOVF Register.....	1494
Figure 7-26. MIFRC Register.....	1497
Figure 7-27. MICLR Register.....	1499
Figure 7-28. MICLROVF Register.....	1501
Figure 7-29. MIER Register.....	1503
Figure 7-30. MIRUN Register.....	1506
Figure 7-31. _MPC Register.....	1508
Figure 7-32. _MAR0 Register.....	1509
Figure 7-33. _MAR1 Register.....	1510
Figure 7-34. _MSTF Register.....	1511
Figure 7-35. _MR0 Register.....	1514
Figure 7-36. _MR1 Register.....	1515
Figure 7-37. _MR2 Register.....	1516
Figure 7-38. _MR3 Register.....	1517
Figure 7-39. _MPSACTL Register.....	1518
Figure 7-40. _MPSA1 Register.....	1520
Figure 7-41. _MPSA2 Register.....	1521
Figure 8-1. Block Diagram of the CLB Subsystem in the Device.....	1526
Figure 8-2. Block Diagram of a CLB Tile and CPU Interface.....	1526
Figure 8-3. CLB Clocking.....	1527
Figure 8-4. CLB Clock Prescaler.....	1528
Figure 8-5. GPIO to CLB Tile Connections.....	1529
Figure 8-6. CLB Input Mux and Filter.....	1530
Figure 8-7. CLB Input Synchronization Example.....	1530
Figure 8-8. CLB Input Pipelining Example.....	1531
Figure 8-9. CLB Outputs.....	1544
Figure 8-10. CLB Output Signal Multiplexer.....	1545
Figure 8-11. CLB Tile Submodules.....	1548
Figure 8-12. Counter Block.....	1551
Figure 8-13. LFSR Modes.....	1554
Figure 8-14. FSM Block.....	1555
Figure 8-15. FSM LUT Block.....	1556
Figure 8-16. LUT4 Block.....	1557
Figure 8-17. Output LUT Block.....	1557

Figure 8-18. AOC Block.....	1559
Figure 8-19. AOC Block and The CLB TILE.....	1560
Figure 8-20. High Level Controller Block.....	1561
Figure 8-21. CLB Control of SPI RX Buffer.....	1569
Figure 8-22. CLB_COUNT_RESET Register.....	1579
Figure 8-23. CLB_COUNT_MODE_1 Register.....	1580
Figure 8-24. CLB_COUNT_MODE_0 Register.....	1581
Figure 8-25. CLB_COUNT_EVENT Register.....	1582
Figure 8-26. CLB_FSM_EXTRA_IN0 Register.....	1583
Figure 8-27. CLB_FSM_EXTERNAL_IN0 Register.....	1584
Figure 8-28. CLB_FSM_EXTERNAL_IN1 Register.....	1585
Figure 8-29. CLB_FSM_EXTRA_IN1 Register.....	1586
Figure 8-30. CLB_LUT4_IN0 Register.....	1587
Figure 8-31. CLB_LUT4_IN1 Register.....	1588
Figure 8-32. CLB_LUT4_IN2 Register.....	1589
Figure 8-33. CLB_LUT4_IN3 Register.....	1590
Figure 8-34. CLB_FSM_LUT_FN1_0 Register.....	1591
Figure 8-35. CLB_FSM_LUT_FN2 Register.....	1592
Figure 8-36. CLB_LUT4_FN1_0 Register.....	1593
Figure 8-37. CLB_LUT4_FN2 Register.....	1594
Figure 8-38. CLB_FSM_NEXT_STATE_0 Register.....	1595
Figure 8-39. CLB_FSM_NEXT_STATE_1 Register.....	1596
Figure 8-40. CLB_FSM_NEXT_STATE_2 Register.....	1597
Figure 8-41. CLB_MISC_CONTROL Register.....	1598
Figure 8-42. CLB_OUTPUT_LUT_0 Register.....	1601
Figure 8-43. CLB_OUTPUT_LUT_1 Register.....	1602
Figure 8-44. CLB_OUTPUT_LUT_2 Register.....	1603
Figure 8-45. CLB_OUTPUT_LUT_3 Register.....	1604
Figure 8-46. CLB_OUTPUT_LUT_4 Register.....	1605
Figure 8-47. CLB_OUTPUT_LUT_5 Register.....	1606
Figure 8-48. CLB_OUTPUT_LUT_6 Register.....	1607
Figure 8-49. CLB_OUTPUT_LUT_7 Register.....	1608
Figure 8-50. CLB_HLC_EVENT_SEL Register.....	1609
Figure 8-51. CLB_COUNT_MATCH_TAP_SEL Register.....	1610
Figure 8-52. CLB_OUTPUT_COND_CTRL_0 Register.....	1611
Figure 8-53. CLB_OUTPUT_COND_CTRL_1 Register.....	1613
Figure 8-54. CLB_OUTPUT_COND_CTRL_2 Register.....	1615
Figure 8-55. CLB_OUTPUT_COND_CTRL_3 Register.....	1617
Figure 8-56. CLB_OUTPUT_COND_CTRL_4 Register.....	1619
Figure 8-57. CLB_OUTPUT_COND_CTRL_5 Register.....	1621
Figure 8-58. CLB_OUTPUT_COND_CTRL_6 Register.....	1623
Figure 8-59. CLB_OUTPUT_COND_CTRL_7 Register.....	1625
Figure 8-60. CLB_MISC_ACCESS_CTRL Register.....	1627
Figure 8-61. CLB_SPI_DATA_CTRL_HI Register.....	1628
Figure 8-62. CLB_LOAD_EN Register.....	1631
Figure 8-63. CLB_LOAD_ADDR Register.....	1632
Figure 8-64. CLB_LOAD_DATA Register.....	1633
Figure 8-65. CLB_INPUT_FILTER Register.....	1634
Figure 8-66. CLB_IN_MUX_SEL_0 Register.....	1637
Figure 8-67. CLB_LCL_MUX_SEL_1 Register.....	1639
Figure 8-68. CLB_LCL_MUX_SEL_2 Register.....	1640
Figure 8-69. CLB_BUF_PTR Register.....	1641
Figure 8-70. CLB_GP_REG Register.....	1642
Figure 8-71. CLB_OUT_EN Register.....	1644
Figure 8-72. CLB_GLBL_MUX_SEL_1 Register.....	1645
Figure 8-73. CLB_GLBL_MUX_SEL_2 Register.....	1646
Figure 8-74. CLB_PRESCALE_CTRL Register.....	1647
Figure 8-75. CLB_INTR_TAG_REG Register.....	1648
Figure 8-76. CLB_LOCK Register.....	1649
Figure 8-77. CLB_HLC_INSTR_READ_PTR Register.....	1650
Figure 8-78. CLB_HLC_INSTR_VALUE Register.....	1651

Figure 8-79. CLB_DBG_OUT_2 Register.....	1652
Figure 8-80. CLB_DBG_R0 Register.....	1653
Figure 8-81. CLB_DBG_R1 Register.....	1654
Figure 8-82. CLB_DBG_R2 Register.....	1655
Figure 8-83. CLB_DBG_R3 Register.....	1656
Figure 8-84. CLB_DBG_C0 Register.....	1657
Figure 8-85. CLB_DBG_C1 Register.....	1658
Figure 8-86. CLB_DBG_C2 Register.....	1659
Figure 8-87. CLB_DBG_OUT Register.....	1660
Figure 8-88. CLB_PUSH Register.....	1663
Figure 8-89. CLB_PULL Register.....	1664
Figure 9-1. DCC Module Overview.....	1669
Figure 9-2. DCC Operation.....	1670
Figure 9-3. Counter Relationship.....	1674
Figure 9-4. Clock1 Slower Than Clock0 - Results in an Error and Stops Counting.....	1674
Figure 9-5. Clock1 Faster Than Clock0 - Results in an Error and Stops Counting.....	1675
Figure 9-6. Clock1 Not Present - Results in an Error and Stops Counting.....	1675
Figure 9-7. Clock0 Not Present - Results in an Error and Stops Counting.....	1676
Figure 9-8. DCCGCTRL Register.....	1680
Figure 9-9. DCCCNTSEED0 Register.....	1681
Figure 9-10. DCCVALIDSEED0 Register.....	1682
Figure 9-11. DCCCNTSEED1 Register.....	1683
Figure 9-12. DCCSTATUS Register.....	1684
Figure 9-13. DCCCNT0 Register.....	1685
Figure 9-14. DCCVALID0 Register.....	1686
Figure 9-15. DCCCNT1 Register.....	1687
Figure 9-16. DCCCLKSRC1 Register.....	1688
Figure 9-17. DCCCLKSRC0 Register.....	1690
Figure 10-1. DMA Block Diagram.....	1694
Figure 10-2. DMA Trigger Architecture.....	1696
Figure 10-3. Peripheral Interrupt Trigger Input Diagram.....	1697
Figure 10-4. DMA State Diagram.....	1706
Figure 10-5. 3-Stage Pipeline DMA Transfer.....	1707
Figure 10-6. 3-stage Pipeline with One Read Stall.....	1707
Figure 10-7. Overrun Detection Logic.....	1710
Figure 10-8. DMACTRL Register.....	1714
Figure 10-9. DEBUGCTRL Register.....	1715
Figure 10-10. PRIORITYCTRL1 Register.....	1716
Figure 10-11. PRIORITYSTAT Register.....	1717
Figure 10-12. MODE Register.....	1719
Figure 10-13. CONTROL Register.....	1721
Figure 10-14. BURST_SIZE Register.....	1723
Figure 10-15. BURST_COUNT Register.....	1724
Figure 10-16. SRC_BURST_STEP Register.....	1725
Figure 10-17. DST_BURST_STEP Register.....	1726
Figure 10-18. TRANSFER_SIZE Register.....	1727
Figure 10-19. TRANSFER_COUNT Register.....	1728
Figure 10-20. SRC_TRANSFER_STEP Register.....	1729
Figure 10-21. DST_TRANSFER_STEP Register.....	1730
Figure 10-22. SRC_WRAP_SIZE Register.....	1731
Figure 10-23. SRC_WRAP_COUNT Register.....	1732
Figure 10-24. SRC_WRAP_STEP Register.....	1733
Figure 10-25. DST_WRAP_SIZE Register.....	1734
Figure 10-26. DST_WRAP_COUNT Register.....	1735
Figure 10-27. DST_WRAP_STEP Register.....	1736
Figure 10-28. SRC_BEG_ADDR_SHADOW Register.....	1737
Figure 10-29. SRC_ADDR_SHADOW Register.....	1738
Figure 10-30. SRC_BEG_ADDR_ACTIVE Register.....	1739
Figure 10-31. SRC_ADDR_ACTIVE Register.....	1740
Figure 10-32. DST_BEG_ADDR_SHADOW Register.....	1741
Figure 10-33. DST_ADDR_SHADOW Register.....	1742

Figure 10-34. DST_BEG_ADDR_ACTIVE Register.....	1743
Figure 10-35. DST_ADDR_ACTIVE Register.....	1744
Figure 10-36. CLA1TASKSRCSELLOCK Register.....	1746
Figure 10-37. DMACHSRCSELLOCK Register.....	1747
Figure 10-38. CLA1TASKSRCSEL1 Register.....	1748
Figure 10-39. CLA1TASKSRCSEL2 Register.....	1749
Figure 10-40. DMACHSRCSEL1 Register.....	1750
Figure 10-41. DMACHSRCSEL2 Register.....	1751
Figure 11-1. EMIF Module Overview.....	1755
Figure 11-2. EMIF Functional Block Diagram.....	1757
Figure 11-3. Timing Waveform of SDRAM PRE Command.....	1761
Figure 11-4. EMIF to 2M × 16 × 4 Bank SDRAM Interface.....	1762
Figure 11-5. EMIF to 512K × 16 × 2 Bank SDRAM Interface.....	1762
Figure 11-6. Timing Waveform for Basic SDRAM Read Operation.....	1770
Figure 11-7. Timing Waveform for Basic SDRAM Write Operation.....	1771
Figure 11-8. EMIF Asynchronous Interface.....	1773
Figure 11-9. EMIF to 8-bit/16-bit Memory Interface.....	1774
Figure 11-10. Common Asynchronous Interface.....	1774
Figure 11-11. Timing Waveform of an Asynchronous Read Cycle in Normal Mode.....	1778
Figure 11-12. Timing Waveform of an Asynchronous Write Cycle in Normal Mode.....	1780
Figure 11-13. Timing Waveform of an Asynchronous Read Cycle in Select Strobe Mode.....	1782
Figure 11-14. Timing Waveform of an Asynchronous Write Cycle in Select Strobe Mode.....	1784
Figure 11-15. Example Configuration Interface.....	1789
Figure 11-16. SDRAM Timing Register (SDRAM_TR).....	1790
Figure 11-17. SDRAM Self Refresh Exit Timing Register (SDR_EXT_TMNG).....	1791
Figure 11-18. SDRAM Refresh Control Register (SDRAM_RCR).....	1791
Figure 11-19. SDRAM Configuration Register (SDRAM_CR).....	1792
Figure 11-20. LH28F800BJE-PTTL90 to EMIF Read Timing Waveforms.....	1793
Figure 11-21. LH28F800BJE-PTTL90 to EMIF Write Timing Waveforms.....	1794
Figure 11-22. Asynchronous <i>m</i> Configuration Register ( <i>m</i> = 1, 2) (ASYNC_CS <i>n</i> _CR( <i>n</i> = 2, 3)).....	1796
Figure 11-23. RCSR Register.....	1801
Figure 11-24. ASYNC_WCCR Register.....	1802
Figure 11-25. SDRAM_CR Register.....	1803
Figure 11-26. SDRAM_RCR Register.....	1805
Figure 11-27. ASYNC_CS2_CR Register.....	1806
Figure 11-28. ASYNC_CS3_CR Register.....	1808
Figure 11-29. ASYNC_CS4_CR Register.....	1810
Figure 11-30. SDRAM_TR Register.....	1812
Figure 11-31. TOTAL_SDRAM_AR Register.....	1813
Figure 11-32. TOTAL_SDRAM_ACTR Register.....	1814
Figure 11-33. SDR_EXT_TMNG Register.....	1815
Figure 11-34. INT_RAW Register.....	1816
Figure 11-35. INT_MSK Register.....	1817
Figure 11-36. INT_MSK_SET Register.....	1818
Figure 11-37. INT_MSK_CLR Register.....	1819
Figure 11-38. EMIF1LOCK Register.....	1821
Figure 11-39. EMIF1COMMIT Register.....	1822
Figure 11-40. EMIF1MSEL Register.....	1823
Figure 11-41. EMIF1ACCPROT0 Register.....	1824
Figure 12-1. Flash Interface Block Diagram.....	1829
Figure 12-2. Flash Prefetch Mode.....	1831
Figure 12-3. ECC Logic Inputs and Outputs.....	1835
Figure 12-4. Testing ECC Logic.....	1838
Figure 12-5. FRDCNTL Register.....	1843
Figure 12-6. FLPROT Register.....	1844
Figure 12-7. FRD_INTF_CTRL Register.....	1845
Figure 12-8. ECC_ENABLE Register.....	1847
Figure 12-9. FECC_CTRL Register.....	1848
Figure 13-1. ERAD Overview.....	1851
Figure 13-2. EBC Units Event Masking.....	1853
Figure 13-3. System Event Counter Inputs.....	1855

Figure 13-4. Event Masking and Exporting for CRC Qualifiers.....	1864
Figure 13-5. PC Trace Operation.....	1866
Figure 13-6. PC Trace Block Diagram.....	1867
Figure 13-7. Trace Qualifier Input Conditioning Circuit.....	1869
Figure 13-8. GLBL_EVENT_STAT Register.....	1881
Figure 13-9. GLBL_HALT_STAT Register.....	1883
Figure 13-10. GLBL_ENABLE Register.....	1885
Figure 13-11. GLBL_CTM_RESET Register.....	1887
Figure 13-12. GLBL_NMI_CTL Register.....	1888
Figure 13-13. GLBL_OWNER Register.....	1890
Figure 13-14. GLBL_EVENT_AND_MASK Register.....	1891
Figure 13-15. GLBL_EVENT_OR_MASK Register.....	1896
Figure 13-16. GLBL_AND_EVENT_INT_MASK Register.....	1901
Figure 13-17. GLBL_OR_EVENT_INT_MASK Register.....	1902
Figure 13-18. HWBP_MASK Register.....	1904
Figure 13-19. HWBP_REF Register.....	1905
Figure 13-20. HWBP_CLEAR Register.....	1906
Figure 13-21. HWBP_CNTL Register.....	1907
Figure 13-22. HWBP_STATUS Register.....	1909
Figure 13-23. CTM_CNTL Register.....	1911
Figure 13-24. CTM_STATUS Register.....	1913
Figure 13-25. CTM_REF Register.....	1914
Figure 13-26. CTM_COUNT Register.....	1915
Figure 13-27. CTM_MAX_COUNT Register.....	1916
Figure 13-28. CTM_INPUT_SEL Register.....	1917
Figure 13-29. CTM_CLEAR Register.....	1918
Figure 13-30. CTM_INPUT_SEL_2 Register.....	1919
Figure 13-31. CTM_INPUT_COND Register.....	1920
Figure 13-32. CRC_GLOBAL_CTRL Register.....	1922
Figure 13-33. CRC_CURRENT Register.....	1925
Figure 13-34. CRC_SEED Register.....	1926
Figure 13-35. CRC_QUALIFIER Register.....	1927
Figure 13-36. PCTRACE_GLOBAL Register.....	1929
Figure 13-37. PCTRACE_BUFFER Register.....	1930
Figure 13-38. PCTRACE_QUAL1 Register.....	1931
Figure 13-39. PCTRACE_QUAL2 Register.....	1932
Figure 13-40. PCTRACE_LOGPC_SOFTENABLE Register.....	1933
Figure 13-41. PCTRACE_LOGPC_SOFTDISABLE Register.....	1934
Figure 13-42. PCTRACE_BUFFER_BASE_y Register.....	1936
Figure 14-1. GPIO Logic for a Single Pin.....	1941
Figure 14-2. Analog Subsystem Block Diagram with AGPIO Implementation.....	1944
Figure 14-3. Input Qualification Using a Sampling Window.....	1947
Figure 14-4. Input Qualifier Clock Cycles.....	1949
Figure 14-5. GPMUX Register.....	1969
Figure 14-6. GPAQSEL1 Register.....	1970
Figure 14-7. GPAQSEL2 Register.....	1973
Figure 14-8. GPAMUX1 Register.....	1976
Figure 14-9. GPAMUX2 Register.....	1978
Figure 14-10. GPADIR Register.....	1980
Figure 14-11. GPAPUD Register.....	1982
Figure 14-12. GPAINV Register.....	1984
Figure 14-13. GPAODR Register.....	1986
Figure 14-14. GPAGMUX1 Register.....	1988
Figure 14-15. GPAGMUX2 Register.....	1990
Figure 14-16. GPACSEL1 Register.....	1992
Figure 14-17. GPACSEL2 Register.....	1993
Figure 14-18. GPACSEL3 Register.....	1994
Figure 14-19. GPACSEL4 Register.....	1995
Figure 14-20. GPALOCK Register.....	1996
Figure 14-21. GPACR Register.....	1998
Figure 14-22. GPBCTRL Register.....	2000



Figure 14-23. GPBQSEL1 Register.....	2001
Figure 14-24. GPBQSEL2 Register.....	2004
Figure 14-25. GPBMUX1 Register.....	2007
Figure 14-26. GPBMUX2 Register.....	2009
Figure 14-27. GPBDIR Register.....	2011
Figure 14-28. GPBPUD Register.....	2013
Figure 14-29. GPBINV Register.....	2015
Figure 14-30. GPBODR Register.....	2017
Figure 14-31. GPBAMSEL Register.....	2019
Figure 14-32. GPBGMUX1 Register.....	2021
Figure 14-33. GPBGMUX2 Register.....	2023
Figure 14-34. GPBCSEL1 Register.....	2025
Figure 14-35. GPBCSEL2 Register.....	2026
Figure 14-36. GPBCSEL3 Register.....	2027
Figure 14-37. GPBCSEL4 Register.....	2028
Figure 14-38. GPBLOCK Register.....	2029
Figure 14-39. GPBCR Register.....	2031
Figure 14-40. GPCCTRL Register.....	2033
Figure 14-41. GPCQSEL1 Register.....	2034
Figure 14-42. GPCQSEL2 Register.....	2037
Figure 14-43. GPCMUX1 Register.....	2040
Figure 14-44. GPCMUX2 Register.....	2042
Figure 14-45. GPCDIR Register.....	2044
Figure 14-46. GPCPUD Register.....	2046
Figure 14-47. GPCINV Register.....	2048
Figure 14-48. GPCODR Register.....	2050
Figure 14-49. GPCGMUX1 Register.....	2052
Figure 14-50. GPCGMUX2 Register.....	2054
Figure 14-51. GPCCSEL1 Register.....	2056
Figure 14-52. GPCCSEL2 Register.....	2057
Figure 14-53. GPCCSEL3 Register.....	2058
Figure 14-54. GPCCSEL4 Register.....	2059
Figure 14-55. GPCLOCK Register.....	2060
Figure 14-56. GPCCR Register.....	2062
Figure 14-57. GPDCTRL Register.....	2064
Figure 14-58. GPDQSEL1 Register.....	2065
Figure 14-59. GPDQSEL2 Register.....	2068
Figure 14-60. GPDMUX1 Register.....	2070
Figure 14-61. GPDMUX2 Register.....	2072
Figure 14-62. GPDDIR Register.....	2074
Figure 14-63. GPDPUUD Register.....	2076
Figure 14-64. GPDINV Register.....	2078
Figure 14-65. GPDODR Register.....	2080
Figure 14-66. GPDGMUX1 Register.....	2082
Figure 14-67. GPDGMUX2 Register.....	2084
Figure 14-68. GPDCSEL1 Register.....	2086
Figure 14-69. GPDCSEL2 Register.....	2087
Figure 14-70. GPDCSEL3 Register.....	2088
Figure 14-71. GPDCSEL4 Register.....	2089
Figure 14-72. GPDLOCK Register.....	2090
Figure 14-73. GPDCR Register.....	2092
Figure 14-74. GPECTRL Register.....	2094
Figure 14-75. GPEQSEL1 Register.....	2095
Figure 14-76. GPEQSEL2 Register.....	2097
Figure 14-77. GPEMUX1 Register.....	2100
Figure 14-78. GPEMUX2 Register.....	2102
Figure 14-79. GPEDIR Register.....	2104
Figure 14-80. GPEPUD Register.....	2106
Figure 14-81. GPEINV Register.....	2108
Figure 14-82. GPEODR Register.....	2110
Figure 14-83. GPEGMUX1 Register.....	2112



Figure 14-84. GPEGMUX2 Register.....	2114
Figure 14-85. GPECSEL1 Register.....	2116
Figure 14-86. GPECSEL2 Register.....	2117
Figure 14-87. GPECSEL3 Register.....	2118
Figure 14-88. GPECSEL4 Register.....	2119
Figure 14-89. GPELOCK Register.....	2120
Figure 14-90. GPECR Register.....	2122
Figure 14-91. GPFCTRL Register.....	2124
Figure 14-92. GPFQSEL1 Register.....	2125
Figure 14-93. GPFQSEL2 Register.....	2127
Figure 14-94. GPFMUX1 Register.....	2128
Figure 14-95. GPFMUX2 Register.....	2130
Figure 14-96. GPFDIR Register.....	2131
Figure 14-97. GPFPU D Register.....	2133
Figure 14-98. GPFINV Register.....	2135
Figure 14-99. GPFODR Register.....	2137
Figure 14-100. GPFGMUX1 Register.....	2139
Figure 14-101. GPFGMUX2 Register.....	2141
Figure 14-102. GPFCESEL1 Register.....	2142
Figure 14-103. GPFCESEL2 Register.....	2143
Figure 14-104. GPFCESEL3 Register.....	2144
Figure 14-105. GPFCESEL4 Register.....	2145
Figure 14-106. GPFLOCK Register.....	2146
Figure 14-107. GPF CR Register.....	2148
Figure 14-108. GPGCTRL Register.....	2150
Figure 14-109. GPGQSEL1 Register.....	2151
Figure 14-110. GPGQSEL2 Register.....	2153
Figure 14-111. GPGMUX1 Register.....	2156
Figure 14-112. GPGMUX2 Register.....	2158
Figure 14-113. GPGDIR Register.....	2160
Figure 14-114. GPGPU D Register.....	2162
Figure 14-115. GPGINV Register.....	2164
Figure 14-116. GPGODR Register.....	2166
Figure 14-117. GPGAMSEL Register.....	2168
Figure 14-118. GPGGMUX1 Register.....	2170
Figure 14-119. GPGGMUX2 Register.....	2172
Figure 14-120. GPGCESEL1 Register.....	2174
Figure 14-121. GPGCESEL2 Register.....	2175
Figure 14-122. GPGCESEL3 Register.....	2176
Figure 14-123. GPGCESEL4 Register.....	2177
Figure 14-124. GPGLOCK Register.....	2178
Figure 14-125. GPGCR Register.....	2180
Figure 14-126. GPHCTRL Register.....	2182
Figure 14-127. GPHQSEL1 Register.....	2183
Figure 14-128. GPHQSEL2 Register.....	2185
Figure 14-129. GPHMUX1 Register.....	2187
Figure 14-130. GPHMUX2 Register.....	2189
Figure 14-131. GPHDIR Register.....	2190
Figure 14-132. GPHPU D Register.....	2192
Figure 14-133. GPHINV Register.....	2196
Figure 14-134. GPHODR Register.....	2199
Figure 14-135. GPHAMSEL Register.....	2201
Figure 14-136. GPHGMUX1 Register.....	2206
Figure 14-137. GPHGMUX2 Register.....	2208
Figure 14-138. GPHCESEL1 Register.....	2209
Figure 14-139. GPHCESEL2 Register.....	2210
Figure 14-140. GPHCESEL3 Register.....	2211
Figure 14-141. GPHCESEL4 Register.....	2212
Figure 14-142. GPHLOCK Register.....	2213
Figure 14-143. GPHCR Register.....	2217
Figure 14-144. GPADAT Register.....	2222

Figure 14-145. GPASET Register.....	2224
Figure 14-146. GPACLEAR Register.....	2226
Figure 14-147. GPATOGGLE Register.....	2228
Figure 14-148. GPBDAT Register.....	2230
Figure 14-149. GPBSET Register.....	2232
Figure 14-150. GPBCLEAR Register.....	2234
Figure 14-151. GPBTOGGLE Register.....	2236
Figure 14-152. GPCDAT Register.....	2238
Figure 14-153. GPCSET Register.....	2240
Figure 14-154. GPCCLEAR Register.....	2242
Figure 14-155. GPCTOGGLE Register.....	2244
Figure 14-156. GPDDAT Register.....	2246
Figure 14-157. GPDSET Register.....	2248
Figure 14-158. GPDCLEAR Register.....	2250
Figure 14-159. GPDTOGGLE Register.....	2252
Figure 14-160. GPEDAT Register.....	2254
Figure 14-161. GPESET Register.....	2256
Figure 14-162. GPECLEAR Register.....	2258
Figure 14-163. GPETOGGLE Register.....	2260
Figure 14-164. GPFDAT Register.....	2262
Figure 14-165. GPFSET Register.....	2264
Figure 14-166. GPFCLEAR Register.....	2266
Figure 14-167. GPFTOGGLE Register.....	2268
Figure 14-168. GPGDAT Register.....	2270
Figure 14-169. GPGSET Register.....	2272
Figure 14-170. GPGCLEAR Register.....	2274
Figure 14-171. GPGTOGGLE Register.....	2276
Figure 14-172. GPHDAT Register.....	2278
Figure 14-173. GPHSET Register.....	2283
Figure 14-174. GPHCLEAR Register.....	2285
Figure 14-175. GPHTOGGLE Register.....	2287
Figure 14-176. GPADAT_R Register.....	2290
Figure 14-177. GPBDAT_R Register.....	2291
Figure 14-178. GPCDAT_R Register.....	2292
Figure 14-179. GPDDAT_R Register.....	2293
Figure 14-180. GPEDAT_R Register.....	2294
Figure 14-181. GPFDAT_R Register.....	2295
Figure 14-182. GPGDAT_R Register.....	2296
Figure 14-183. GPHDAT_R Register.....	2297
Figure 15-1. IPC Module Architecture.....	2307
Figure 15-2. CPU1TOCPU2IPCACK Register.....	2313
Figure 15-3. CPU2TOCPU1IPCSTS Register.....	2315
Figure 15-4. CPU1TOCPU2IPCSET Register.....	2320
Figure 15-5. CPU1TOCPU2IPCCLR Register.....	2324
Figure 15-6. CPU1TOCPU2IPCFLG Register.....	2328
Figure 15-7. IPCCOUNTERL Register.....	2332
Figure 15-8. IPCCOUNTERH Register.....	2333
Figure 15-9. CPU1TOCPU2IPCSENDCOM Register.....	2334
Figure 15-10. CPU1TOCPU2IPCSENDADDR Register.....	2335
Figure 15-11. CPU1TOCPU2IPCSENDATA Register.....	2336
Figure 15-12. CPU2TOCPU1IPCREPLY Register.....	2337
Figure 15-13. CPU2TOCPU1IPCRECVCOM Register.....	2338
Figure 15-14. CPU2TOCPU1IPCRECVADDR Register.....	2339
Figure 15-15. CPU2TOCPU1IPCRECVDATA Register.....	2340
Figure 15-16. CPU1TOCPU2IPCREPLY Register.....	2341
Figure 15-17. CPU2TOCPU1IPCBOOTSTS Register.....	2342
Figure 15-18. CPU1TOCPU2IPCBOOTMODE Register.....	2343
Figure 15-19. FLASHCTLSEM Register.....	2344
Figure 15-20. CPU2TOCPU1IPCACK Register.....	2346
Figure 15-21. CPU1TOCPU2IPCSTS Register.....	2348
Figure 15-22. CPU2TOCPU1IPCSET Register.....	2353

Figure 15-23. CPU2TOCPU1IPCCLR Register.....	2357
Figure 15-24. CPU2TOCPU1IPCFLG Register.....	2361
Figure 15-25. IPCCOUNTERL Register.....	2365
Figure 15-26. IPCCOUNTERH Register.....	2366
Figure 15-27. CPU1TOCPU2IPCRECVCOM Register.....	2367
Figure 15-28. CPU1TOCPU2IPCRECVADDR Register.....	2368
Figure 15-29. CPU1TOCPU2IPCRECVDATA Register.....	2369
Figure 15-30. CPU2TOCPU1IPCREPLY Register.....	2370
Figure 15-31. CPU2TOCPU1IPCSENDCOM Register.....	2371
Figure 15-32. CPU2TOCPU1IPCSENDADDR Register.....	2372
Figure 15-33. CPU2TOCPU1IPCSENDATA Register.....	2373
Figure 15-34. CPU1TOCPU2IPCREPLY Register.....	2374
Figure 15-35. CPU2TOCPU1IPCBOOTSTS Register.....	2375
Figure 15-36. CPU1TOCPU2IPCBOOTMODE Register.....	2376
Figure 15-37. FLASHCTLSEM Register.....	2377
Figure 16-1. Input X-BAR.....	2382
Figure 16-2. MINDB and ICL X-BAR.....	2385
Figure 16-3. ePWM X-BAR Architecture - Single Output.....	2388
Figure 16-4. CLB X-BAR Architecture - Single Output.....	2391
Figure 16-5. GPIO to CLB Tile Connections.....	2392
Figure 16-6. GPIO Output X-BAR Architecture.....	2394
Figure 16-7. X-BAR Input Sources.....	2399
Figure 16-8. OUT1MUX0TO15CFG Register.....	2403
Figure 16-9. OUT1MUX16TO31CFG Register.....	2406
Figure 16-10. OUT1MUX32TO47CFG Register.....	2409
Figure 16-11. OUT1MUX48TO63CFG Register.....	2412
Figure 16-12. OUT2MUX0TO15CFG Register.....	2415
Figure 16-13. OUT2MUX16TO31CFG Register.....	2418
Figure 16-14. OUT2MUX32TO47CFG Register.....	2421
Figure 16-15. OUT2MUX48TO63CFG Register.....	2424
Figure 16-16. OUT3MUX0TO15CFG Register.....	2427
Figure 16-17. OUT3MUX16TO31CFG Register.....	2430
Figure 16-18. OUT3MUX32TO47CFG Register.....	2433
Figure 16-19. OUT3MUX48TO63CFG Register.....	2436
Figure 16-20. OUT4MUX0TO15CFG Register.....	2439
Figure 16-21. OUT4MUX16TO31CFG Register.....	2442
Figure 16-22. OUT4MUX32TO47CFG Register.....	2445
Figure 16-23. OUT4MUX48TO63CFG Register.....	2448
Figure 16-24. OUT5MUX0TO15CFG Register.....	2451
Figure 16-25. OUT5MUX16TO31CFG Register.....	2454
Figure 16-26. OUT5MUX32TO47CFG Register.....	2457
Figure 16-27. OUT5MUX48TO63CFG Register.....	2460
Figure 16-28. OUT6MUX0TO15CFG Register.....	2463
Figure 16-29. OUT6MUX16TO31CFG Register.....	2466
Figure 16-30. OUT6MUX32TO47CFG Register.....	2469
Figure 16-31. OUT6MUX48TO63CFG Register.....	2472
Figure 16-32. OUT7MUX0TO15CFG Register.....	2475
Figure 16-33. OUT7MUX16TO31CFG Register.....	2478
Figure 16-34. OUT7MUX32TO47CFG Register.....	2481
Figure 16-35. OUT7MUX48TO63CFG Register.....	2484
Figure 16-36. OUT8MUX0TO15CFG Register.....	2487
Figure 16-37. OUT8MUX16TO31CFG Register.....	2490
Figure 16-38. OUT8MUX32TO47CFG Register.....	2493
Figure 16-39. OUT8MUX48TO63CFG Register.....	2496
Figure 16-40. OUT1MUXENABLE Register.....	2499
Figure 16-41. OUT1MUXENABLE32TO64 Register.....	2504
Figure 16-42. OUT2MUXENABLE Register.....	2509
Figure 16-43. OUT2MUXENABLE32TO64 Register.....	2514
Figure 16-44. OUT3MUXENABLE Register.....	2519
Figure 16-45. OUT3MUXENABLE32TO64 Register.....	2524
Figure 16-46. OUT4MUXENABLE Register.....	2529

Figure 16-47. OUT4MUXENABLE32TO64 Register.....	2534
Figure 16-48. OUT5MUXENABLE Register.....	2539
Figure 16-49. OUT5MUXENABLE32TO64 Register.....	2544
Figure 16-50. OUT6MUXENABLE Register.....	2549
Figure 16-51. OUT6MUXENABLE32TO64 Register.....	2554
Figure 16-52. OUT7MUXENABLE Register.....	2559
Figure 16-53. OUT7MUXENABLE32TO64 Register.....	2564
Figure 16-54. OUT8MUXENABLE Register.....	2569
Figure 16-55. OUT8MUXENABLE32TO64 Register.....	2574
Figure 16-56. TRIPOUTINV Register.....	2579
Figure 16-57. TRIPLOCK Register.....	2581
Figure 16-58. INPUT1SELECT Register.....	2583
Figure 16-59. INPUT2SELECT Register.....	2584
Figure 16-60. INPUT3SELECT Register.....	2585
Figure 16-61. INPUT4SELECT Register.....	2586
Figure 16-62. INPUT5SELECT Register.....	2587
Figure 16-63. INPUT6SELECT Register.....	2588
Figure 16-64. INPUT7SELECT Register.....	2589
Figure 16-65. INPUT8SELECT Register.....	2590
Figure 16-66. INPUT9SELECT Register.....	2591
Figure 16-67. INPUT10SELECT Register.....	2592
Figure 16-68. INPUT11SELECT Register.....	2593
Figure 16-69. INPUT12SELECT Register.....	2594
Figure 16-70. INPUT13SELECT Register.....	2595
Figure 16-71. INPUT14SELECT Register.....	2596
Figure 16-72. INPUT15SELECT Register.....	2597
Figure 16-73. INPUT16SELECT Register.....	2598
Figure 16-74. INPUTSELECTLOCK Register.....	2599
Figure 16-75. XBARFLG1 Register.....	2603
Figure 16-76. XBARFLG2 Register.....	2608
Figure 16-77. XBARFLG3 Register.....	2613
Figure 16-78. XBARFLG4 Register.....	2617
Figure 16-79. XBARFLG5 Register.....	2621
Figure 16-80. XBARFLG6 Register.....	2625
Figure 16-81. XBARFLG7 Register.....	2629
Figure 16-82. XBARFLG8 Register.....	2633
Figure 16-83. XBARFLG9 Register.....	2638
Figure 16-84. XBARFLG10 Register.....	2640
Figure 16-85. XBARFLG11 Register.....	2645
Figure 16-86. XBARFLG12 Register.....	2647
Figure 16-87. XBARFLG13 Register.....	2652
Figure 16-88. XBARFLG14 Register.....	2657
Figure 16-89. XBARFLG15 Register.....	2662
Figure 16-90. XBARFLG16 Register.....	2667
Figure 16-91. XBARCLR1 Register.....	2670
Figure 16-92. XBARCLR2 Register.....	2673
Figure 16-93. XBARCLR3 Register.....	2676
Figure 16-94. XBARCLR4 Register.....	2679
Figure 16-95. XBARCLR5 Register.....	2682
Figure 16-96. XBARCLR6 Register.....	2684
Figure 16-97. XBARCLR7 Register.....	2687
Figure 16-98. XBARCLR8 Register.....	2690
Figure 16-99. XBARCLR9 Register.....	2693
Figure 16-100. XBARCLR10 Register.....	2695
Figure 16-101. XBARCLR11 Register.....	2698
Figure 16-102. XBARCLR12 Register.....	2700
Figure 16-103. XBARCLR13 Register.....	2703
Figure 16-104. XBARCLR14 Register.....	2706
Figure 16-105. XBARCLR15 Register.....	2709
Figure 16-106. XBARCLR16 Register.....	2714
Figure 16-107. MDL1SELECT Register.....	2718

Figure 16-108. MDL2SELECT Register.....	2719
Figure 16-109. MDL3SELECT Register.....	2720
Figure 16-110. MDL4SELECT Register.....	2721
Figure 16-111. MDL5SELECT Register.....	2722
Figure 16-112. MDL6SELECT Register.....	2723
Figure 16-113. MDL7SELECT Register.....	2724
Figure 16-114. MDL8SELECT Register.....	2725
Figure 16-115. MDL9SELECT Register.....	2726
Figure 16-116. MDL10SELECT Register.....	2727
Figure 16-117. MDL11SELECT Register.....	2728
Figure 16-118. MDL12SELECT Register.....	2729
Figure 16-119. MDL13SELECT Register.....	2730
Figure 16-120. MDL14SELECT Register.....	2731
Figure 16-121. MDL15SELECT Register.....	2732
Figure 16-122. MDL16SELECT Register.....	2733
Figure 16-123. INPUTSELECTLOCK Register.....	2734
Figure 16-124. ICL1SELECT Register.....	2737
Figure 16-125. ICL2SELECT Register.....	2738
Figure 16-126. ICL3SELECT Register.....	2739
Figure 16-127. ICL4SELECT Register.....	2740
Figure 16-128. ICL5SELECT Register.....	2741
Figure 16-129. ICL6SELECT Register.....	2742
Figure 16-130. ICL7SELECT Register.....	2743
Figure 16-131. ICL8SELECT Register.....	2744
Figure 16-132. ICL9SELECT Register.....	2745
Figure 16-133. ICL10SELECT Register.....	2746
Figure 16-134. ICL11SELECT Register.....	2747
Figure 16-135. ICL12SELECT Register.....	2748
Figure 16-136. ICL13SELECT Register.....	2749
Figure 16-137. ICL14SELECT Register.....	2750
Figure 16-138. ICL15SELECT Register.....	2751
Figure 16-139. ICL16SELECT Register.....	2752
Figure 16-140. INPUTSELECTLOCK Register.....	2753
Figure 16-141. AUXSIG0MUX0TO15CFG Register.....	2757
Figure 16-142. AUXSIG0MUX16TO31CFG Register.....	2760
Figure 16-143. AUXSIG1MUX0TO15CFG Register.....	2763
Figure 16-144. AUXSIG1MUX16TO31CFG Register.....	2766
Figure 16-145. AUXSIG2MUX0TO15CFG Register.....	2769
Figure 16-146. AUXSIG2MUX16TO31CFG Register.....	2772
Figure 16-147. AUXSIG3MUX0TO15CFG Register.....	2775
Figure 16-148. AUXSIG3MUX16TO31CFG Register.....	2778
Figure 16-149. AUXSIG4MUX0TO15CFG Register.....	2781
Figure 16-150. AUXSIG4MUX16TO31CFG Register.....	2784
Figure 16-151. AUXSIG5MUX0TO15CFG Register.....	2787
Figure 16-152. AUXSIG5MUX16TO31CFG Register.....	2790
Figure 16-153. AUXSIG6MUX0TO15CFG Register.....	2793
Figure 16-154. AUXSIG6MUX16TO31CFG Register.....	2796
Figure 16-155. AUXSIG7MUX0TO15CFG Register.....	2799
Figure 16-156. AUXSIG7MUX16TO31CFG Register.....	2802
Figure 16-157. AUXSIG0MUXENABLE Register.....	2805
Figure 16-158. AUXSIG1MUXENABLE Register.....	2810
Figure 16-159. AUXSIG2MUXENABLE Register.....	2815
Figure 16-160. AUXSIG3MUXENABLE Register.....	2820
Figure 16-161. AUXSIG4MUXENABLE Register.....	2825
Figure 16-162. AUXSIG5MUXENABLE Register.....	2830
Figure 16-163. AUXSIG6MUXENABLE Register.....	2835
Figure 16-164. AUXSIG7MUXENABLE Register.....	2840
Figure 16-165. AUXSIGOUTINV Register.....	2845
Figure 16-166. AUXSIGLOCK Register.....	2847
Figure 16-167. OUTPUT1MUX0TO15CFG Register.....	2850
Figure 16-168. OUTPUT1MUX16TO31CFG Register.....	2853



Figure 16-169. OUTPUT1MUX32TO47CFG Register.....	2856
Figure 16-170. OUTPUT1MUX48TO63CFG Register.....	2859
Figure 16-171. OUTPUT2MUX0TO15CFG Register.....	2862
Figure 16-172. OUTPUT2MUX16TO31CFG Register.....	2865
Figure 16-173. OUTPUT2MUX32TO47CFG Register.....	2868
Figure 16-174. OUTPUT2MUX48TO63CFG Register.....	2871
Figure 16-175. OUTPUT3MUX0TO15CFG Register.....	2874
Figure 16-176. OUTPUT3MUX16TO31CFG Register.....	2877
Figure 16-177. OUTPUT3MUX32TO47CFG Register.....	2880
Figure 16-178. OUTPUT3MUX48TO63CFG Register.....	2883
Figure 16-179. OUTPUT4MUX0TO15CFG Register.....	2886
Figure 16-180. OUTPUT4MUX16TO31CFG Register.....	2889
Figure 16-181. OUTPUT4MUX32TO47CFG Register.....	2892
Figure 16-182. OUTPUT4MUX48TO63CFG Register.....	2895
Figure 16-183. OUTPUT5MUX0TO15CFG Register.....	2898
Figure 16-184. OUTPUT5MUX16TO31CFG Register.....	2901
Figure 16-185. OUTPUT5MUX32TO47CFG Register.....	2904
Figure 16-186. OUTPUT5MUX48TO63CFG Register.....	2907
Figure 16-187. OUTPUT6MUX0TO15CFG Register.....	2910
Figure 16-188. OUTPUT6MUX16TO31CFG Register.....	2913
Figure 16-189. OUTPUT6MUX32TO47CFG Register.....	2916
Figure 16-190. OUTPUT6MUX48TO63CFG Register.....	2919
Figure 16-191. OUTPUT7MUX0TO15CFG Register.....	2922
Figure 16-192. OUTPUT7MUX16TO31CFG Register.....	2925
Figure 16-193. OUTPUT7MUX32TO47CFG Register.....	2928
Figure 16-194. OUTPUT7MUX48TO63CFG Register.....	2931
Figure 16-195. OUTPUT8MUX0TO15CFG Register.....	2934
Figure 16-196. OUTPUT8MUX16TO31CFG Register.....	2937
Figure 16-197. OUTPUT8MUX32TO47CFG Register.....	2940
Figure 16-198. OUTPUT8MUX48TO63CFG Register.....	2943
Figure 16-199. OUTPUT1MUXENABLE Register.....	2946
Figure 16-200. OUTPUT1MUXENABLE32TO63 Register.....	2951
Figure 16-201. OUTPUT2MUXENABLE Register.....	2956
Figure 16-202. OUTPUT2MUXENABLE32TO63 Register.....	2961
Figure 16-203. OUTPUT3MUXENABLE Register.....	2966
Figure 16-204. OUTPUT3MUXENABLE32TO63 Register.....	2971
Figure 16-205. OUTPUT4MUXENABLE Register.....	2976
Figure 16-206. OUTPUT4MUXENABLE32TO63 Register.....	2981
Figure 16-207. OUTPUT5MUXENABLE Register.....	2986
Figure 16-208. OUTPUT5MUXENABLE32TO63 Register.....	2991
Figure 16-209. OUTPUT6MUXENABLE Register.....	2996
Figure 16-210. OUTPUT6MUXENABLE32TO63 Register.....	3001
Figure 16-211. OUTPUT7MUXENABLE Register.....	3006
Figure 16-212. OUTPUT7MUXENABLE32TO63 Register.....	3011
Figure 16-213. OUTPUT8MUXENABLE Register.....	3016
Figure 16-214. OUTPUT8MUXENABLE32TO63 Register.....	3021
Figure 16-215. OUTPUTLATCH Register.....	3026
Figure 16-216. OUTPUTLATCHCLR Register.....	3028
Figure 16-217. OUTPUTLATCHFRC Register.....	3030
Figure 16-218. OUTPUTLATCHENABLE Register.....	3032
Figure 16-219. OUTPUTINV Register.....	3034
Figure 16-220. OUTPUTLOCK Register.....	3036
Figure 16-221. OUTPUT1MUX0TO15CFG Register.....	3039
Figure 16-222. OUTPUT1MUX16TO31CFG Register.....	3042
Figure 16-223. OUTPUT2MUX0TO15CFG Register.....	3045
Figure 16-224. OUTPUT2MUX16TO31CFG Register.....	3048
Figure 16-225. OUTPUT3MUX0TO15CFG Register.....	3051
Figure 16-226. OUTPUT3MUX16TO31CFG Register.....	3054
Figure 16-227. OUTPUT4MUX0TO15CFG Register.....	3057
Figure 16-228. OUTPUT4MUX16TO31CFG Register.....	3060
Figure 16-229. OUTPUT5MUX0TO15CFG Register.....	3063

Figure 16-230. OUTPUT5MUX16TO31CFG Register.....	3066
Figure 16-231. OUTPUT6MUX0TO15CFG Register.....	3069
Figure 16-232. OUTPUT6MUX16TO31CFG Register.....	3072
Figure 16-233. OUTPUT7MUX0TO15CFG Register.....	3075
Figure 16-234. OUTPUT7MUX16TO31CFG Register.....	3078
Figure 16-235. OUTPUT8MUX0TO15CFG Register.....	3081
Figure 16-236. OUTPUT8MUX16TO31CFG Register.....	3084
Figure 16-237. OUTPUT1MUXENABLE Register.....	3087
Figure 16-238. OUTPUT2MUXENABLE Register.....	3092
Figure 16-239. OUTPUT3MUXENABLE Register.....	3097
Figure 16-240. OUTPUT4MUXENABLE Register.....	3102
Figure 16-241. OUTPUT5MUXENABLE Register.....	3107
Figure 16-242. OUTPUT6MUXENABLE Register.....	3112
Figure 16-243. OUTPUT7MUXENABLE Register.....	3117
Figure 16-244. OUTPUT8MUXENABLE Register.....	3122
Figure 16-245. OUTPUTLATCH Register.....	3127
Figure 16-246. OUTPUTLATCHCLR Register.....	3129
Figure 16-247. OUTPUTLATCHFRC Register.....	3131
Figure 16-248. OUTPUTLATCHENABLE Register.....	3133
Figure 16-249. OUTPUTINV Register.....	3135
Figure 16-250. OUTPUTLOCK Register.....	3137
Figure 17-1. Analog System Block Diagram (ADC A, ADC B, and ADC C).....	3151
Figure 17-2. CMPSS Input Connections.....	3152
Figure 17-3. Analog Subsystem Block Diagram with AGPIO Implementation.....	3158
Figure 17-4. INTERNALTESTCTL Register.....	3161
Figure 17-5. CONFIGLOCK Register.....	3163
Figure 17-6. TSNSELECT Register.....	3164
Figure 17-7. ANAREFCTL Register.....	3165
Figure 17-8. VMONCTL Register.....	3167
Figure 17-9. CMPHPMXSEL Register.....	3168
Figure 17-10. CMPLPMXSEL Register.....	3170
Figure 17-11. CMPHNMXSEL Register.....	3172
Figure 17-12. CMPLNMXSEL Register.....	3173
Figure 17-13. ADCDACLOOPBACK Register.....	3174
Figure 17-14. LOCK Register.....	3175
Figure 17-15. CMPHPMXSEL1 Register.....	3177
Figure 17-16. CMPLPMXSEL1 Register.....	3178
Figure 17-17. ADCSOCFRCGB Register.....	3179
Figure 17-18. ADCSOCFRCGBSEL Register.....	3181
Figure 17-19. AGPIOCTRLG Register.....	3182
Figure 17-20. AGPIOCTRLH Register.....	3185
Figure 17-21. GPIOINENACTRL Register.....	3188
Figure 18-1. ADC Module Block Diagram.....	3192
Figure 18-2. SOC Block Diagram.....	3198
Figure 18-3. ADC Trigger Repeater Block Diagram.....	3202
Figure 18-4. Oversampled ADC Trigger Example.....	3203
Figure 18-5. Undersampled ADC Trigger Example.....	3204
Figure 18-6. Oversampled ADC Trigger Example with Phase Delay.....	3205
Figure 18-7. ADC Trigger Example with Phase Delay.....	3205
Figure 18-8. ADC Interleaved Trigger Example (12 Samples Across 3 ADCs).....	3206
Figure 18-9. ADC Repeated Trigger Example with Sample Spread.....	3207
Figure 18-10. Trigger Repeater Repeat Logic.....	3210
Figure 18-11. Single-Ended Input Model.....	3211
Figure 18-12. Differential Input Model.....	3211
Figure 18-13. ADC with External Input Mux.....	3214
Figure 18-14. ADC with Multiple External Input Muxes and Shared Selection.....	3215
Figure 18-15. ADC External Channel Select Timing Example.....	3216
Figure 18-16. ADC External Channel Timing Example in Preselect Mode.....	3217
Figure 18-17. ADC External Channel Select Timing Example with Asynchronous Trigger.....	3218
Figure 18-18. ADC External Channel Timing Example in Preselect Mode with Asynchronous Trigger.....	3219
Figure 18-19. Round Robin Priority Example.....	3223



Figure 18-20. High Priority Example.....	3224
Figure 18-21. Burst Priority Example.....	3226
Figure 18-22. ADC EOC Interrupts.....	3227
Figure 18-23. ADC PPB Block Diagram.....	3230
Figure 18-24. ADC PPB Interrupt Event.....	3232
Figure 18-25. ADC PPB Limit Compare and Zero-Crossing Logic.....	3233
Figure 18-26. ADC Safety Checker Tile Diagram.....	3236
Figure 18-27. ADC Result Checker Interrupt Aggregation.....	3238
Figure 18-28. ADC Result Checker Event Aggregation.....	3239
Figure 18-29. Opens/Shorts Detection Circuit.....	3240
Figure 18-30. Input Circuit Equivalent with OSDETECT Enabled.....	3241
Figure 18-31. ADC Timings for 12-bit Mode in Early Interrupt Mode.....	3244
Figure 18-32. ADC Timings for 12-bit Mode in Late Interrupt Mode.....	3245
Figure 18-33. ADC Timings for 16-bit Mode in Early Interrupt Mode.....	3246
Figure 18-34. ADC Timings for 16-bit Mode in Late Interrupt Mode (SYSCLK Cycles).....	3247
Figure 18-35. Example: Basic Synchronous Operation.....	3251
Figure 18-36. Example: Synchronous Operation with Multiple Trigger Sources.....	3252
Figure 18-37. Example: Synchronous Operation with Uneven SOC Numbers.....	3253
Figure 18-38. Example: Asynchronous Operation with Uneven SOC Numbers – Trigger Overflow.....	3253
Figure 18-39. Example: Asynchronous Operation with Different Resolutions.....	3254
Figure 18-40. Example: Synchronous Operation with Different Resolutions.....	3254
Figure 18-41. Example: Synchronous Equivalent Operation with Non-Overlapping Conversions.....	3255
Figure 18-42. ADC Reference System.....	3258
Figure 18-43. ADC Shared Reference System.....	3259
Figure 18-44. CMPSS to ADC Loopback Connection.....	3260
Figure 18-45. ADCRESULT0 Register.....	3270
Figure 18-46. ADCRESULT1 Register.....	3271
Figure 18-47. ADCRESULT2 Register.....	3272
Figure 18-48. ADCRESULT3 Register.....	3273
Figure 18-49. ADCRESULT4 Register.....	3274
Figure 18-50. ADCRESULT5 Register.....	3275
Figure 18-51. ADCRESULT6 Register.....	3276
Figure 18-52. ADCRESULT7 Register.....	3277
Figure 18-53. ADCRESULT8 Register.....	3278
Figure 18-54. ADCRESULT9 Register.....	3279
Figure 18-55. ADCRESULT10 Register.....	3280
Figure 18-56. ADCRESULT11 Register.....	3281
Figure 18-57. ADCRESULT12 Register.....	3282
Figure 18-58. ADCRESULT13 Register.....	3283
Figure 18-59. ADCRESULT14 Register.....	3284
Figure 18-60. ADCRESULT15 Register.....	3285
Figure 18-61. ADCPPB1RESULT Register.....	3286
Figure 18-62. ADCPPB2RESULT Register.....	3287
Figure 18-63. ADCPPB3RESULT Register.....	3288
Figure 18-64. ADCPPB4RESULT Register.....	3289
Figure 18-65. ADCPPB1SUM Register.....	3290
Figure 18-66. ADCPPB1COUNT Register.....	3291
Figure 18-67. ADCPPB2SUM Register.....	3292
Figure 18-68. ADCPPB2COUNT Register.....	3293
Figure 18-69. ADCPPB3SUM Register.....	3294
Figure 18-70. ADCPPB3COUNT Register.....	3295
Figure 18-71. ADCPPB4SUM Register.....	3296
Figure 18-72. ADCPPB4COUNT Register.....	3297
Figure 18-73. ADCPPB1MAX Register.....	3298
Figure 18-74. ADCPPB1MAXI Register.....	3299
Figure 18-75. ADCPPB1MIN Register.....	3300
Figure 18-76. ADCPPB1MINI Register.....	3301
Figure 18-77. ADCPPB2MAX Register.....	3302
Figure 18-78. ADCPPB2MAXI Register.....	3303
Figure 18-79. ADCPPB2MIN Register.....	3304
Figure 18-80. ADCPPB2MINI Register.....	3305

Figure 18-81. ADCPPB3MAX Register.....	3306
Figure 18-82. ADCPPB3MAXI Register.....	3307
Figure 18-83. ADCPPB3MIN Register.....	3308
Figure 18-84. ADCPPB3MINI Register.....	3309
Figure 18-85. ADCPPB4MAX Register.....	3310
Figure 18-86. ADCPPB4MAXI Register.....	3311
Figure 18-87. ADCPPB4MIN Register.....	3312
Figure 18-88. ADCPPB4MINI Register.....	3313
Figure 18-89. ADCCTL1 Register.....	3318
Figure 18-90. ADCCTL2 Register.....	3320
Figure 18-91. ADCBURSTCTL Register.....	3321
Figure 18-92. ADCINTFLG Register.....	3323
Figure 18-93. ADCINTFLGCLR Register.....	3326
Figure 18-94. ADCINTOVF Register.....	3327
Figure 18-95. ADCINTOVFCLR Register.....	3328
Figure 18-96. ADCINTSEL1N2 Register.....	3329
Figure 18-97. ADCINTSEL3N4 Register.....	3331
Figure 18-98. ADCSOCPRCTL Register.....	3333
Figure 18-99. ADCINTSOCSEL1 Register.....	3335
Figure 18-100. ADCINTSOCSEL2 Register.....	3337
Figure 18-101. ADCSOCFLG1 Register.....	3339
Figure 18-102. ADCSOCFRC1 Register.....	3343
Figure 18-103. ADCSOCOVF1 Register.....	3348
Figure 18-104. ADCSOCOVFCLR1 Register.....	3351
Figure 18-105. ADCSOC0CTL Register.....	3354
Figure 18-106. ADCSOC1CTL Register.....	3357
Figure 18-107. ADCSOC2CTL Register.....	3360
Figure 18-108. ADCSOC3CTL Register.....	3363
Figure 18-109. ADCSOC4CTL Register.....	3366
Figure 18-110. ADCSOC5CTL Register.....	3369
Figure 18-111. ADCSOC6CTL Register.....	3372
Figure 18-112. ADCSOC7CTL Register.....	3375
Figure 18-113. ADCSOC8CTL Register.....	3378
Figure 18-114. ADCSOC9CTL Register.....	3381
Figure 18-115. ADCSOC10CTL Register.....	3384
Figure 18-116. ADCSOC11CTL Register.....	3387
Figure 18-117. ADCSOC12CTL Register.....	3390
Figure 18-118. ADCSOC13CTL Register.....	3393
Figure 18-119. ADCSOC14CTL Register.....	3396
Figure 18-120. ADCSOC15CTL Register.....	3399
Figure 18-121. ADCEVTSTAT Register.....	3402
Figure 18-122. ADCEVTCLR Register.....	3405
Figure 18-123. ADCEVTSEL Register.....	3407
Figure 18-124. ADCEVTINTSEL Register.....	3409
Figure 18-125. ADCOSDETECT Register.....	3411
Figure 18-126. ADCCOUNTER Register.....	3412
Figure 18-127. ADCREV Register.....	3413
Figure 18-128. ADCOFFTRIM Register.....	3414
Figure 18-129. ADCOFFTRIM2 Register.....	3415
Figure 18-130. ADCOFFTRIM3 Register.....	3416
Figure 18-131. ADCPPB1CONFIG Register.....	3417
Figure 18-132. ADCPPB1STAMP Register.....	3419
Figure 18-133. ADCPPB1OFFCAL Register.....	3420
Figure 18-134. ADCPPB1OFFREF Register.....	3421
Figure 18-135. ADCPPB1TRIPHI Register.....	3422
Figure 18-136. ADCPPB1TRIPLO Register.....	3423
Figure 18-137. ADCPPB2CONFIG Register.....	3424
Figure 18-138. ADCPPB2STAMP Register.....	3426
Figure 18-139. ADCPPB2OFFCAL Register.....	3427
Figure 18-140. ADCPPB2OFFREF Register.....	3428
Figure 18-141. ADCPPB2TRIPHI Register.....	3429

Figure 18-142. ADCPPB2TRIPLO Register.....	3430
Figure 18-143. ADCPPB3CONFIG Register.....	3431
Figure 18-144. ADCPPB3STAMP Register.....	3433
Figure 18-145. ADCPPB3OFFCAL Register.....	3434
Figure 18-146. ADCPPB3OFFREF Register.....	3435
Figure 18-147. ADCPPB3TRIPHI Register.....	3436
Figure 18-148. ADCPPB3TRIPLO Register.....	3437
Figure 18-149. ADCPPB4CONFIG Register.....	3438
Figure 18-150. ADCPPB4STAMP Register.....	3440
Figure 18-151. ADCPPB4OFFCAL Register.....	3441
Figure 18-152. ADCPPB4OFFREF Register.....	3442
Figure 18-153. ADCPPB4TRIPHI Register.....	3443
Figure 18-154. ADCPPB4TRIPLO Register.....	3444
Figure 18-155. ADCSAFECHECKRESEN Register.....	3445
Figure 18-156. ADCINTCYCLE Register.....	3449
Figure 18-157. ADCINLTRIM1 Register.....	3450
Figure 18-158. ADCINLTRIM2 Register.....	3451
Figure 18-159. ADCINLTRIM3 Register.....	3452
Figure 18-160. ADCINLTRIM4 Register.....	3453
Figure 18-161. ADCINLTRIM5 Register.....	3454
Figure 18-162. ADCINLTRIM6 Register.....	3455
Figure 18-163. ADCREV2 Register.....	3456
Figure 18-164. REP1CTL Register.....	3457
Figure 18-165. REP1N Register.....	3461
Figure 18-166. REP1PHASE Register.....	3462
Figure 18-167. REP1SPREAD Register.....	3463
Figure 18-168. REP1FRC Register.....	3464
Figure 18-169. REP2CTL Register.....	3465
Figure 18-170. REP2N Register.....	3469
Figure 18-171. REP2PHASE Register.....	3470
Figure 18-172. REP2SPREAD Register.....	3471
Figure 18-173. REP2FRC Register.....	3472
Figure 18-174. ADCPPB1LIMIT Register.....	3473
Figure 18-175. ADCPPBP1PCOUNT Register.....	3474
Figure 18-176. ADCPPB1CONFIG2 Register.....	3475
Figure 18-177. ADCPPB1PSUM Register.....	3477
Figure 18-178. ADCPPB1PMAX Register.....	3478
Figure 18-179. ADCPPB1PMAXI Register.....	3479
Figure 18-180. ADCPPB1PMIN Register.....	3480
Figure 18-181. ADCPPB1PMINI Register.....	3481
Figure 18-182. ADCPPB1TRIPLO2 Register.....	3482
Figure 18-183. ADCPPB2LIMIT Register.....	3483
Figure 18-184. ADCPPBP2PCOUNT Register.....	3484
Figure 18-185. ADCPPB2CONFIG2 Register.....	3485
Figure 18-186. ADCPPB2PSUM Register.....	3487
Figure 18-187. ADCPPB2PMAX Register.....	3488
Figure 18-188. ADCPPB2PMAXI Register.....	3489
Figure 18-189. ADCPPB2PMIN Register.....	3490
Figure 18-190. ADCPPB2PMINI Register.....	3491
Figure 18-191. ADCPPB2TRIPLO2 Register.....	3492
Figure 18-192. ADCPPB3LIMIT Register.....	3493
Figure 18-193. ADCPPBP3PCOUNT Register.....	3494
Figure 18-194. ADCPPB3CONFIG2 Register.....	3495
Figure 18-195. ADCPPB3PSUM Register.....	3497
Figure 18-196. ADCPPB3PMAX Register.....	3498
Figure 18-197. ADCPPB3PMAXI Register.....	3499
Figure 18-198. ADCPPB3PMIN Register.....	3500
Figure 18-199. ADCPPB3PMINI Register.....	3501
Figure 18-200. ADCPPB3TRIPLO2 Register.....	3502
Figure 18-201. ADCPPB4LIMIT Register.....	3503
Figure 18-202. ADCPPBP4PCOUNT Register.....	3504

Figure 18-203. ADCPPB4CONFIG2 Register.....	3505
Figure 18-204. ADCPPB4PSUM Register.....	3507
Figure 18-205. ADCPPB4PMAX Register.....	3508
Figure 18-206. ADCPPB4PMAXI Register.....	3509
Figure 18-207. ADCPPB4PMIN Register.....	3510
Figure 18-208. ADCPPB4PMINI Register.....	3511
Figure 18-209. ADCPPB4TRIPLO2 Register.....	3512
Figure 18-210. OOTFLG Register.....	3515
Figure 18-211. OOTFLGCLR Register.....	3518
Figure 18-212. RES1OVF Register.....	3521
Figure 18-213. RES1OVFCLR Register.....	3524
Figure 18-214. RES2OVF Register.....	3527
Figure 18-215. RES2OVFCLR Register.....	3530
Figure 18-216. CHECKINTFLG Register.....	3533
Figure 18-217. CHECKINTFLGCLR Register.....	3534
Figure 18-218. CHECKINTSEL1 Register.....	3535
Figure 18-219. CHECKINTSEL2 Register.....	3537
Figure 18-220. CHECKINTSEL3 Register.....	3539
Figure 18-221. CHECKEVT1SEL1 Register.....	3541
Figure 18-222. CHECKEVT1SEL2 Register.....	3543
Figure 18-223. CHECKEVT1SEL3 Register.....	3545
Figure 18-224. CHECKEVT2SEL1 Register.....	3547
Figure 18-225. CHECKEVT2SEL2 Register.....	3549
Figure 18-226. CHECKEVT2SEL3 Register.....	3551
Figure 18-227. CHECKEVT3SEL1 Register.....	3553
Figure 18-228. CHECKEVT3SEL2 Register.....	3555
Figure 18-229. CHECKEVT3SEL3 Register.....	3557
Figure 18-230. CHECKEVT4SEL1 Register.....	3559
Figure 18-231. CHECKEVT4SEL2 Register.....	3561
Figure 18-232. CHECKEVT4SEL3 Register.....	3563
Figure 18-233. CHECKCONFIG Register.....	3566
Figure 18-234. CHECKSTATUS Register.....	3567
Figure 18-235. ADCRESSEL1 Register.....	3568
Figure 18-236. ADCRESSEL2 Register.....	3570
Figure 18-237. TOLERANCE Register.....	3572
Figure 18-238. CHECKRESULT1 Register.....	3573
Figure 18-239. CHECKRESULT2 Register.....	3574
Figure 19-1. DAC Module Block Diagram.....	3586
Figure 19-2. DACREV Register.....	3591
Figure 19-3. DACCTL Register.....	3592
Figure 19-4. DACVALA Register.....	3593
Figure 19-5. DACVALS Register.....	3594
Figure 19-6. DACOUTEN Register.....	3595
Figure 19-7. DACLOCK Register.....	3596
Figure 19-8. DACTRIM Register.....	3597
Figure 20-1. CMPSS Module Block Diagram.....	3601
Figure 20-2. Comparator Block Diagram.....	3601
Figure 20-3. Reference DAC Block Diagram.....	3602
Figure 20-4. Ramp Generator Block Diagram.....	3604
Figure 20-5. Ramp Generator Behavior.....	3606
Figure 20-6. Digital Filter Behavior.....	3607
Figure 20-7. COMPCTL Register.....	3614
Figure 20-8. COMPHYSCTL Register.....	3616
Figure 20-9. COMPSTS Register.....	3617
Figure 20-10. COMPSTSCLR Register.....	3618
Figure 20-11. COMPDACHCTL Register.....	3619
Figure 20-12. COMPDACHCTL2 Register.....	3621
Figure 20-13. DACHVALS Register.....	3623
Figure 20-14. DACHVALA Register.....	3624
Figure 20-15. RAMPHREFA Register.....	3625
Figure 20-16. RAMPHREFS Register.....	3626

Figure 20-17. RAMPHSTEPVALA Register.....	3627
Figure 20-18. RAMPHCTLA Register.....	3628
Figure 20-19. RAMPHSTEPVALS Register.....	3629
Figure 20-20. RAMPHCTLS Register.....	3630
Figure 20-21. RAMPHSTS Register.....	3631
Figure 20-22. DACLVALS Register.....	3632
Figure 20-23. DACLVALA Register.....	3633
Figure 20-24. RAMPHDLYA Register.....	3634
Figure 20-25. RAMPHDLYS Register.....	3635
Figure 20-26. CTRIPLFILCTL Register.....	3636
Figure 20-27. CTRIPLFILCLKCTL Register.....	3637
Figure 20-28. CTRIPHFILCTL Register.....	3638
Figure 20-29. CTRIPHFILCLKCTL Register.....	3639
Figure 20-30. COMPLOCK Register.....	3640
Figure 20-31. DACHVALS2 Register.....	3641
Figure 20-32. DACLVALS2 Register.....	3642
Figure 20-33. COMPDACLCTL Register.....	3643
Figure 20-34. COMPDACLCTL2 Register.....	3645
Figure 20-35. RAMPLREFA Register.....	3646
Figure 20-36. RAMPLREFS Register.....	3647
Figure 20-37. RAMPLSTEPVALA Register.....	3648
Figure 20-38. RAMPLCTLA Register.....	3649
Figure 20-39. RAMPLSTEPVALS Register.....	3650
Figure 20-40. RAMPLCTLS Register.....	3651
Figure 20-41. RAMPLSTS Register.....	3652
Figure 20-42. RAMPLDLYA Register.....	3653
Figure 20-43. RAMPLDLYS Register.....	3654
Figure 20-44. CTRIPLFILCLKCTL2 Register.....	3655
Figure 20-45. CTRIPHFILCLKCTL2 Register.....	3656
Figure 21-1. Capture and APWM Modes of Operation.....	3669
Figure 21-2. Counter Compare and PRD Effects on the eCAP Output in APWM Mode.....	3670
Figure 21-3. eCAP Block Diagram.....	3671
Figure 21-4. Event Prescale Control.....	3672
Figure 21-5. Prescale Function Waveforms.....	3672
Figure 21-6. Details of the Continuous/One-shot Block.....	3674
Figure 21-7. Details of the Counter and Synchronization Block.....	3675
Figure 21-8. eCAP Synchronization Scheme.....	3676
Figure 21-9. Interrupts in eCAP Module.....	3678
Figure 21-10. PWM Waveform Details Of APWM Mode Operation.....	3680
Figure 21-11. Time-Base Frequency and Period Calculation.....	3681
Figure 21-12. ECAP Signal Monitoring Unit Pulse Width Error Example.....	3682
Figure 21-13. ECAP Signal Monitoring Unit Edge Error Example.....	3684
Figure 21-14. Capture Sequence for Absolute Time-stamp and Rising-Edge Detect.....	3685
Figure 21-15. Capture Sequence for Absolute Time-stamp with Rising- and Falling-Edge Detect.....	3686
Figure 21-16. Capture Sequence for Delta Mode Time-stamp and Rising Edge Detect.....	3687
Figure 21-17. Capture Sequence for Delta Mode Time-stamp with Rising- and Falling-Edge Detect.....	3688
Figure 21-18. PWM Waveform Details of APWM Mode Operation.....	3689
Figure 21-19. HRCAP Operations Block Diagram.....	3691
Figure 21-20. HRCAP Calibration.....	3692
Figure 21-21. TSCTR Register.....	3698
Figure 21-22. CTRPHS Register.....	3699
Figure 21-23. CAP1 Register.....	3700
Figure 21-24. CAP2 Register.....	3701
Figure 21-25. CAP3 Register.....	3702
Figure 21-26. CAP4 Register.....	3703
Figure 21-27. ECCTL0 Register.....	3704
Figure 21-28. ECCTL1 Register.....	3705
Figure 21-29. ECCTL2 Register.....	3707
Figure 21-30. ECEINT Register.....	3710
Figure 21-31. ECFLG Register.....	3712
Figure 21-32. ECCLR Register.....	3714



Figure 21-33. ECFRC Register.....	3716
Figure 21-34. ECAPSYNCINSEL Register.....	3718
Figure 21-35. MUNIT_COMMON_CTL Register.....	3721
Figure 21-36. MUNIT_1_CTL Register.....	3722
Figure 21-37. MUNIT_1_SHADOW_CTL Register.....	3723
Figure 21-38. MUNIT_1_MIN Register.....	3724
Figure 21-39. MUNIT_1_MAX Register.....	3725
Figure 21-40. MUNIT_1_MIN_SHADOW Register.....	3726
Figure 21-41. MUNIT_1_MAX_SHADOW Register.....	3727
Figure 21-42. MUNIT_1_DEBUG_RANGE_MIN Register.....	3728
Figure 21-43. MUNIT_1_DEBUG_RANGE_MAX Register.....	3729
Figure 21-44. MUNIT_2_CTL Register.....	3730
Figure 21-45. MUNIT_2_SHADOW_CTL Register.....	3731
Figure 21-46. MUNIT_2_MIN Register.....	3732
Figure 21-47. MUNIT_2_MAX Register.....	3733
Figure 21-48. MUNIT_2_MIN_SHADOW Register.....	3734
Figure 21-49. MUNIT_2_MAX_SHADOW Register.....	3735
Figure 21-50. MUNIT_2_DEBUG_RANGE_MIN Register.....	3736
Figure 21-51. MUNIT_2_DEBUG_RANGE_MAX Register.....	3737
Figure 21-52. HRCTL Register.....	3742
Figure 21-53. HRINTEN Register.....	3744
Figure 21-54. HRFLG Register.....	3745
Figure 21-55. HRCLR Register.....	3746
Figure 21-56. HRFRC Register.....	3747
Figure 21-57. HRCALPRD Register.....	3748
Figure 21-58. HRSYSCLKCTR Register.....	3749
Figure 21-59. HRSYSCLKCAP Register.....	3750
Figure 21-60. HRCLKCTR Register.....	3751
Figure 21-61. HRCLKCAP Register.....	3752
Figure 22-1. Multiple ePWM Modules.....	3760
Figure 22-2. Submodules and Signal Connections for an ePWM Module.....	3761
Figure 22-3. ePWM Modules and Critical Internal Signal Interconnects.....	3763
Figure 22-4. Time-Base Submodule.....	3766
Figure 22-5. Time-Base Submodule Signals and Registers.....	3767
Figure 22-6. Time-Base Frequency and Period.....	3769
Figure 22-7. Time-Base Counter Synchronization Scheme.....	3771
Figure 22-8. ePWM External SYNC Output.....	3772
Figure 22-9. Time-Base Up-Count Mode Waveforms.....	3775
Figure 22-10. Time-Base Down-Count Mode Waveforms.....	3776
Figure 22-11. Time-Base Up-Down-Count Waveforms, TBCTL[PHSDIR = 0] Count Down On Synchronization Event.....	3777
Figure 22-12. Time-Base Up-Down Count Waveforms, TBCTL[PHSDIR = 1] Count Up On Synchronization Event.....	3778
Figure 22-13. Global Load: Signals and Registers.....	3779
Figure 22-14. One-Shot Sync Mode.....	3780
Figure 22-15. Counter-Compare Submodule.....	3781
Figure 22-16. Detailed View of the Counter-Compare Submodule.....	3782
Figure 22-17. Counter-Compare Event Waveforms in Up-Count Mode.....	3785
Figure 22-18. Counter-Compare Events in Down-Count Mode.....	3785
Figure 22-19. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 0] Count Down On Synchronization Event.....	3786
Figure 22-20. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 1] Count Up On Synchronization Event.....	3786
Figure 22-21. Action-Qualifier Submodule.....	3787
Figure 22-22. Action-Qualifier Submodule Inputs and Outputs.....	3788
Figure 22-23. Possible Action-Qualifier Actions for EPWMxA and EPWMxB Outputs.....	3789
Figure 22-24. AQCTL[SHDWAQAMODE].....	3792
Figure 22-25. AQCTL[SHDWAQBMODE].....	3792
Figure 22-26. Up-Down Count Mode Symmetrical Waveform.....	3794
Figure 22-27. Up, Single Edge Asymmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB—Active High.....	3795
Figure 22-28. Up, Single Edge Asymmetric Waveform with Independent Modulation on EPWMxA and EPWMxB—Active Low.....	3796

Figure 22-29. Up-Count, Pulse Placement Asymmetric Waveform With Independent Modulation on EPWMxA.....	3797
Figure 22-30. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Active Low.....	3797
Figure 22-31. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Complementary.....	3798
Figure 22-32. Up-Down Count, Dual-Edge Asymmetric Waveform, with Independent Modulation on EPWMxA—Active Low.....	3798
Figure 22-33. Up-Down Count, PWM Waveform Generation Utilizing T1 and T2 Events.....	3799
Figure 22-34. Allocate All XCMP1-8 to CMPA.....	3800
Figure 22-35. XCMP1-4 Allocated to CMPA and XCMP5-8 Allocated to CMPB.....	3801
Figure 22-36. XCMP- Load Once Functionality.....	3802
Figure 22-37. XCMP- Load Multiple Functionality.....	3802
Figure 22-38. Global Load: Signals and Registers.....	3803
Figure 22-39. CMPA and CMPB values being loaded from XCMP registers.....	3804
Figure 22-40. Dead_Band Submodule.....	3806
Figure 22-41. Configuration Options for the Dead-Band Submodule.....	3809
Figure 22-42. Dead-Band Waveforms for Typical Cases (0% < Duty < 100%).....	3811
Figure 22-43. PWM Chopper Submodule.....	3813
Figure 22-44. PWM Chopper Submodule Operational Details.....	3814
Figure 22-45. Simple PWM Chopper Submodule Waveforms Showing Chopping Action Only.....	3814
Figure 22-46. PWM Chopper Submodule Waveforms Showing the First Pulse and Subsequent Sustaining Pulses.....	3815
Figure 22-47. PWM Chopper Submodule Waveforms Showing the Pulse Width (Duty Cycle) Control of Sustaining Pulses.....	3816
Figure 22-48. Trip-Zone Submodule.....	3817
Figure 22-49. Trip-Zone TRIPOUT Selection.....	3820
Figure 22-50. Trip-Zone Submodule Mode Control Logic.....	3822
Figure 22-51. Trip-Zone Submodule Interrupt Logic.....	3823
Figure 22-52. Diode Emulation Submodule.....	3824
Figure 22-53. Diode Emulation Block Diagram.....	3825
Figure 22-54. DEACTIVE Flag Functionality.....	3828
Figure 22-55. Example Timing Sequence Illustrating DE Mode Entry.....	3829
Figure 22-56. Cycle-by-Cycle Mode.....	3830
Figure 22-57. DE Mode Reentry Sequence.....	3830
Figure 22-58. Diode Emulation Circuit.....	3831
Figure 22-59. Diode Emulation Mode Timing Diagram.....	3831
Figure 22-60. DE Mode Monitor Sequence.....	3832
Figure 22-61. Minimum Dead-Band and Illegal Combo Logic Submodule.....	3833
Figure 22-62. Minimum Dead-Band and Illegal Combo Logic Block Diagram.....	3834
Figure 22-63. Minimum Dead-Band Block Signal Generation.....	3834
Figure 22-64. Example: Rising Edge on EPWMxA_DE and EPWMxB_DE While Delay is Being Applied.....	3835
Figure 22-65. Example: Rising Edge on EPWMxA_DE while EPWMxB_DE is Still High.....	3835
Figure 22-66. Rising Edge During Delay.....	3835
Figure 22-67. Rising Edge and Falling Edge During Delay.....	3836
Figure 22-68. Illegal Combo Logic Block Diagram.....	3836
Figure 22-69. Event-Trigger Submodule.....	3837
Figure 22-70. Event-Trigger Submodule Showing Event Inputs and Prescaled Outputs.....	3838
Figure 22-71. Event-Trigger Interrupt Generator.....	3840
Figure 22-72. Event-Trigger SOCA Pulse Generator.....	3841
Figure 22-73. Event-Trigger SOCB Pulse Generator.....	3841
Figure 22-74. Digital-Compare Submodule High-Level Block Diagram.....	3842
Figure 22-75. GPIO MUX-to-Trip Input Connectivity.....	3843
Figure 22-76. DCxEVT1 Event Triggering.....	3846
Figure 22-77. DCxEVT2 Event Triggering.....	3847
Figure 22-78. Event Filtering.....	3848
Figure 22-79. Blanking Window Timing Diagram.....	3849
Figure 22-80. BLANKPULSEMIX and DCCAPMIX Signal Source.....	3850
Figure 22-81. Valley Switching.....	3852
Figure 22-82. MIN, MAX Settings and Window for Capture Event Detection.....	3852
Figure 22-83. CAPIN and CAPGATE Source Selection.....	3853
Figure 22-84. Counter Capture Logic.....	3854
Figure 22-85. MIN and MAX Threshold Detection Logic.....	3855
Figure 22-86. Capture Logic Boundary Condition.....	3855



Figure 22-87. ePWM X-BAR.....	3856
Figure 22-88. Simplified ePWM Module.....	3857
Figure 22-89. EPWM1 Configured as a Typical Sync Source, EPWM2 Configured as a Sync Receiver .....	3858
Figure 22-90. Control of Four Buck Stages. Here $F_{PWM1} \neq F_{PWM2} \neq F_{PWM3} \neq F_{PWM4}$ .....	3859
Figure 22-91. Buck Waveforms for Control of Four Buck Stages (Note: Only three bucks shown here).....	3860
Figure 22-92. Control of Four Buck Stages. (Note: $F_{PWM2} = N \times F_{PWM1}$ ).....	3861
Figure 22-93. Buck Waveforms for Control of Four Buck Stages (Note: $F_{PWM2} = F_{PWM1}$ ).....	3862
Figure 22-94. Control of Two Half-H Bridge Stages ( $F_{PWM2} = N \times F_{PWM1}$ ).....	3863
Figure 22-95. Half-H Bridge Waveforms for Control of Two Half-H Bridge Stages (Note: Here $F_{PWM2} = F_{PWM1}$ ).....	3864
Figure 22-96. Control of Dual 3-Phase Inverter Stages as Is Commonly Used in Motor Control.....	3865
Figure 22-97. 3-Phase Inverter Waveforms for Control of Dual 3-Phase Inverter Stages (Only One Inverter Shown).....	3866
Figure 22-98. Configuring Two PWM Modules for Phase Control.....	3867
Figure 22-99. Timing Waveforms Associated with Phase Control Between Two Modules.....	3868
Figure 22-100. Control of 3-Phase Interleaved DC/DC Converter.....	3869
Figure 22-101. 3-Phase Interleaved DC/DC Converter Waveforms for Control of 3-Phase Interleaved DC/DC Converter.....	3870
Figure 22-102. Control of Full-H Bridge Stage ( $F_{PWM2} = F_{PWM1}$ ).....	3871
Figure 22-103. ZVS Full-H Bridge Waveforms.....	3872
Figure 22-104. Peak Current Mode Control of Buck Converter.....	3873
Figure 22-105. Peak Current Mode Control Waveforms for Control of Buck Converter.....	3873
Figure 22-106. Control of Two Resonant Converter Stages.....	3874
Figure 22-107. H-Bridge LLC Resonant Converter PWM Waveforms.....	3874
Figure 22-108. HRPWM Block Diagram.....	3876
Figure 22-109. Resolution Calculations for Conventionally Generated PWM.....	3877
Figure 22-110. Operating Logic Using MEP.....	3878
Figure 22-111. HRPWM Extension Registers and Memory Configuration.....	3879
Figure 22-112. HRPWM and HRCAL Source Clock.....	3880
Figure 22-113. Required PWM Waveform for a Requested Duty = 40.5%.....	3883
Figure 22-114. Low % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0).....	3886
Figure 22-115. High % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0).....	3887
Figure 22-116. Up-Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1).....	3887
Figure 22-117. Up-Down Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1).....	3887
Figure 22-118. Simple Buck Controlled Converter Using a Single PWM.....	3894
Figure 22-119. PWM Waveform Generated for Simple Buck Controlled Converter.....	3894
Figure 22-120. Simple Reconstruction Filter for a PWM-based DAC.....	3896
Figure 22-121. PWM Waveform Generated for the PWM DAC Function.....	3896
Figure 22-122. TBCTL Register.....	3916
Figure 22-123. TBCTL2 Register.....	3918
Figure 22-124. EPWMSYNCINSEL Register.....	3919
Figure 22-125. TBCTR Register.....	3920
Figure 22-126. TBSTS Register.....	3921
Figure 22-127. EPWMSYNCOUTEN Register.....	3922
Figure 22-128. TBCTL3 Register.....	3924
Figure 22-129. CMPCTL Register.....	3925
Figure 22-130. CMPCTL2 Register.....	3927
Figure 22-131. DBCTL Register.....	3929
Figure 22-132. DBCTL2 Register.....	3932
Figure 22-133. AQCTL Register.....	3933
Figure 22-134. AQTSRCSEL Register.....	3935
Figure 22-135. PCCTL Register.....	3936
Figure 22-136. VCAPCTL Register.....	3938
Figure 22-137. VCNTCFG Register.....	3940
Figure 22-138. HRCNFG Register.....	3942
Figure 22-139. HRCNFG2 Register.....	3944
Figure 22-140. HRPCTL Register.....	3945
Figure 22-141. TRREM Register.....	3947
Figure 22-142. GLDCTL Register.....	3948
Figure 22-143. GLDCFG Register.....	3950
Figure 22-144. EPWMXLINK Register.....	3952
Figure 22-145. EPWMXLINK2 Register.....	3954
Figure 22-146. AQCTLA Register.....	3955
Figure 22-147. AQCTLA2 Register.....	3957

Figure 22-148. AQCTLB Register.....	3958
Figure 22-149. AQCTLB2 Register.....	3960
Figure 22-150. AQSFRC Register.....	3961
Figure 22-151. AQCSFRC Register.....	3962
Figure 22-152. DBREDHR Register.....	3963
Figure 22-153. DBRED Register.....	3964
Figure 22-154. DBFEDHR Register.....	3965
Figure 22-155. DBFED Register.....	3966
Figure 22-156. TBPFS Register.....	3967
Figure 22-157. TBPRDHR Register.....	3968
Figure 22-158. TBPRD Register.....	3969
Figure 22-159. CMPA Register.....	3970
Figure 22-160. CMPB Register.....	3971
Figure 22-161. CMPC Register.....	3972
Figure 22-162. CMPD Register.....	3973
Figure 22-163. GLDCTL2 Register.....	3974
Figure 22-164. SWVDELVAL Register.....	3975
Figure 22-165. TZSEL Register.....	3976
Figure 22-166. TZSEL2 Register.....	3978
Figure 22-167. TZDCSEL Register.....	3979
Figure 22-168. TZCTL Register.....	3980
Figure 22-169. TZCTL2 Register.....	3982
Figure 22-170. TZCTLDCA Register.....	3984
Figure 22-171. TZCTLDCB Register.....	3986
Figure 22-172. TZEINT Register.....	3988
Figure 22-173. TZFLG Register.....	3989
Figure 22-174. TZCBCFLG Register.....	3991
Figure 22-175. TZOSTFLG Register.....	3993
Figure 22-176. TZCLR Register.....	3995
Figure 22-177. TZCBCCLR Register.....	3997
Figure 22-178. TZOSTCLR Register.....	3998
Figure 22-179. TZFRC Register.....	3999
Figure 22-180. TZTRIPOUTSEL Register.....	4000
Figure 22-181. ETSEL Register.....	4002
Figure 22-182. ETPS Register.....	4005
Figure 22-183. ETFLG Register.....	4008
Figure 22-184. ETCLR Register.....	4009
Figure 22-185. ETFRC Register.....	4010
Figure 22-186. ETINTPS Register.....	4011
Figure 22-187. ETSOCPS Register.....	4012
Figure 22-188. ETCNTINITCTL Register.....	4014
Figure 22-189. ETCNTINIT Register.....	4015
Figure 22-190. ETINTMIXEN Register.....	4016
Figure 22-191. ETSOCAMIXEN Register.....	4018
Figure 22-192. ETSOCBMIXEN Register.....	4020
Figure 22-193. DCTRIPSEL Register.....	4022
Figure 22-194. DCACTL Register.....	4024
Figure 22-195. DCBCTL Register.....	4026
Figure 22-196. DCFCTL Register.....	4028
Figure 22-197. DCCAPCTL Register.....	4030
Figure 22-198. DCFOFFSET Register.....	4032
Figure 22-199. DCFOFFSETCNT Register.....	4033
Figure 22-200. DCFWINDOW Register.....	4034
Figure 22-201. DCFWINDOWCNT Register.....	4035
Figure 22-202. BLANKPULSEMIXSEL Register.....	4036
Figure 22-203. DCCAPMIXSEL Register.....	4038
Figure 22-204. DCCAP Register.....	4040
Figure 22-205. DCAHTRIPSEL Register.....	4041
Figure 22-206. DCALTRIPSEL Register.....	4043
Figure 22-207. DCBHTRIPSEL Register.....	4045
Figure 22-208. DCBLTRIPSEL Register.....	4047

Figure 22-209. CAPCTL Register.....	4049
Figure 22-210. CAPGATETRIPSEL Register.....	4050
Figure 22-211. CAPINTRIPSEL Register.....	4052
Figure 22-212. CAPTRIPSEL Register.....	4054
Figure 22-213. EPWMLOCK Register.....	4055
Figure 22-214. HWVDELVAL Register.....	4057
Figure 22-215. VCNTVAL Register.....	4058
Figure 22-216. XCOMPCTL1 Register.....	4061
Figure 22-217. XLOADCTL Register.....	4063
Figure 22-218. XLOAD Register.....	4066
Figure 22-219. EPWMXLINKXLOAD Register.....	4067
Figure 22-220. XREGSHDW1STS Register.....	4068
Figure 22-221. XREGSHDW2STS Register.....	4070
Figure 22-222. XREGSHDW3STS Register.....	4072
Figure 22-223. XCMP1_ACTIVE Register.....	4074
Figure 22-224. XCMP2_ACTIVE Register.....	4075
Figure 22-225. XCMP3_ACTIVE Register.....	4076
Figure 22-226. XCMP4_ACTIVE Register.....	4077
Figure 22-227. XCMP5_ACTIVE Register.....	4078
Figure 22-228. XCMP6_ACTIVE Register.....	4079
Figure 22-229. XCMP7_ACTIVE Register.....	4080
Figure 22-230. XCMP8_ACTIVE Register.....	4081
Figure 22-231. XTBPRD_ACTIVE Register.....	4082
Figure 22-232. XAQCTLA_ACTIVE Register.....	4083
Figure 22-233. XAQCTLB_ACTIVE Register.....	4085
Figure 22-234. XMINMAX_ACTIVE Register.....	4086
Figure 22-235. XCMP1_SHDW1 Register.....	4087
Figure 22-236. XCMP2_SHDW1 Register.....	4088
Figure 22-237. XCMP3_SHDW1 Register.....	4089
Figure 22-238. XCMP4_SHDW1 Register.....	4090
Figure 22-239. XCMP5_SHDW1 Register.....	4091
Figure 22-240. XCMP6_SHDW1 Register.....	4092
Figure 22-241. XCMP7_SHDW1 Register.....	4093
Figure 22-242. XCMP8_SHDW1 Register.....	4094
Figure 22-243. XTBPRD_SHDW1 Register.....	4095
Figure 22-244. XAQCTLA_SHDW1 Register.....	4096
Figure 22-245. XAQCTLB_SHDW1 Register.....	4098
Figure 22-246. CMPC_SHDW1 Register.....	4099
Figure 22-247. CMPD_SHDW1 Register.....	4100
Figure 22-248. XMINMAX_SHDW1 Register.....	4101
Figure 22-249. XCMP1_SHDW2 Register.....	4102
Figure 22-250. XCMP2_SHDW2 Register.....	4103
Figure 22-251. XCMP3_SHDW2 Register.....	4104
Figure 22-252. XCMP4_SHDW2 Register.....	4105
Figure 22-253. XCMP5_SHDW2 Register.....	4106
Figure 22-254. XCMP6_SHDW2 Register.....	4107
Figure 22-255. XCMP7_SHDW2 Register.....	4108
Figure 22-256. XCMP8_SHDW2 Register.....	4109
Figure 22-257. XTBPRD_SHDW2 Register.....	4110
Figure 22-258. XAQCTLA_SHDW2 Register.....	4111
Figure 22-259. XAQCTLB_SHDW2 Register.....	4113
Figure 22-260. CMPC_SHDW2 Register.....	4114
Figure 22-261. CMPD_SHDW2 Register.....	4115
Figure 22-262. XMINMAX_SHDW2 Register.....	4116
Figure 22-263. XCMP1_SHDW3 Register.....	4117
Figure 22-264. XCMP2_SHDW3 Register.....	4118
Figure 22-265. XCMP3_SHDW3 Register.....	4119
Figure 22-266. XCMP4_SHDW3 Register.....	4120
Figure 22-267. XCMP5_SHDW3 Register.....	4121
Figure 22-268. XCMP6_SHDW3 Register.....	4122
Figure 22-269. XCMP7_SHDW3 Register.....	4123

Figure 22-270. XCMP8_SHDW3 Register.....	4124
Figure 22-271. XTBPRD_SHDW3 Register.....	4125
Figure 22-272. XAQCTLA_SHDW3 Register.....	4126
Figure 22-273. XAQCTLB_SHDW3 Register.....	4128
Figure 22-274. CMPC_SHDW3 Register.....	4129
Figure 22-275. CMPD_SHDW3 Register.....	4130
Figure 22-276. XMINMAX_SHDW3 Register.....	4131
Figure 22-277. DECTL Register.....	4133
Figure 22-278. DECOMPSEL Register.....	4134
Figure 22-279. DEACTCTL Register.....	4135
Figure 22-280. DESTS Register.....	4136
Figure 22-281. DEFRC Register.....	4137
Figure 22-282. DECLR Register.....	4138
Figure 22-283. DEMONCNT Register.....	4139
Figure 22-284. DEMONCTL Register.....	4140
Figure 22-285. DEMONSTEP Register.....	4141
Figure 22-286. DEMONTHRES Register.....	4142
Figure 22-287. MINDBCFCG Register.....	4144
Figure 22-288. MINDBDLY Register.....	4146
Figure 22-289. LUTCTLA Register.....	4147
Figure 22-290. LUTCTLB Register.....	4149
Figure 22-291. HRPWR Register.....	4152
Figure 22-292. HRMSTEP Register.....	4153
Figure 23-1. Optical Encoder Disk.....	4176
Figure 23-2. QEP Encoder Output Signal for Forward/Reverse Movement.....	4176
Figure 23-3. Index Pulse Example.....	4177
Figure 23-4. Using eQEP to Decode Signals from SinCos Transducer.....	4180
Figure 23-5. Functional Block Diagram of the eQEP Peripheral.....	4182
Figure 23-6. Functional Block Diagram of Decoder Unit.....	4184
Figure 23-7. Quadrature Decoder State Machine.....	4185
Figure 23-8. Quadrature-clock and Direction Decoding.....	4186
Figure 23-9. Position Counter Reset by Index Pulse for 1000-Line Encoder (QPOSMAX = 3999 or 0xF9F).....	4188
Figure 23-10. Position Counter Underflow/Overflow (QPOSMAX = 4).....	4189
Figure 23-11. Software Index Marker for 1000-line Encoder (QEPCTL[IEL] = 1).....	4191
Figure 23-12. Strobe Event Latch (QEPCTL[SEL] = 1).....	4191
Figure 23-13. Latching Position Counter on ADCSOCA/ADCSOCB Event.....	4192
Figure 23-14. eQEP Position-compare Unit.....	4193
Figure 23-15. eQEP Position-compare Event Generation Points.....	4194
Figure 23-16. eQEP Position-compare Sync Output Pulse Stretcher.....	4194
Figure 23-17. eQEP Edge Capture Unit.....	4196
Figure 23-18. Unit Position Event for Low Speed Measurement (QCAPCTL[UPPS] = 0010).....	4197
Figure 23-19. eQEP Edge Capture Unit - Timing Details.....	4197
Figure 23-20. eQEP Watchdog Timer.....	4199
Figure 23-21. eQEP Unit Timer Base.....	4199
Figure 23-22. QMA Module Block Diagram.....	4200
Figure 23-23. QMA Mode-1.....	4201
Figure 23-24. QMA Mode-2.....	4202
Figure 23-25. eQEP Interrupt Generation.....	4203
Figure 23-26. QPOSCNT Register.....	4208
Figure 23-27. QPOSINIT Register.....	4209
Figure 23-28. QPOSMAX Register.....	4210
Figure 23-29. QPOSCMP Register.....	4211
Figure 23-30. QPOSILAT Register.....	4212
Figure 23-31. QPOSSLAT Register.....	4213
Figure 23-32. QPOSLAT Register.....	4214
Figure 23-33. QUTMR Register.....	4215
Figure 23-34. QUPRD Register.....	4216
Figure 23-35. QWDTMR Register.....	4217
Figure 23-36. QWDPRD Register.....	4218
Figure 23-37. QDECCTL Register.....	4219
Figure 23-38. QEPCTL Register.....	4221

Figure 23-39. QCAPCTL Register.....	4223
Figure 23-40. QPOSCTL Register.....	4224
Figure 23-41. QEINT Register.....	4225
Figure 23-42. QFLG Register.....	4227
Figure 23-43. QCLR Register.....	4229
Figure 23-44. QFRC Register.....	4231
Figure 23-45. QEPSTS Register.....	4233
Figure 23-46. QCTMR Register.....	4235
Figure 23-47. QCPRD Register.....	4236
Figure 23-48. QCTMRLAT Register.....	4237
Figure 23-49. QCPRDLAT Register.....	4238
Figure 23-50. REV Register.....	4239
Figure 23-51. QEPSTROBESEL Register.....	4240
Figure 23-52. QMACTRL Register.....	4241
Figure 23-53. QEPSRCSEL Register.....	4242
Figure 24-1. Sigma Delta Filter Module (SDFM) CPU Interface.....	4247
Figure 24-2. Sigma Delta Filter Module (SDFM) Block Diagram.....	4249
Figure 24-3. Block Diagram of One Filter Module.....	4250
Figure 24-4. Input Qualification on SD-Cx and SD-Dx.....	4252
Figure 24-5. Different Modulator Modes Supported.....	4253
Figure 24-6. SDFM Clock Control.....	4254
Figure 24-7. Simplified Sinc Filter Architecture.....	4254
Figure 24-8. Z-Transform of Sinc Filter of Order N.....	4255
Figure 24-9. Frequency Response of Different Sinc Filters.....	4255
Figure 24-10. SDSYNC Event.....	4261
Figure 24-11. Comparator Unit Structure.....	4264
Figure 24-12. Digital Filter.....	4266
Figure 24-13. SDFM Error (SD_ERR) Interrupt Sources.....	4269
Figure 24-14. SDFM Data Ready (SDy_DRINTx) Interrupt.....	4270
Figure 24-15. SDIFLG Register.....	4279
Figure 24-16. SDIFLGCLR Register.....	4282
Figure 24-17. SDCTL Register.....	4284
Figure 24-18. SDMFILEN Register.....	4285
Figure 24-19. SDSTATUS Register.....	4286
Figure 24-20. SDCTLPARM1 Register.....	4287
Figure 24-21. SDDFPARM1 Register.....	4288
Figure 24-22. SDDPARAM1 Register.....	4289
Figure 24-23. SDFLT1CMPH1 Register.....	4290
Figure 24-24. SDFLT1CMPL1 Register.....	4291
Figure 24-25. SDCPARAM1 Register.....	4292
Figure 24-26. SDDATA1 Register.....	4294
Figure 24-27. SDDATFIFO1 Register.....	4295
Figure 24-28. SDCDATA1 Register.....	4296
Figure 24-29. SDFLT1CMPH2 Register.....	4297
Figure 24-30. SDFLT1CMPHZ Register.....	4298
Figure 24-31. SDFIFOCTL1 Register.....	4299
Figure 24-32. SDSYNC1 Register.....	4300
Figure 24-33. SDFLT1CMPL2 Register.....	4301
Figure 24-34. SDCTLPARM2 Register.....	4302
Figure 24-35. SDDFPARM2 Register.....	4303
Figure 24-36. SDDPARAM2 Register.....	4304
Figure 24-37. SDFLT2CMPH1 Register.....	4305
Figure 24-38. SDFLT2CMPL1 Register.....	4306
Figure 24-39. SDCPARAM2 Register.....	4307
Figure 24-40. SDDATA2 Register.....	4309
Figure 24-41. SDDATFIFO2 Register.....	4310
Figure 24-42. SDCDATA2 Register.....	4311
Figure 24-43. SDFLT2CMPH2 Register.....	4312
Figure 24-44. SDFLT2CMPHZ Register.....	4313
Figure 24-45. SDFIFOCTL2 Register.....	4314
Figure 24-46. SDSYNC2 Register.....	4315



Figure 24-47. SDFLT2CMPL2 Register.....	4316
Figure 24-48. SDCTLPARM3 Register.....	4317
Figure 24-49. SDDFPARM3 Register.....	4318
Figure 24-50. SDDPARM3 Register.....	4319
Figure 24-51. SDFLT3CMPH1 Register.....	4320
Figure 24-52. SDFLT3CMPL1 Register.....	4321
Figure 24-53. SDCPARM3 Register.....	4322
Figure 24-54. SDDATA3 Register.....	4324
Figure 24-55. SDDATFIFO3 Register.....	4325
Figure 24-56. SDCDATA3 Register.....	4326
Figure 24-57. SDFLT3CMPH2 Register.....	4327
Figure 24-58. SDFLT3CMPHZ Register.....	4328
Figure 24-59. SDFIFOCTL3 Register.....	4329
Figure 24-60. SDSYNC3 Register.....	4330
Figure 24-61. SDFLT3CMPL2 Register.....	4331
Figure 24-62. SDCTLPARM4 Register.....	4332
Figure 24-63. SDDFPARM4 Register.....	4333
Figure 24-64. SDDPARM4 Register.....	4334
Figure 24-65. SDFLT4CMPH1 Register.....	4335
Figure 24-66. SDFLT4CMPL1 Register.....	4336
Figure 24-67. SDCPARM4 Register.....	4337
Figure 24-68. SDDATA4 Register.....	4339
Figure 24-69. SDDATFIFO4 Register.....	4340
Figure 24-70. SDCDATA4 Register.....	4341
Figure 24-71. SDFLT4CMPH2 Register.....	4342
Figure 24-72. SDFLT4CMPHZ Register.....	4343
Figure 24-73. SDFIFOCTL4 Register.....	4344
Figure 24-74. SDSYNC4 Register.....	4345
Figure 24-75. SDFLT4CMPL2 Register.....	4346
Figure 24-76. SDCOMP1CTL Register.....	4347
Figure 24-77. SDCOMP1EVT2FLTCTL Register.....	4348
Figure 24-78. SDCOMP1EVT2FLTCLKCTL Register.....	4349
Figure 24-79. SDCOMP1EVT1FLTCTL Register.....	4350
Figure 24-80. SDCOMP1EVT1FLTCLKCTL Register.....	4351
Figure 24-81. SDCOMP1LOCK Register.....	4352
Figure 24-82. SDCOMP2CTL Register.....	4353
Figure 24-83. SDCOMP2EVT2FLTCTL Register.....	4354
Figure 24-84. SDCOMP2EVT2FLTCLKCTL Register.....	4355
Figure 24-85. SDCOMP2EVT1FLTCTL Register.....	4356
Figure 24-86. SDCOMP2EVT1FLTCLKCTL Register.....	4357
Figure 24-87. SDCOMP2LOCK Register.....	4358
Figure 24-88. SDCOMP3CTL Register.....	4359
Figure 24-89. SDCOMP3EVT2FLTCTL Register.....	4360
Figure 24-90. SDCOMP3EVT2FLTCLKCTL Register.....	4361
Figure 24-91. SDCOMP3EVT1FLTCTL Register.....	4362
Figure 24-92. SDCOMP3EVT1FLTCLKCTL Register.....	4363
Figure 24-93. SDCOMP3LOCK Register.....	4364
Figure 24-94. SDCOMP4CTL Register.....	4365
Figure 24-95. SDCOMP4EVT2FLTCTL Register.....	4366
Figure 24-96. SDCOMP4EVT2FLTCLKCTL Register.....	4367
Figure 24-97. SDCOMP4EVT1FLTCTL Register.....	4368
Figure 24-98. SDCOMP4EVT1FLTCLKCTL Register.....	4369
Figure 24-99. SDCOMP4LOCK Register.....	4370
Figure 25-1. CAN Block Diagram.....	4378
Figure 25-2. Accessing Message Objects Through IFx Registers.....	4379
Figure 25-3. CAN_MUX.....	4384
Figure 25-4. CAN Core in Silent Mode.....	4385
Figure 25-5. CAN Core in Loopback Mode.....	4386
Figure 25-6. CAN Core in External Loopback Mode.....	4387
Figure 25-7. CAN Core in Loopback Combined with Silent Mode.....	4388
Figure 25-8. CAN Interrupt Topology 1.....	4390

Figure 25-9. CAN Interrupt Topology 2.....	4390
Figure 25-10. Initialization of a Transmit Object.....	4393
Figure 25-11. Initialization of a Single Receive Object for Data Frames.....	4393
Figure 25-12. Initialization of a Single Receive Object for Remote Frames.....	4394
Figure 25-13. CPU Handling of a FIFO Buffer (Interrupt Driven).....	4399
Figure 25-14. Bit Timing.....	4400
Figure 25-15. Propagation Time Segment.....	4401
Figure 25-16. Synchronization on Late and Early Edges.....	4403
Figure 25-17. Filtering of Short Dominant Spikes.....	4404
Figure 25-18. Structure of the CAN Core's CAN Protocol Controller.....	4406
Figure 25-19. Data Transfer Between IF1 / IF2 Registers and Message RAM.....	4410
Figure 25-20. Structure of a Message Object.....	4411
Figure 25-21. Message RAM Representation in Debug Mode.....	4415
Figure 25-22. CAN_CTL Register.....	4423
Figure 25-23. CAN_ES Register.....	4426
Figure 25-24. CAN_ERRRC Register.....	4428
Figure 25-25. CAN_BTR Register.....	4429
Figure 25-26. CAN_INT Register.....	4431
Figure 25-27. CAN_TEST Register.....	4432
Figure 25-28. CAN_PERR Register.....	4434
Figure 25-29. CAN_RAM_INIT Register.....	4435
Figure 25-30. CAN_GLB_INT_EN Register.....	4436
Figure 25-31. CAN_GLB_INT_FLG Register.....	4437
Figure 25-32. CAN_GLB_INT_CLR Register.....	4438
Figure 25-33. CAN_ABOTR Register.....	4439
Figure 25-34. CAN_TXRQ_X Register.....	4440
Figure 25-35. CAN_TXRQ_21 Register.....	4441
Figure 25-36. CAN_NDAT_X Register.....	4442
Figure 25-37. CAN_NDAT_21 Register.....	4443
Figure 25-38. CAN_IPEN_X Register.....	4444
Figure 25-39. CAN_IPEN_21 Register.....	4445
Figure 25-40. CAN_MVAL_X Register.....	4446
Figure 25-41. CAN_MVAL_21 Register.....	4447
Figure 25-42. CAN_IP_MUX21 Register.....	4448
Figure 25-43. CAN_IF1CMD Register.....	4449
Figure 25-44. CAN_IF1MSK Register.....	4452
Figure 25-45. CAN_IF1ARB Register.....	4453
Figure 25-46. CAN_IF1MCTL Register.....	4455
Figure 25-47. CAN_IF1DATA Register.....	4457
Figure 25-48. CAN_IF1DATB Register.....	4458
Figure 25-49. CAN_IF2CMD Register.....	4459
Figure 25-50. CAN_IF2MSK Register.....	4462
Figure 25-51. CAN_IF2ARB Register.....	4463
Figure 25-52. CAN_IF2MCTL Register.....	4465
Figure 25-53. CAN_IF2DATA Register.....	4467
Figure 25-54. CAN_IF2DATB Register.....	4468
Figure 25-55. CAN_IF3OBS Register.....	4469
Figure 25-56. CAN_IF3MSK Register.....	4471
Figure 25-57. CAN_IF3ARB Register.....	4472
Figure 25-58. CAN_IF3MCTL Register.....	4473
Figure 25-59. CAN_IF3DATA Register.....	4475
Figure 25-60. CAN_IF3DATB Register.....	4476
Figure 25-61. CAN_IF3UPD Register.....	4477
Figure 26-1. EtherCAT IP Block Diagram.....	4484
Figure 26-2. Two-port ESC Description.....	4486
Figure 26-3. Two-port Block Diagram in EtherCAT Topology.....	4486
Figure 26-4. ESC PHY Interface Diagram.....	4489
Figure 26-5. PHY Management Interface Connectivity.....	4490
Figure 26-6. EtherCAT State Machine.....	4492
Figure 26-7. ESC Integration on MCU.....	4493
Figure 26-8. Interaction of ESCSS with the CPU Subsystem.....	4495



Figure 26-9. ESCSS Wrapper.....	4497
Figure 26-10. Clocking of ESC.....	4499
Figure 26-11. ESCSS General-Purpose Inputs Integration.....	4503
Figure 26-12. ESCSS General-Purpose Output Integration.....	4504
Figure 26-13. ESC SYNC and LATCH.....	4504
Figure 26-14. SYNC0 Signal Modes.....	4506
Figure 26-15. SYNC Integration for the HOST Intervention.....	4507
Figure 26-16. SYNC Event Muxing for Different Host DMA Triggers.....	4508
Figure 26-17. ESC Latch Input Integration.....	4509
Figure 26-18. SYNC Integration for Control Functions - PWM SYNC.....	4512
Figure 26-19. SYNC Integration for Control Functions – ECAP.....	4512
Figure 26-20. SYNC Integration for Signal Conditioning – CLB.....	4513
Figure 26-21. ESCSS_IPRENUM Register.....	4517
Figure 26-22. ESCSS_INTR_RIS Register.....	4518
Figure 26-23. ESCSS_INTR_MASK Register.....	4520
Figure 26-24. ESCSS_INTR_MIS Register.....	4522
Figure 26-25. ESCSS_INTR_CLR Register.....	4524
Figure 26-26. ESCSS_INTR_SET Register.....	4525
Figure 26-27. ESCSS_LATCH_SEL Register.....	4527
Figure 26-28. ESCSS_ACCESS_CTRL Register.....	4528
Figure 26-29. ESCSS_GPIN_DAT Register.....	4529
Figure 26-30. ESCSS_GPIN_PIPE Register.....	4530
Figure 26-31. ESCSS_GPIN_GRP_CAP_SEL Register.....	4531
Figure 26-32. ESCSS_GPOUT_DAT Register.....	4533
Figure 26-33. ESCSS_GPOUT_PIPE Register.....	4534
Figure 26-34. ESCSS_GPOUT_GRP_CAP_SEL Register.....	4535
Figure 26-35. ESCSS_MEM_TEST Register.....	4537
Figure 26-36. ESCSS_RESET_DEST_CONFIG Register.....	4538
Figure 26-37. ESCSS_SYNC0_CONFIG Register.....	4540
Figure 26-38. ESCSS_SYNC1_CONFIG Register.....	4541
Figure 26-39. ESCSS_CONFIG_LOCK Register.....	4543
Figure 26-40. ESCSS_MISC_IO_CONFIG Register.....	4544
Figure 26-41. ESCSS_PHY_IO_CONFIG Register.....	4545
Figure 26-42. ESCSS_SYNC_IO_CONFIG Register.....	4546
Figure 26-43. ESCSS_LATCH_IO_CONFIG Register.....	4547
Figure 26-44. ESCSS_GPIN_SEL Register.....	4548
Figure 26-45. ESCSS_GPOUT_SEL Register.....	4549
Figure 26-46. ESCSS_LED_CONFIG Register.....	4550
Figure 26-47. ESCSS_MISC_CONFIG Register.....	4551
Figure 27-1. FSI Transmitter (FSITX) CPU Interface.....	4557
Figure 27-2. FSI Receiver (FSIRX) CPU Interface with CLB.....	4558
Figure 27-3. FSI Transmitter Block Diagram.....	4566
Figure 27-4. FSI Transmitter Core Block Diagram.....	4567
Figure 27-5. FSI Receiver Block Diagram.....	4572
Figure 27-6. FSI Receiver Core Block Diagram.....	4573
Figure 27-7. Delay Line Control Circuit.....	4576
Figure 27-8. Flush Sequence Signals.....	4582
Figure 27-9. FSI with Internal Loopback.....	4583
Figure 27-10. FSI Multi-Node TDM Configuration.....	4586
Figure 27-11. FSI Transmitter Multi-Node TDM Multiplexing.....	4586
Figure 27-12. Generated Signals for FSI Multi-Node TDM Configuration.....	4587
Figure 27-13. FSI and CLB Multi-Node TDM Connections.....	4588
Figure 27-14. RX_TRIGx FSI Trigger.....	4589
Figure 27-15. FSITX as SPI Controller, Transmit Only.....	4591
Figure 27-16. FSIRX as SPI Peripheral, Receive Only.....	4592
Figure 27-17. FSITX and FSIRX as SPI Controller, Full Duplex.....	4593
Figure 27-18. Point to Point Connection.....	4594
Figure 27-19. TX_MAIN_CTRL Register.....	4601
Figure 27-20. TX_CLK_CTRL Register.....	4602
Figure 27-21. TX_OPER_CTRL_LO Register.....	4603
Figure 27-22. TX_OPER_CTRL_HI Register.....	4605

Figure 27-23. TX_FRAME_CTRL Register.....	4606
Figure 27-24. TX_FRAME_TAG_UDATA Register.....	4607
Figure 27-25. TX_BUF_PTR_LOAD Register.....	4608
Figure 27-26. TX_BUF_PTR_STS Register.....	4609
Figure 27-27. TX_PING_CTRL Register.....	4610
Figure 27-28. TX_PING_TAG Register.....	4611
Figure 27-29. TX_PING_TO_REF Register.....	4612
Figure 27-30. TX_PING_TO_CNT Register.....	4613
Figure 27-31. TX_INT_CTRL Register.....	4614
Figure 27-32. TX_DMA_CTRL Register.....	4616
Figure 27-33. TX_LOCK_CTRL Register.....	4617
Figure 27-34. TX_EVT_STS Register.....	4618
Figure 27-35. TX_EVT_CLR Register.....	4619
Figure 27-36. TX_EVT_FRC Register.....	4620
Figure 27-37. TX_USER_CRC Register.....	4621
Figure 27-38. TX_ECC_DATA Register.....	4622
Figure 27-39. TX_ECC_VAL Register.....	4623
Figure 27-40. TX_DLYLINE_CTRL Register.....	4624
Figure 27-41. TX_BUF_BASE_y Register.....	4625
Figure 27-42. RX_MAIN_CTRL Register.....	4628
Figure 27-43. RX_OPER_CTRL Register.....	4630
Figure 27-44. RX_FRAME_INFO Register.....	4632
Figure 27-45. RX_FRAME_TAG_UDATA Register.....	4633
Figure 27-46. RX_DMA_CTRL Register.....	4634
Figure 27-47. RX_EVT_STS Register.....	4635
Figure 27-48. RX_CRC_INFO Register.....	4638
Figure 27-49. RX_EVT_CLR Register.....	4639
Figure 27-50. RX_EVT_FRC Register.....	4641
Figure 27-51. RX_BUF_PTR_LOAD Register.....	4644
Figure 27-52. RX_BUF_PTR_STS Register.....	4645
Figure 27-53. RX_FRAME_WD_CTRL Register.....	4646
Figure 27-54. RX_FRAME_WD_REF Register.....	4647
Figure 27-55. RX_FRAME_WD_CNT Register.....	4648
Figure 27-56. RX_PING_WD_CTRL Register.....	4649
Figure 27-57. RX_PING_TAG Register.....	4650
Figure 27-58. RX_PING_WD_REF Register.....	4651
Figure 27-59. RX_PING_WD_CNT Register.....	4652
Figure 27-60. RX_INT1_CTRL Register.....	4653
Figure 27-61. RX_INT2_CTRL Register.....	4656
Figure 27-62. RX_LOCK_CTRL Register.....	4659
Figure 27-63. RX_ECC_DATA Register.....	4660
Figure 27-64. RX_ECC_VAL Register.....	4661
Figure 27-65. RX_ECC_SEC_DATA Register.....	4662
Figure 27-66. RX_ECC_LOG Register.....	4663
Figure 27-67. RX_FRAME_TAG_CMP Register.....	4664
Figure 27-68. RX_PING_TAG_CMP Register.....	4665
Figure 27-69. RX_TRIG_CTRL_0 Register.....	4666
Figure 27-70. RX_TRIG_WIDTH_0 Register.....	4667
Figure 27-71. RX_DLYLINE_CTRL Register.....	4668
Figure 27-72. RX_TRIG_CTRL_1 Register.....	4669
Figure 27-73. RX_TRIG_CTRL_2 Register.....	4670
Figure 27-74. RX_TRIG_CTRL_3 Register.....	4671
Figure 27-75. RX_VIS_1 Register.....	4672
Figure 27-76. RX_UDATA_FILTER Register.....	4673
Figure 27-77. RX_BUF_BASE_y Register.....	4674
Figure 28-1. Multiple I2C Modules Connected.....	4680
Figure 28-2. I2C Module Conceptual Block Diagram.....	4683
Figure 28-3. Clocking Diagram for the I2C Module.....	4683
Figure 28-4. Roles of the Clock Divide-Down Values (ICCL and ICCH).....	4684
Figure 28-5. Bit Transfer on the I2C bus.....	4685
Figure 28-6. I2C Target TX / RX Flowchart.....	4687

Figure 28-7. I2C Controller TX / RX Flowchart.....	4688
Figure 28-8. I2C Module START and STOP Conditions.....	4689
Figure 28-9. I2C Module Data Transfer (7-Bit Addressing with 8-bit Data Configuration Shown).....	4690
Figure 28-10. I2C Module 7-Bit Addressing Format (FDF = 0, XA = 0 in I2CMDR).....	4691
Figure 28-11. I2C Module 10-Bit Addressing Format (FDF = 0, XA = 1 in I2CMDR).....	4691
Figure 28-12. I2C Module Free Data Format (FDF = 1 in I2CMDR).....	4692
Figure 28-13. Repeated START Condition (in This Case, 7-Bit Addressing Format).....	4692
Figure 28-14. Synchronization of Two I2C Clock Generators During Arbitration.....	4693
Figure 28-15. Arbitration Procedure Between Two Controller-Transmitters.....	4694
Figure 28-16. Pin Diagram Showing the Effects of the Digital Loopback Mode (DLB) Bit.....	4695
Figure 28-17. Enable Paths of the I2C Interrupt Requests.....	4698
Figure 28-18. Backwards Compatibility Mode and Forward Compatibility Bit, Target Transmitter.....	4699
Figure 28-19. I2C FIFO Interrupt.....	4700
Figure 28-20. I2COAR Register.....	4704
Figure 28-21. I2CIER Register.....	4705
Figure 28-22. I2CSTR Register.....	4706
Figure 28-23. I2CCLKL Register.....	4710
Figure 28-24. I2CCLKH Register.....	4711
Figure 28-25. I2CCNT Register.....	4712
Figure 28-26. I2CDRR Register.....	4713
Figure 28-27. I2CTAR Register.....	4714
Figure 28-28. I2CDXR Register.....	4715
Figure 28-29. I2CMDR Register.....	4716
Figure 28-30. I2CISRC Register.....	4720
Figure 28-31. I2CEMDR Register.....	4721
Figure 28-32. I2CPSC Register.....	4722
Figure 28-33. I2CFFTX Register.....	4723
Figure 28-34. I2CFFRX Register.....	4725
Figure 29-1. PMBus Module Block Diagram.....	4730
Figure 29-2. Quick Command Message.....	4732
Figure 29-3. Send Byte Message With and Without PEC.....	4733
Figure 29-4. Receive Byte Message With and Without PEC.....	4733
Figure 29-5. Write Byte and Write Word Messages With and Without PEC.....	4734
Figure 29-6. Read Byte and Read Word Messages With and Without PEC.....	4735
Figure 29-7. Process Call Message With and Without PEC.....	4736
Figure 29-8. Block Write Message With and Without PEC.....	4736
Figure 29-9. Block Read Message With and Without PEC.....	4737
Figure 29-10. Block Write-Block Read Process Call Message With and Without PEC.....	4738
Figure 29-11. Alert Response Message.....	4738
Figure 29-12. Extended Command Write Byte and Write Word Messages With and Without PEC.....	4739
Figure 29-13. Extended Command Read Byte and Read Word Messages With and Without PEC.....	4740
Figure 29-14. Group Command Message With and Without PEC.....	4741
Figure 29-15. Quick Command Message.....	4742
Figure 29-16. Send Byte Message With and Without PEC.....	4743
Figure 29-17. Receive Byte Message With and Without PEC.....	4743
Figure 29-18. Write Byte and Write Word Messages With and Without PEC.....	4744
Figure 29-19. Read Byte and Read Word Messages With and Without PEC.....	4745
Figure 29-20. Process Call Message With and Without PEC.....	4746
Figure 29-21. Block Write Message With and Without PEC.....	4747
Figure 29-22. Block Read Message With and Without PEC.....	4748
Figure 29-23. Block Write-Block Read Process Call Message With and Without PEC.....	4749
Figure 29-24. Alert Response Message.....	4749
Figure 29-25. Extended Command Write Byte and Write Word Messages With and Without PEC.....	4750
Figure 29-26. Extended Command Read Byte and Read Word Messages With and Without PEC.....	4751
Figure 29-27. Group Command Message With and Without PEC.....	4752
Figure 29-28. PMBCCR Register.....	4754
Figure 29-29. PMBTXBUF Register.....	4756
Figure 29-30. PMBRXBUF Register.....	4757
Figure 29-31. PMBACK Register.....	4758
Figure 29-32. PMBSTS Register.....	4759
Figure 29-33. PMBINTM Register.....	4761

Figure 29-34. PMBTCR Register.....	4763
Figure 29-35. PMBHSTA Register.....	4765
Figure 29-36. PMBCTRL Register.....	4766
Figure 29-37. PMBTIMCTL Register.....	4768
Figure 29-38. PMBTIMCLK Register.....	4769
Figure 29-39. PMBTIMSTSETUP Register.....	4770
Figure 29-40. PMBTIMBIDLE Register.....	4771
Figure 29-41. PMBTIMLOWTIMOUT Register.....	4772
Figure 29-42. PMBTIMHIGHTIMOUT Register.....	4773
Figure 30-1. SCI CPU Interface.....	4776
Figure 30-2. Serial Communications Interface (SCI) Module Block Diagram.....	4778
Figure 30-3. Typical SCI Data Frame Formats.....	4780
Figure 30-4. Idle-Line Multiprocessor Communication Format.....	4782
Figure 30-5. Double-Buffered WUT and TXSHF.....	4783
Figure 30-6. Address-Bit Multiprocessor Communication Format.....	4784
Figure 30-7. SCI Asynchronous Communications Format.....	4785
Figure 30-8. SCI RX Signals in Communication Modes.....	4786
Figure 30-9. SCI TX Signals in Communications Mode.....	4787
Figure 30-10. SCI FIFO Interrupt Flags and Enable Logic.....	4791
Figure 30-11. SCICCR Register.....	4796
Figure 30-12. SCICTL1 Register.....	4798
Figure 30-13. SCIHBAUD Register.....	4800
Figure 30-14. SCILBAUD Register.....	4801
Figure 30-15. SCICTL2 Register.....	4802
Figure 30-16. SCIRXST Register.....	4804
Figure 30-17. SCIRXEMU Register.....	4807
Figure 30-18. SCIRXBUF Register.....	4808
Figure 30-19. SCITXBUF Register.....	4810
Figure 30-20. SCIFFTX Register.....	4811
Figure 30-21. SCIFFRX Register.....	4813
Figure 30-22. SCIFFCT Register.....	4815
Figure 30-23. SCIPRI Register.....	4816
Figure 31-1. SPI CPU Interface.....	4821
Figure 31-2. SPI Interrupt Flags and Enable Logic Generation.....	4824
Figure 31-3. SPI DMA Trigger Diagram.....	4825
Figure 31-4. SPI Controller/Peripheral Connection.....	4826
Figure 31-5. SPI Module Controller Configuration.....	4828
Figure 31-6. SPI Module Peripheral Configuration.....	4829
Figure 31-7. SPICLK Signal Options.....	4832
Figure 31-8. SPI: SPICLK-LSPCLK Characteristic when (BRR + 1) is Odd, BRR > 3, and CLKPOLARITY = 1.....	4833
Figure 31-9. SPI 3-wire Controller Mode.....	4835
Figure 31-10. SPI 3-wire Peripheral Mode.....	4836
Figure 31-11. Five Bits per Character.....	4839
Figure 31-12. SPI Digital Audio Receiver Configuration Using Two SPIs.....	4842
Figure 31-13. Standard Right-Justified Digital Audio Data Format.....	4842
Figure 31-14. SPICCR Register.....	4847
Figure 31-15. SPICTL Register.....	4849
Figure 31-16. SPISTS Register.....	4851
Figure 31-17. SPIBRR Register.....	4853
Figure 31-18. SPIRXEMU Register.....	4854
Figure 31-19. SPIRXBUF Register.....	4855
Figure 31-20. SPITXBUF Register.....	4856
Figure 31-21. SPIDAT Register.....	4857
Figure 31-22. SPIFFTX Register.....	4858
Figure 31-23. SPIFFRX Register.....	4860
Figure 31-24. SPIFFCT Register.....	4862
Figure 31-25. SPIPRI Register.....	4863
Figure 32-1. USB Block Diagram.....	4868
Figure 32-2. USB Scheme.....	4869
Figure 32-3. USBFADDR Register.....	4890
Figure 32-4. USBPOWER Register.....	4891

Figure 32-5. USBTXIS Register.....	4892
Figure 32-6. USBRXIS Register.....	4893
Figure 32-7. USBTXIE Register.....	4894
Figure 32-8. USBRXIE Register.....	4895
Figure 32-9. USBIS Register.....	4896
Figure 32-10. USBIE Register.....	4897
Figure 32-11. USBFRAME Register.....	4898
Figure 32-12. USBEPIDX Register.....	4899
Figure 32-13. USBTEST Register.....	4900
Figure 32-14. USBFIFO0 Register.....	4901
Figure 32-15. USBFIFO1 Register.....	4902
Figure 32-16. USBFIFO2 Register.....	4903
Figure 32-17. USBFIFO3 Register.....	4904
Figure 32-18. USBDEVCTL Register.....	4905
Figure 32-19. USBTXFIFOSZ Register.....	4907
Figure 32-20. USBRXFIFOSZ Register.....	4908
Figure 32-21. USBTXFIFOADD Register.....	4909
Figure 32-22. USBRXFIFOADD Register.....	4918
Figure 32-23. USBCONTIM Register.....	4927
Figure 32-24. USBFSEOF Register.....	4928
Figure 32-25. USBLSEOF Register.....	4929
Figure 32-26. USBTXFUNCADDR0 Register.....	4930
Figure 32-27. USBTXHUBADDR0 Register.....	4931
Figure 32-28. USBTXHUBPORT0 Register.....	4932
Figure 32-29. USBTXFUNCADDR1 Register.....	4933
Figure 32-30. USBTXHUBADDR1 Register.....	4934
Figure 32-31. USBTXHUBPORT1 Register.....	4935
Figure 32-32. USBRXFUNCADDR1 Register.....	4936
Figure 32-33. USBRXHUBADDR1 Register.....	4937
Figure 32-34. USBRXHUBPORT1 Register.....	4938
Figure 32-35. USBTXFUNCADDR2 Register.....	4939
Figure 32-36. USBTXHUBADDR2 Register.....	4940
Figure 32-37. USBTXHUBPORT2 Register.....	4941
Figure 32-38. USBRXFUNCADDR2 Register.....	4942
Figure 32-39. USBRXHUBADDR2 Register.....	4943
Figure 32-40. USBRXHUBPORT2 Register.....	4944
Figure 32-41. USBTXFUNCADDR3 Register.....	4945
Figure 32-42. USBTXHUBADDR3 Register.....	4946
Figure 32-43. USBTXHUBPORT3 Register.....	4947
Figure 32-44. USBRXFUNCADDR3 Register.....	4948
Figure 32-45. USBRXHUBADDR3 Register.....	4949
Figure 32-46. USBRXHUBPORT3 Register.....	4950
Figure 32-47. USBCSRL0 Register.....	4951
Figure 32-48. USBCSRH0 Register.....	4953
Figure 32-49. USBCOUNT0 Register.....	4954
Figure 32-50. USBTYPE0 Register.....	4955
Figure 32-51. USBNAKLMT Register.....	4956
Figure 32-52. USBTXMAXP1 Register.....	4957
Figure 32-53. USBTXCSRL1 Register.....	4958
Figure 32-54. USBTXCSRH1 Register.....	4960
Figure 32-55. USBRXMAXP1 Register.....	4962
Figure 32-56. USBRXCSRL1 Register.....	4963
Figure 32-57. USBRXCSRH1 Register.....	4965
Figure 32-58. USBRXCOUNT1 Register.....	4967
Figure 32-59. USBTXTYPE1 Register.....	4968
Figure 32-60. USBTXINTERVAL1 Register.....	4969
Figure 32-61. USBRXTYPE1 Register.....	4970
Figure 32-62. USBRXINTERVAL1 Register.....	4971
Figure 32-63. USBTXMAXP2 Register.....	4972
Figure 32-64. USBTXCSRL2 Register.....	4973
Figure 32-65. USBTXCSRH2 Register.....	4975



Figure 32-66. USBRXMAXP2 Register.....	4977
Figure 32-67. USBRXCSRL2 Register.....	4978
Figure 32-68. USBRXCSRH2 Register.....	4980
Figure 32-69. USBRXCOUNT2 Register.....	4982
Figure 32-70. USBTXTYPE2 Register.....	4983
Figure 32-71. USBTXINTERVAL2 Register.....	4984
Figure 32-72. USBRXTYPE2 Register.....	4985
Figure 32-73. USBRXINTERVAL2 Register.....	4986
Figure 32-74. USBTXMAXP3 Register.....	4987
Figure 32-75. USBTXCSRL3 Register.....	4988
Figure 32-76. USBTXCSRH3 Register.....	4990
Figure 32-77. USBRXMAXP3 Register.....	4992
Figure 32-78. USBRXCSRL3 Register.....	4993
Figure 32-79. USBRXCSRH3 Register.....	4995
Figure 32-80. USBRXCOUNT3 Register.....	4997
Figure 32-81. USBTXTYPE3 Register.....	4998
Figure 32-82. USBTXINTERVAL3 Register.....	4999
Figure 32-83. USBRXTYPE3 Register.....	5000
Figure 32-84. USBRXINTERVAL3 Register.....	5001
Figure 32-85. USBRQPKTCOUNT1 Register.....	5002
Figure 32-86. USBRQPKTCOUNT2 Register.....	5003
Figure 32-87. USBRQPKTCOUNT3 Register.....	5004
Figure 32-88. USBRXDPKTBUFDIS Register.....	5005
Figure 32-89. USBTXDPKTBUFDIS Register.....	5006
Figure 32-90. USBEPC Register.....	5007
Figure 32-91. USBEPCRIS Register.....	5009
Figure 32-92. USBEPCIM Register.....	5010
Figure 32-93. USBEPCISC Register.....	5011
Figure 32-94. USBDRRIS Register.....	5012
Figure 32-95. USBDRIM Register.....	5013
Figure 32-96. USBDRISC Register.....	5014
Figure 32-97. USBGPCS Register.....	5015
Figure 32-98. USBVDC Register.....	5016
Figure 32-99. USBVDCRIS Register.....	5017
Figure 32-100. USBVDCIM Register.....	5018
Figure 32-101. USBVDCISC Register.....	5019
Figure 32-102. USBIDVRIS Register.....	5020
Figure 32-103. USBIDVIM Register.....	5021
Figure 32-104. USBIDVISC Register.....	5022
Figure 32-105. USBDMASEL Register.....	5023
Figure 32-106. USB_GLB_INT_EN Register.....	5025
Figure 32-107. USB_GLB_INT_FLG Register.....	5026
Figure 32-108. USB_GLB_INT_FLG_CLR Register.....	5027
Figure 32-109. USBDMARIS Register.....	5028
Figure 32-110. USBDMAIM Register.....	5029
Figure 32-111. USBDMAISC Register.....	5031
Figure 33-1. AES Block Diagram.....	5051
Figure 33-2. AES - GCM Operation.....	5055
Figure 33-3. AES - CCM Operation.....	5056
Figure 33-4. AES - XTS Operation.....	5057
Figure 33-5. AES - ECB Feedback Mode.....	5058
Figure 33-6. AES - CBC Feedback Mode.....	5059
Figure 33-7. AES Encryption With CTR/ICM Mode.....	5060
Figure 33-8. AES - CFB Feedback Mode.....	5061
Figure 33-9. AES - F8 Mode.....	5062
Figure 33-10. AES - F9 Operation.....	5063
Figure 33-11. AES - CBC-MAC Authentication Mode.....	5064
Figure 33-12. AES Polling Mode.....	5068
Figure 33-13. AES Interrupt Service.....	5070
Figure 33-14. AES_KEY2_6 Register.....	5075
Figure 33-15. AES_KEY2_7 Register.....	5076



Figure 33-16. AES_KEY2_4 Register.....	5077
Figure 33-17. AES_KEY2_5 Register.....	5078
Figure 33-18. AES_KEY2_2 Register.....	5079
Figure 33-19. AES_KEY2_3 Register.....	5080
Figure 33-20. AES_KEY2_0 Register.....	5081
Figure 33-21. AES_KEY2_1 Register.....	5082
Figure 33-22. AES_KEY1_6 Register.....	5083
Figure 33-23. AES_KEY1_7 Register.....	5084
Figure 33-24. AES_KEY1_4 Register.....	5085
Figure 33-25. AES_KEY1_5 Register.....	5086
Figure 33-26. AES_KEY1_2 Register.....	5087
Figure 33-27. AES_KEY1_3 Register.....	5088
Figure 33-28. AES_KEY1_0 Register.....	5089
Figure 33-29. AES_KEY1_1 Register.....	5090
Figure 33-30. AES_IV_IN_OUT_0 Register.....	5091
Figure 33-31. AES_IV_IN_OUT_1 Register.....	5092
Figure 33-32. AES_IV_IN_OUT_2 Register.....	5093
Figure 33-33. AES_IV_IN_OUT_3 Register.....	5094
Figure 33-34. AES_CTRL Register.....	5095
Figure 33-35. AES_C_LENGTH_0 Register.....	5099
Figure 33-36. AES_C_LENGTH_1 Register.....	5100
Figure 33-37. AES_AUTH_LENGTH Register.....	5101
Figure 33-38. AES_DATA_IN_OUT_0 Register.....	5102
Figure 33-39. AES_DATA_IN_OUT_1 Register.....	5103
Figure 33-40. AES_DATA_IN_OUT_2 Register.....	5104
Figure 33-41. AES_DATA_IN_OUT_3 Register.....	5105
Figure 33-42. AES_TAG_OUT_0 Register.....	5106
Figure 33-43. AES_TAG_OUT_1 Register.....	5107
Figure 33-44. AES_TAG_OUT_2 Register.....	5108
Figure 33-45. AES_TAG_OUT_3 Register.....	5109
Figure 33-46. AES_REV Register.....	5110
Figure 33-47. AES_SYSCONFIG Register.....	5111
Figure 33-48. AES_SYSSTATUS Register.....	5113
Figure 33-49. AES_IRQSTATUS Register.....	5114
Figure 33-50. AES_IRQENABLE Register.....	5115
Figure 33-51. AES_DIRTY_BITS Register.....	5116
Figure 33-52. AES_GLB_INT_FLG Register.....	5118
Figure 33-53. AES_GLB_INT_CLR Register.....	5119
Figure 34-1. EPG Overview Block Diagram.....	5124
Figure 34-2. EPG Detailed Block Diagram.....	5125
Figure 34-3. EPG Clock Generator.....	5126
Figure 34-4. EPG Clock Stop.....	5127
Figure 34-5. EPG Signal Generator Detailed Overview.....	5129
Figure 34-6. EPG Peripheral Signal Muxing.....	5133
Figure 34-7. EPG Interrupt.....	5141
Figure 34-8. GCTL0 Register.....	5145
Figure 34-9. GCTL1 Register.....	5147
Figure 34-10. GCTL2 Register.....	5148
Figure 34-11. GCTL3 Register.....	5150
Figure 34-12. EPGLOCK Register.....	5154
Figure 34-13. EPGCOMMIT Register.....	5155
Figure 34-14. GINTSTS Register.....	5156
Figure 34-15. GINTEN Register.....	5157
Figure 34-16. GINTCLR Register.....	5158
Figure 34-17. GINTFRC Register.....	5159
Figure 34-18. CLKDIV0_CTL0 Register.....	5160
Figure 34-19. CLKDIV0_CLKOFFSET Register.....	5161
Figure 34-20. CLKDIV1_CTL0 Register.....	5162
Figure 34-21. CLKDIV1_CLKOFFSET Register.....	5163
Figure 34-22. SIGGEN0_CTL0 Register.....	5164
Figure 34-23. SIGGEN0_CTL1 Register.....	5166

Figure 34-24. SIGGEN0_DATA0 Register.....	5167
Figure 34-25. SIGGEN0_DATA1 Register.....	5168
Figure 34-26. SIGGEN0_DATA0_ACTIVE Register.....	5169
Figure 34-27. SIGGEN0_DATA1_ACTIVE Register.....	5170
Figure 34-28. REVISION Register.....	5171
Figure 34-29. EPGMXSEL0 Register.....	5173
Figure 34-30. EPGMXSELLOCK Register.....	5176
Figure 34-31. EPGMXSELCOMMIT Register.....	5177
Figure 35-1. MCAN Module Overview.....	5181
Figure 35-2. MCAN Typical Bus Wiring.....	5182
Figure 35-3. MCAN Integration.....	5184
Figure 35-4. MCAN Block Diagram.....	5186
Figure 35-5. CAN FD Frame.....	5189
Figure 35-6. CAN Bit Timing.....	5191
Figure 35-7. Transmitter Delay Measurement.....	5192
Figure 35-8. Connection of Signals in Bus Monitoring Mode.....	5193
Figure 35-9. Auto Wakeup Enabled Exit from Power Down.....	5196
Figure 35-10. External Loop Back Mode.....	5197
Figure 35-11. Internal Loop Back Mode.....	5198
Figure 35-12. External Timestamp Counter Interrupt.....	5199
Figure 35-13. Standard Message ID Filter Path.....	5204
Figure 35-14. Extended Message ID Filter Path.....	5205
Figure 35-15. Rx FIFO Status.....	5206
Figure 35-16. Rx FIFO Overflow Handling.....	5207
Figure 35-17. Mixed Dedicated Tx Buffers /Tx FIFO (example).....	5211
Figure 35-18. Mixed Dedicated Tx Buffers /Tx Queue (example).....	5211
Figure 35-19. Message RAM Configuration.....	5213
Figure 35-20. Rx Buffer/Rx FIFO Element Structure.....	5214
Figure 35-21. Tx Buffer Element Structure.....	5216
Figure 35-22. Tx Event FIFO Element Structure.....	5218
Figure 35-23. Standard Message ID Filter Element Structure.....	5219
Figure 35-24. Extended Message ID Filter Element Structure.....	5221
Figure 35-25. MCANSS_PID Register.....	5225
Figure 35-26. MCANSS_CTRL Register.....	5226
Figure 35-27. MCANSS_STAT Register.....	5227
Figure 35-28. MCANSS_ICS Register.....	5228
Figure 35-29. MCANSS_IRS Register.....	5229
Figure 35-30. MCANSS_IECS Register.....	5230
Figure 35-31. MCANSS_IE Register.....	5231
Figure 35-32. MCANSS_IES Register.....	5232
Figure 35-33. MCANSS_EOI Register.....	5233
Figure 35-34. MCANSS_EXT_TS_PRESCALER Register.....	5234
Figure 35-35. MCANSS_EXT_TS_UNSERVICED_INTR_CNTR Register.....	5235
Figure 35-36. MCAN_CREL Register.....	5238
Figure 35-37. MCAN_ENDN Register.....	5239
Figure 35-38. MCAN_DBTP Register.....	5240
Figure 35-39. MCAN_TEST Register.....	5242
Figure 35-40. MCAN_RWD Register.....	5243
Figure 35-41. MCAN_CCCR Register.....	5244
Figure 35-42. MCAN_NBTP Register.....	5247
Figure 35-43. MCAN_TSCC Register.....	5249
Figure 35-44. MCAN_TSCV Register.....	5250
Figure 35-45. MCAN_TOCC Register.....	5251
Figure 35-46. MCAN_TOCV Register.....	5252
Figure 35-47. MCAN_ECR Register.....	5253
Figure 35-48. MCAN_PSR Register.....	5254
Figure 35-49. MCAN_TDCR Register.....	5257
Figure 35-50. MCAN_IR Register.....	5258
Figure 35-51. MCAN_IE Register.....	5262
Figure 35-52. MCAN_ILS Register.....	5264
Figure 35-53. MCAN_ILE Register.....	5267

Figure 35-54. MCAN_GFC Register.....	5268
Figure 35-55. MCAN_SIDFC Register.....	5269
Figure 35-56. MCAN_XIDFC Register.....	5270
Figure 35-57. MCAN_XIDAM Register.....	5271
Figure 35-58. MCAN_HPMS Register.....	5272
Figure 35-59. MCAN_NDAT1 Register.....	5273
Figure 35-60. MCAN_NDAT2 Register.....	5276
Figure 35-61. MCAN_RXF0C Register.....	5279
Figure 35-62. MCAN_RXF0S Register.....	5280
Figure 35-63. MCAN_RXF0A Register.....	5281
Figure 35-64. MCAN_RXBC Register.....	5282
Figure 35-65. MCAN_RXF1C Register.....	5283
Figure 35-66. MCAN_RXF1S Register.....	5284
Figure 35-67. MCAN_RXF1A Register.....	5285
Figure 35-68. MCAN_RXESC Register.....	5286
Figure 35-69. MCAN_TXBC Register.....	5288
Figure 35-70. MCAN_TXFQS Register.....	5290
Figure 35-71. MCAN_TXESC Register.....	5291
Figure 35-72. MCAN_TXBRP Register.....	5292
Figure 35-73. MCAN_TXBAR Register.....	5295
Figure 35-74. MCAN_TXBCR Register.....	5297
Figure 35-75. MCAN_TXBTO Register.....	5299
Figure 35-76. MCAN_TXBCF Register.....	5301
Figure 35-77. MCAN_TXBTIE Register.....	5303
Figure 35-78. MCAN_TXBCIE Register.....	5307
Figure 35-79. MCAN_TXEFC Register.....	5311
Figure 35-80. MCAN_TXEFS Register.....	5312
Figure 35-81. MCAN_TXEFA Register.....	5313
Figure 35-82. MCANERR_REV Register.....	5316
Figure 35-83. MCANERR_VECTOR Register.....	5317
Figure 35-84. MCANERR_STAT Register.....	5318
Figure 35-85. MCANERR_WRAP_REV Register.....	5319
Figure 35-86. MCANERR_CTRL Register.....	5320
Figure 35-87. MCANERR_ERR_CTRL1 Register.....	5322
Figure 35-88. MCANERR_ERR_CTRL2 Register.....	5323
Figure 35-89. MCANERR_ERR_STAT1 Register.....	5324
Figure 35-90. MCANERR_ERR_STAT2 Register.....	5326
Figure 35-91. MCANERR_ERR_STAT3 Register.....	5327
Figure 35-92. MCANERR_SEC_EOI Register.....	5328
Figure 35-93. MCANERR_SEC_STATUS Register.....	5329
Figure 35-94. MCANERR_SEC_ENABLE_SET Register.....	5330
Figure 35-95. MCANERR_SEC_ENABLE_CLR Register.....	5331
Figure 35-96. MCANERR_DED_EOI Register.....	5332
Figure 35-97. MCANERR_DED_STATUS Register.....	5333
Figure 35-98. MCANERR_DED_ENABLE_SET Register.....	5334
Figure 35-99. MCANERR_DED_ENABLE_CLR Register.....	5335
Figure 35-100. MCANERR_AGGR_ENABLE_SET Register.....	5336
Figure 35-101. MCANERR_AGGR_ENABLE_CLR Register.....	5337
Figure 35-102. MCANERR_AGGR_STATUS_SET Register.....	5338
Figure 35-103. MCANERR_AGGR_STATUS_CLR Register.....	5339
Figure 36-1. UART Module Block Diagram.....	5346
Figure 36-2. UART Character Frame.....	5346
Figure 36-3. IrDA Data Modulation.....	5349
Figure 36-4. UARTDR Register.....	5357
Figure 36-5. UARTRSR Register.....	5359
Figure 36-6. UARTFR Register.....	5361
Figure 36-7. UARTILPR Register.....	5363
Figure 36-8. UARTIBRD Register.....	5364
Figure 36-9. UARTFBRD Register.....	5365
Figure 36-10. UARTLCRH Register.....	5366
Figure 36-11. UARTCTL Register.....	5368

Figure 36-12. UARTIFLS Register.....	5370
Figure 36-13. UARTIM Register.....	5371
Figure 36-14. UARTRIS Register.....	5373
Figure 36-15. UARTMIS Register.....	5375
Figure 36-16. UARTICR Register.....	5377
Figure 36-17. UARTDMACTL Register.....	5379
Figure 36-18. UART_GLB_INT_EN Register.....	5380
Figure 36-19. UART_GLB_INT_FLG Register.....	5381
Figure 36-20. UART_GLB_INT_CLR Register.....	5382
Figure 36-21. UART9BITADDR Register.....	5383
Figure 36-22. UART9BITAMASK Register.....	5384
Figure 36-23. UARTPP Register.....	5385
Figure 36-24. UARTPeriphID4 Register.....	5386
Figure 36-25. UARTPeriphID5 Register.....	5387
Figure 36-26. UARTPeriphID6 Register.....	5388
Figure 36-27. UARTPeriphID7 Register.....	5389
Figure 36-28. UARTPeriphID0 Register.....	5390
Figure 36-29. UARTPeriphID1 Register.....	5391
Figure 36-30. UARTPeriphID2 Register.....	5392
Figure 36-31. UARTPeriphID3 Register.....	5393
Figure 36-32. UARTPCellID0 Register.....	5394
Figure 36-33. UARTPCellID1 Register.....	5395
Figure 36-34. UARTPCellID2 Register.....	5396
Figure 36-35. UARTPCellID3 Register.....	5397
Figure 36-36. UAARTECR Register.....	5399
Figure 37-1. SCI Block Diagram.....	5406
Figure 37-2. SCI/LIN Block Diagram.....	5407
Figure 37-3. Typical SCI Data Frame Formats.....	5408
Figure 37-4. Asynchronous Communication Bit Timing.....	5409
Figure 37-5. Superfractional Divider Example.....	5412
Figure 37-6. Idle-Line Multiprocessor Communication Format.....	5414
Figure 37-7. Address-Bit Multiprocessor Communication Format.....	5415
Figure 37-8. Receive Buffers.....	5416
Figure 37-9. Transmit Buffers.....	5417
Figure 37-10. General Interrupt Scheme.....	5418
Figure 37-11. Interrupt Generation for Given Flags.....	5419
Figure 37-12. LIN Protocol Message Frame Format: Commander Header and Responder Peripheral Response.....	5427
Figure 37-13. Header 3 Fields: Synch Break, Synch, and ID.....	5427
Figure 37-14. Response Format of LIN Message Frame.....	5428
Figure 37-15. Message Header in Terms of $T_{bit}$ .....	5431
Figure 37-16. ID Field.....	5432
Figure 37-17. Measurements for Synchronization.....	5434
Figure 37-18. Synchronization Validation Process and Baud Rate Adjustment.....	5435
Figure 37-19. Optional Embedded Checksum in Response for Extended Frames.....	5436
Figure 37-20. Checksum Compare and Send for Extended Frames.....	5437
Figure 37-21. TXRX Error Detector.....	5439
Figure 37-22. Classic Checksum Generation at Transmitting Node.....	5440
Figure 37-23. LIN 2.0-Compliant Checksum Generation at Transmitting Node.....	5440
Figure 37-24. ID Reception, Filtering, and Validation.....	5441
Figure 37-25. LIN Message Frame Showing LIN Interrupt Timing and Sequence.....	5445
Figure 37-26. Wakeup Signal Generation.....	5449
Figure 37-27. SCIGCR0 Register.....	5455
Figure 37-28. SCIGCR1 Register.....	5456
Figure 37-29. SCIGCR2 Register.....	5461
Figure 37-30. SCISSETINT Register.....	5463
Figure 37-31. SCICLEARINT Register.....	5467
Figure 37-32. SCISSETINTLVL Register.....	5470
Figure 37-33. SCICLEARINTLVL Register.....	5473
Figure 37-34. SCIFLR Register.....	5476
Figure 37-35. SCIINTVECT0 Register.....	5484
Figure 37-36. SCIINTVECT1 Register.....	5485

Figure 37-37. SCIFORMAT Register.....	5486
Figure 37-38. BRSR Register.....	5487
Figure 37-39. SCIED Register.....	5489
Figure 37-40. SCIRD Register.....	5490
Figure 37-41. SCITD Register.....	5491
Figure 37-42. SCPIO0 Register.....	5492
Figure 37-43. SCPIO2 Register.....	5493
Figure 37-44. LINCMP Register.....	5494
Figure 37-45. LINRD0 Register.....	5495
Figure 37-46. LINRD1 Register.....	5496
Figure 37-47. LINMASK Register.....	5497
Figure 37-48. LINID Register.....	5498
Figure 37-49. LINTD0 Register.....	5499
Figure 37-50. LINTD1 Register.....	5500
Figure 37-51. MBRSR Register.....	5501
Figure 37-52. IODFTCTRL Register.....	5502
Figure 37-53. LIN_GLB_INT_EN Register.....	5505
Figure 37-54. LIN_GLB_INT_FLG Register.....	5506
Figure 37-55. LIN_GLB_INT_CLR Register.....	5507
Figure 38-1. LCM Block Diagram.....	5513
Figure 38-2. Mismatch Test Simplified Example.....	5518
Figure 38-3. REVISION Register.....	5522
Figure 38-4. LCM_CONTROL Register.....	5523
Figure 38-5. LCM_STATUS Register.....	5526
Figure 38-6. LCM_STATUS_CLEAR Register.....	5528
Figure 38-7. PARITY_TEST Register.....	5530
Figure 38-8. LCM_LOCK Register.....	5531
Figure 38-9. LCM_COMMIT Register.....	5533

## List of Tables

Table 1-1. C2000Ware Root Directories.....	128
Table 2-1. TMU Supported Instructions.....	132
Table 3-1. Reset Signals.....	136
Table 3-2. PIE Channel Mapping.....	144
Table 3-3. CPU Interrupt Vectors.....	147
Table 3-4. PIE Interrupt Vectors.....	148
Table 3-5. Access to EALLOW-Protected Registers.....	154
Table 3-6. Clock Connections Sorted by Clock Domain.....	162
Table 3-7. Clock Source (OSCCLK) Failure Detection.....	168
Table 3-8. Example Watchdog Key Sequences.....	173
Table 3-9. Local Shared RAM.....	178
Table 3-10. Global Shared RAM.....	179
Table 3-11. Error Handling in Different Scenarios.....	185
Table 3-12. Mapping of ECC Bits in Read Data from ECC/Parity Address Map.....	186
Table 3-13. Mapping of Parity Bits in Read Data from ECC/Parity Address Map.....	186
Table 3-14. System Control Registers Impacted.....	195
Table 3-15. MCUCNF Registers.....	196
Table 3-16. SYSCTRL Base Address Table.....	200
Table 3-17. LFU Base Address Table.....	201
Table 3-18. CPUTIMER_REGS Registers.....	202
Table 3-19. CPUTIMER_REGS Access Type Codes.....	202
Table 3-20. TIM Register Field Descriptions.....	203
Table 3-21. PRD Register Field Descriptions.....	204
Table 3-22. TCR Register Field Descriptions.....	205
Table 3-23. TPR Register Field Descriptions.....	207
Table 3-24. TPRH Register Field Descriptions.....	208
Table 3-25. PIE_CTRL_REGS Registers.....	209
Table 3-26. PIE_CTRL_REGS Access Type Codes.....	209
Table 3-27. PIECTRL Register Field Descriptions.....	211
Table 3-28. PIEACK Register Field Descriptions.....	212



Table 3-29. PIEIER1 Register Field Descriptions.....	213
Table 3-30. PIEIFR1 Register Field Descriptions.....	215
Table 3-31. PIEIER2 Register Field Descriptions.....	217
Table 3-32. PIEIFR2 Register Field Descriptions.....	219
Table 3-33. PIEIER3 Register Field Descriptions.....	221
Table 3-34. PIEIFR3 Register Field Descriptions.....	223
Table 3-35. PIEIER4 Register Field Descriptions.....	225
Table 3-36. PIEIFR4 Register Field Descriptions.....	227
Table 3-37. PIEIER5 Register Field Descriptions.....	229
Table 3-38. PIEIFR5 Register Field Descriptions.....	231
Table 3-39. PIEIER6 Register Field Descriptions.....	233
Table 3-40. PIEIFR6 Register Field Descriptions.....	235
Table 3-41. PIEIER7 Register Field Descriptions.....	237
Table 3-42. PIEIFR7 Register Field Descriptions.....	239
Table 3-43. PIEIER8 Register Field Descriptions.....	241
Table 3-44. PIEIFR8 Register Field Descriptions.....	243
Table 3-45. PIEIER9 Register Field Descriptions.....	245
Table 3-46. PIEIFR9 Register Field Descriptions.....	247
Table 3-47. PIEIER10 Register Field Descriptions.....	249
Table 3-48. PIEIFR10 Register Field Descriptions.....	251
Table 3-49. PIEIER11 Register Field Descriptions.....	253
Table 3-50. PIEIFR11 Register Field Descriptions.....	255
Table 3-51. PIEIER12 Register Field Descriptions.....	257
Table 3-52. PIEIFR12 Register Field Descriptions.....	259
Table 3-53. WD_REGS Registers.....	261
Table 3-54. WD_REGS Access Type Codes.....	261
Table 3-55. SCSR Register Field Descriptions.....	262
Table 3-56. WDCNTR Register Field Descriptions.....	263
Table 3-57. WDKEY Register Field Descriptions.....	264
Table 3-58. SYNCBUSYWD Register Field Descriptions.....	265
Table 3-59. WDCR Register Field Descriptions.....	266
Table 3-60. WDWCR Register Field Descriptions.....	267
Table 3-61. NMI_INTRUPT_REGS Registers.....	268
Table 3-62. NMI_INTRUPT_REGS Access Type Codes.....	268
Table 3-63. NMICFG Register Field Descriptions.....	269
Table 3-64. NMIFLG Register Field Descriptions.....	270
Table 3-65. NMIFLGCLR Register Field Descriptions.....	273
Table 3-66. NMIFLGFRC Register Field Descriptions.....	276
Table 3-67. NMIWDCNT Register Field Descriptions.....	278
Table 3-68. NMIWDPRD Register Field Descriptions.....	279
Table 3-69. NMISHDFLG Register Field Descriptions.....	280
Table 3-70. ERRORSTS Register Field Descriptions.....	283
Table 3-71. ERRORSTSCLR Register Field Descriptions.....	284
Table 3-72. ERRORSTSFRC Register Field Descriptions.....	285
Table 3-73. ERRORCTL Register Field Descriptions.....	286
Table 3-74. ERRORLOCK Register Field Descriptions.....	287
Table 3-75. XINT_REGS Registers.....	288
Table 3-76. XINT_REGS Access Type Codes.....	288
Table 3-77. XINT1CR Register Field Descriptions.....	289
Table 3-78. XINT2CR Register Field Descriptions.....	290
Table 3-79. XINT3CR Register Field Descriptions.....	291
Table 3-80. XINT4CR Register Field Descriptions.....	292
Table 3-81. XINT5CR Register Field Descriptions.....	293
Table 3-82. XINT1CTR Register Field Descriptions.....	294
Table 3-83. XINT2CTR Register Field Descriptions.....	295
Table 3-84. XINT3CTR Register Field Descriptions.....	296
Table 3-85. SYNC_SOC_REGS Registers.....	297
Table 3-86. SYNC_SOC_REGS Access Type Codes.....	297
Table 3-87. SYNCSELECT Register Field Descriptions.....	298
Table 3-88. ADCSOCOUTSELECT Register Field Descriptions.....	300
Table 3-89. ADCSOCOUTSELECT1 Register Field Descriptions.....	303



Table 3-90. SYNCSOCLOCK Register Field Descriptions.....	304
Table 3-91. CPU1_DMA_CLA_SRC_SEL_REGS Registers.....	305
Table 3-92. CPU1_DMA_CLA_SRC_SEL_REGS Access Type Codes.....	305
Table 3-93. CLA1TASKSRCSELLOCK Register Field Descriptions.....	306
Table 3-94. DMACHSRCSELLOCK Register Field Descriptions.....	307
Table 3-95. CLA1TASKSRCSEL1 Register Field Descriptions.....	308
Table 3-96. CLA1TASKSRCSEL2 Register Field Descriptions.....	309
Table 3-97. DMACHSRCSEL1 Register Field Descriptions.....	310
Table 3-98. DMACHSRCSEL2 Register Field Descriptions.....	311
Table 3-99. CPU2_DMA_CLA_SRC_SEL_REGS Registers.....	312
Table 3-100. CPU2_DMA_CLA_SRC_SEL_REGS Access Type Codes.....	312
Table 3-101. DMACHSRCSELLOCK Register Field Descriptions.....	313
Table 3-102. DMACHSRCSEL1 Register Field Descriptions.....	314
Table 3-103. DMACHSRCSEL2 Register Field Descriptions.....	315
Table 3-104. DEV_CFG_REGS Registers.....	316
Table 3-105. DEV_CFG_REGS Access Type Codes.....	317
Table 3-106. DEVCFGLOCK1 Register Field Descriptions.....	319
Table 3-107. DEVCFGLOCK2 Register Field Descriptions.....	322
Table 3-108. PARTIDL Register Field Descriptions.....	323
Table 3-109. PARTIDH Register Field Descriptions.....	324
Table 3-110. REVID Register Field Descriptions.....	325
Table 3-111. BANKMUXSEL Register Field Descriptions.....	326
Table 3-112. MCUCNF0 Register Field Descriptions.....	327
Table 3-113. MCUCNF1 Register Field Descriptions.....	328
Table 3-114. MCUCNF2 Register Field Descriptions.....	329
Table 3-115. MCUCNF3 Register Field Descriptions.....	330
Table 3-116. MCUCNF4 Register Field Descriptions.....	332
Table 3-117. MCUCNF5 Register Field Descriptions.....	334
Table 3-118. MCUCNF6 Register Field Descriptions.....	336
Table 3-119. MCUCNF7 Register Field Descriptions.....	338
Table 3-120. MCUCNFLOCK Register Field Descriptions.....	340
Table 3-121. TRIMERRSTS Register Field Descriptions.....	342
Table 3-122. SOFTPRES0 Register Field Descriptions.....	343
Table 3-123. SOFTPRES1 Register Field Descriptions.....	345
Table 3-124. SOFTPRES2 Register Field Descriptions.....	346
Table 3-125. SOFTPRES3 Register Field Descriptions.....	348
Table 3-126. SOFTPRES4 Register Field Descriptions.....	349
Table 3-127. SOFTPRES6 Register Field Descriptions.....	350
Table 3-128. SOFTPRES7 Register Field Descriptions.....	351
Table 3-129. SOFTPRES8 Register Field Descriptions.....	352
Table 3-130. SOFTPRES9 Register Field Descriptions.....	353
Table 3-131. SOFTPRES10 Register Field Descriptions.....	354
Table 3-132. SOFTPRES11 Register Field Descriptions.....	355
Table 3-133. SOFTPRES13 Register Field Descriptions.....	356
Table 3-134. SOFTPRES14 Register Field Descriptions.....	357
Table 3-135. SOFTPRES16 Register Field Descriptions.....	359
Table 3-136. SOFTPRES17 Register Field Descriptions.....	360
Table 3-137. SOFTPRES18 Register Field Descriptions.....	361
Table 3-138. SOFTPRES19 Register Field Descriptions.....	362
Table 3-139. SOFTPRES21 Register Field Descriptions.....	363
Table 3-140. SOFTPRES23 Register Field Descriptions.....	364
Table 3-141. SOFTPRES26 Register Field Descriptions.....	365
Table 3-142. SOFTPRES27 Register Field Descriptions.....	366
Table 3-143. SOFTPRES28 Register Field Descriptions.....	367
Table 3-144. SOFTPRES29 Register Field Descriptions.....	368
Table 3-145. SOFTPRES40 Register Field Descriptions.....	370
Table 3-146. CPUSEL0 Register Field Descriptions.....	371
Table 3-147. CPUSEL1 Register Field Descriptions.....	373
Table 3-148. CPUSEL2 Register Field Descriptions.....	374
Table 3-149. CPUSEL3 Register Field Descriptions.....	375
Table 3-150. CPUSEL4 Register Field Descriptions.....	376

Table 3-151. CPUSEL5 Register Field Descriptions.....	377
Table 3-152. CPUSEL6 Register Field Descriptions.....	378
Table 3-153. CPUSEL7 Register Field Descriptions.....	379
Table 3-154. CPUSEL8 Register Field Descriptions.....	380
Table 3-155. CPUSEL9 Register Field Descriptions.....	381
Table 3-156. CPUSEL11 Register Field Descriptions.....	382
Table 3-157. CPUSEL12 Register Field Descriptions.....	383
Table 3-158. CPUSEL13 Register Field Descriptions.....	385
Table 3-159. CPUSEL14 Register Field Descriptions.....	386
Table 3-160. CPUSEL15 Register Field Descriptions.....	387
Table 3-161. CPUSEL16 Register Field Descriptions.....	388
Table 3-162. CPUSEL17 Register Field Descriptions.....	390
Table 3-163. CPUSEL23 Register Field Descriptions.....	391
Table 3-164. CPUSEL25 Register Field Descriptions.....	392
Table 3-165. CPUSEL26 Register Field Descriptions.....	393
Table 3-166. CPUSEL27 Register Field Descriptions.....	394
Table 3-167. CPUSEL28 Register Field Descriptions.....	395
Table 3-168. CPU2RESCTL Register Field Descriptions.....	397
Table 3-169. RSTSTAT Register Field Descriptions.....	398
Table 3-170. LPMSTAT Register Field Descriptions.....	399
Table 3-171. TAP_STATUS Register Field Descriptions.....	400
Table 3-172. TAP_CONTROL Register Field Descriptions.....	401
Table 3-173. USBTYPE Register Field Descriptions.....	402
Table 3-174. ECAPTYPE Register Field Descriptions.....	403
Table 3-175. SDFMTYPE Register Field Descriptions.....	404
Table 3-176. MEMMAPTYPE Register Field Descriptions.....	405
Table 3-177. CLK_CFG_REGS Registers.....	406
Table 3-178. CLK_CFG_REGS Access Type Codes.....	406
Table 3-179. CLKSEM Register Field Descriptions.....	408
Table 3-180. CLKCFGLOCK1 Register Field Descriptions.....	409
Table 3-181. CLKSRCCTL1 Register Field Descriptions.....	411
Table 3-182. CLKSRCCTL2 Register Field Descriptions.....	413
Table 3-183. CLKSRCCTL3 Register Field Descriptions.....	415
Table 3-184. SYSPLLCTL1 Register Field Descriptions.....	416
Table 3-185. SYSPLLMULT Register Field Descriptions.....	417
Table 3-186. SYSPLLSTS Register Field Descriptions.....	418
Table 3-187. AUXPLLCTL1 Register Field Descriptions.....	419
Table 3-188. AUXPLLMULT Register Field Descriptions.....	420
Table 3-189. AUXPLLSTS Register Field Descriptions.....	421
Table 3-190. SYSCLKDIVSEL Register Field Descriptions.....	422
Table 3-191. AUXCLKDIVSEL Register Field Descriptions.....	423
Table 3-192. PERCLKDIVSEL Register Field Descriptions.....	424
Table 3-193. XCLKOUTDIVSEL Register Field Descriptions.....	426
Table 3-194. CLBCLKCTL Register Field Descriptions.....	427
Table 3-195. LOSPCP Register Field Descriptions.....	428
Table 3-196. MCDCR Register Field Descriptions.....	429
Table 3-197. X1CNT Register Field Descriptions.....	431
Table 3-198. XTALCR Register Field Descriptions.....	432
Table 3-199. XTALCR2 Register Field Descriptions.....	433
Table 3-200. CLKFAILCFG Register Field Descriptions.....	434
Table 3-201. ETHERCATCLKCTL Register Field Descriptions.....	435
Table 3-202. SYNCBUSY Register Field Descriptions.....	436
Table 3-203. CPU1_SYS_REGS Registers.....	438
Table 3-204. CPU1_SYS_REGS Access Type Codes.....	439
Table 3-205. CPUSYSLOCK1 Register Field Descriptions.....	440
Table 3-206. CPUSYSLOCK2 Register Field Descriptions.....	443
Table 3-207. PIEVERRADDR Register Field Descriptions.....	445
Table 3-208. ETHERCATCTL Register Field Descriptions.....	446
Table 3-209. PCLKCR0 Register Field Descriptions.....	447
Table 3-210. PCLKCR1 Register Field Descriptions.....	449
Table 3-211. PCLKCR2 Register Field Descriptions.....	450

Table 3-212. PCLKCR3 Register Field Descriptions.....	452
Table 3-213. PCLKCR4 Register Field Descriptions.....	453
Table 3-214. PCLKCR6 Register Field Descriptions.....	454
Table 3-215. PCLKCR7 Register Field Descriptions.....	455
Table 3-216. PCLKCR8 Register Field Descriptions.....	456
Table 3-217. PCLKCR9 Register Field Descriptions.....	457
Table 3-218. PCLKCR10 Register Field Descriptions.....	458
Table 3-219. PCLKCR11 Register Field Descriptions.....	459
Table 3-220. PCLKCR13 Register Field Descriptions.....	460
Table 3-221. PCLKCR14 Register Field Descriptions.....	461
Table 3-222. PCLKCR16 Register Field Descriptions.....	463
Table 3-223. PCLKCR17 Register Field Descriptions.....	464
Table 3-224. PCLKCR18 Register Field Descriptions.....	465
Table 3-225. PCLKCR19 Register Field Descriptions.....	466
Table 3-226. PCLKCR21 Register Field Descriptions.....	467
Table 3-227. PCLKCR23 Register Field Descriptions.....	468
Table 3-228. PCLKCR25 Register Field Descriptions.....	469
Table 3-229. PCLKCR26 Register Field Descriptions.....	470
Table 3-230. PCLKCR27 Register Field Descriptions.....	471
Table 3-231. PCLKCR28 Register Field Descriptions.....	472
Table 3-232. SIMRESET Register Field Descriptions.....	474
Table 3-233. LPMCR Register Field Descriptions.....	475
Table 3-234. CPUID Register Field Descriptions.....	476
Table 3-235. CMPSSLPMSEL Register Field Descriptions.....	477
Table 3-236. GPIOLPMSEL0 Register Field Descriptions.....	479
Table 3-237. GPIOLPMSEL1 Register Field Descriptions.....	482
Table 3-238. TMR2CLKCTL Register Field Descriptions.....	485
Table 3-239. RESCCLR Register Field Descriptions.....	486
Table 3-240. RESC Register Field Descriptions.....	488
Table 3-241. MCANWAKESTATUS Register Field Descriptions.....	490
Table 3-242. MCANWAKESTATUSCLR Register Field Descriptions.....	491
Table 3-243. CLKSTOPREQ Register Field Descriptions.....	492
Table 3-244. CLKSTOPACK Register Field Descriptions.....	494
Table 3-245. USER_REG1_SYSRSn Register Field Descriptions.....	495
Table 3-246. USER_REG2_SYSRSn Register Field Descriptions.....	496
Table 3-247. USER_REG1_XRSn Register Field Descriptions.....	497
Table 3-248. USER_REG2_XRSn Register Field Descriptions.....	498
Table 3-249. USER_REG1_PORESETn Register Field Descriptions.....	499
Table 3-250. USER_REG2_PORESETn Register Field Descriptions.....	500
Table 3-251. USER_REG3_PORESETn Register Field Descriptions.....	501
Table 3-252. USER_REG4_PORESETn Register Field Descriptions.....	502
Table 3-253. JTAG_MMR_REG Register Field Descriptions.....	503
Table 3-254. CPU2_SYS_REGS Registers.....	504
Table 3-255. CPU2_SYS_REGS Access Type Codes.....	505
Table 3-256. CPUSYSLOCK1 Register Field Descriptions.....	506
Table 3-257. CPUSYSLOCK2 Register Field Descriptions.....	509
Table 3-258. PIEVERRADDR Register Field Descriptions.....	511
Table 3-259. ETHERCATCTL Register Field Descriptions.....	512
Table 3-260. PCLKCR0 Register Field Descriptions.....	513
Table 3-261. PCLKCR1 Register Field Descriptions.....	515
Table 3-262. PCLKCR2 Register Field Descriptions.....	516
Table 3-263. PCLKCR3 Register Field Descriptions.....	518
Table 3-264. PCLKCR4 Register Field Descriptions.....	519
Table 3-265. PCLKCR6 Register Field Descriptions.....	520
Table 3-266. PCLKCR7 Register Field Descriptions.....	521
Table 3-267. PCLKCR8 Register Field Descriptions.....	522
Table 3-268. PCLKCR9 Register Field Descriptions.....	523
Table 3-269. PCLKCR10 Register Field Descriptions.....	524
Table 3-270. PCLKCR11 Register Field Descriptions.....	525
Table 3-271. PCLKCR13 Register Field Descriptions.....	526
Table 3-272. PCLKCR14 Register Field Descriptions.....	527

Table 3-273. PCLKCR16 Register Field Descriptions.....	529
Table 3-274. PCLKCR17 Register Field Descriptions.....	530
Table 3-275. PCLKCR18 Register Field Descriptions.....	531
Table 3-276. PCLKCR19 Register Field Descriptions.....	532
Table 3-277. PCLKCR21 Register Field Descriptions.....	533
Table 3-278. PCLKCR23 Register Field Descriptions.....	534
Table 3-279. PCLKCR25 Register Field Descriptions.....	535
Table 3-280. PCLKCR26 Register Field Descriptions.....	536
Table 3-281. PCLKCR27 Register Field Descriptions.....	537
Table 3-282. PCLKCR28_ALT Register Field Descriptions.....	538
Table 3-283. LPMCR Register Field Descriptions.....	540
Table 3-284. CPUID Register Field Descriptions.....	541
Table 3-285. LSEN Register Field Descriptions.....	542
Table 3-286. CMPSSLPMSEL Register Field Descriptions.....	543
Table 3-287. GPIOLPMSEL0 Register Field Descriptions.....	545
Table 3-288. GPIOLPMSEL1 Register Field Descriptions.....	548
Table 3-289. TMR2CLKCTL Register Field Descriptions.....	551
Table 3-290. RESCCLR Register Field Descriptions.....	552
Table 3-291. RESC Register Field Descriptions.....	554
Table 3-292. MCANWAKESTATUS Register Field Descriptions.....	556
Table 3-293. MCANWAKESTATUSCLR Register Field Descriptions.....	557
Table 3-294. CLKSTOPREQ Register Field Descriptions.....	558
Table 3-295. CLKSTOPACK Register Field Descriptions.....	560
Table 3-296. USER_REG1_SYSRSn Register Field Descriptions.....	561
Table 3-297. USER_REG2_SYSRSn Register Field Descriptions.....	562
Table 3-298. USER_REG1_XRSn Register Field Descriptions.....	563
Table 3-299. USER_REG2_XRSn Register Field Descriptions.....	564
Table 3-300. USER_REG1_PORESETn Register Field Descriptions.....	565
Table 3-301. USER_REG2_PORESETn Register Field Descriptions.....	566
Table 3-302. USER_REG3_PORESETn Register Field Descriptions.....	567
Table 3-303. USER_REG4_PORESETn Register Field Descriptions.....	568
Table 3-304. JTAG_MMR_REG Register Field Descriptions.....	569
Table 3-305. CPU1_SYS_STATUS_REGS Registers.....	570
Table 3-306. CPU1_SYS_STATUS_REGS Access Type Codes.....	570
Table 3-307. SYS_ERR_INT_FLG Register Field Descriptions.....	571
Table 3-308. SYS_ERR_INT_CLR Register Field Descriptions.....	573
Table 3-309. SYS_ERR_INT_SET Register Field Descriptions.....	575
Table 3-310. SYS_ERR_MASK Register Field Descriptions.....	577
Table 3-311. CPU2_SYS_STATUS_REGS Registers.....	579
Table 3-312. CPU2_SYS_STATUS_REGS Access Type Codes.....	579
Table 3-313. SYS_ERR_INT_FLG Register Field Descriptions.....	580
Table 3-314. SYS_ERR_INT_CLR Register Field Descriptions.....	582
Table 3-315. SYS_ERR_INT_SET Register Field Descriptions.....	584
Table 3-316. SYS_ERR_MASK Register Field Descriptions.....	586
Table 3-317. LCM_ERR_FLG Register Field Descriptions.....	588
Table 3-318. LCM_ERR_FLG_CLR Register Field Descriptions.....	589
Table 3-319. LCM_ERR_FLG_SET Register Field Descriptions.....	590
Table 3-320. LCM_ERR_FLG_MASK Register Field Descriptions.....	591
Table 3-321. REGPARITY_ERR_FLG Register Field Descriptions.....	592
Table 3-322. REGPARITY_ERR_FLG_CLR Register Field Descriptions.....	593
Table 3-323. REGPARITY_ERR_FLG_SET Register Field Descriptions.....	594
Table 3-324. REGPARITY_ERR_FLG_MASK Register Field Descriptions.....	595
Table 3-325. CPU1_PERIPH_AC_REGS Registers.....	596
Table 3-326. CPU1_PERIPH_AC_REGS Access Type Codes.....	598
Table 3-327. ADCA_AC Register Field Descriptions.....	599
Table 3-328. ADCB_AC Register Field Descriptions.....	600
Table 3-329. ADCC_AC Register Field Descriptions.....	601
Table 3-330. CMPSS1_AC Register Field Descriptions.....	602
Table 3-331. CMPSS2_AC Register Field Descriptions.....	603
Table 3-332. CMPSS3_AC Register Field Descriptions.....	604
Table 3-333. CMPSS4_AC Register Field Descriptions.....	605



Table 3-334. CMPSS5_AC Register Field Descriptions.....	606
Table 3-335. CMPSS6_AC Register Field Descriptions.....	607
Table 3-336. CMPSS7_AC Register Field Descriptions.....	608
Table 3-337. CMPSS8_AC Register Field Descriptions.....	609
Table 3-338. CMPSS9_AC Register Field Descriptions.....	610
Table 3-339. CMPSS10_AC Register Field Descriptions.....	611
Table 3-340. CMPSS11_AC Register Field Descriptions.....	612
Table 3-341. DACA_AC Register Field Descriptions.....	613
Table 3-342. DACC_AC Register Field Descriptions.....	614
Table 3-343. EPWM1_AC Register Field Descriptions.....	615
Table 3-344. EPWM2_AC Register Field Descriptions.....	616
Table 3-345. EPWM3_AC Register Field Descriptions.....	617
Table 3-346. EPWM4_AC Register Field Descriptions.....	618
Table 3-347. EPWM5_AC Register Field Descriptions.....	619
Table 3-348. EPWM6_AC Register Field Descriptions.....	620
Table 3-349. EPWM7_AC Register Field Descriptions.....	621
Table 3-350. EPWM8_AC Register Field Descriptions.....	622
Table 3-351. EPWM9_AC Register Field Descriptions.....	623
Table 3-352. EPWM10_AC Register Field Descriptions.....	624
Table 3-353. EPWM11_AC Register Field Descriptions.....	625
Table 3-354. EPWM12_AC Register Field Descriptions.....	626
Table 3-355. EPWM13_AC Register Field Descriptions.....	627
Table 3-356. EPWM14_AC Register Field Descriptions.....	628
Table 3-357. EPWM15_AC Register Field Descriptions.....	629
Table 3-358. EPWM16_AC Register Field Descriptions.....	630
Table 3-359. EPWM17_AC Register Field Descriptions.....	631
Table 3-360. EPWM18_AC Register Field Descriptions.....	632
Table 3-361. EQEP1_AC Register Field Descriptions.....	633
Table 3-362. EQEP2_AC Register Field Descriptions.....	634
Table 3-363. EQEP3_AC Register Field Descriptions.....	635
Table 3-364. EQEP4_AC Register Field Descriptions.....	636
Table 3-365. EQEP5_AC Register Field Descriptions.....	637
Table 3-366. EQEP6_AC Register Field Descriptions.....	638
Table 3-367. ECAP1_AC Register Field Descriptions.....	639
Table 3-368. ECAP2_AC Register Field Descriptions.....	640
Table 3-369. ECAP3_AC Register Field Descriptions.....	641
Table 3-370. ECAP4_AC Register Field Descriptions.....	642
Table 3-371. ECAP5_AC Register Field Descriptions.....	643
Table 3-372. ECAP6_AC Register Field Descriptions.....	644
Table 3-373. ECAP7_AC Register Field Descriptions.....	645
Table 3-374. SDFM1_AC Register Field Descriptions.....	646
Table 3-375. SDFM2_AC Register Field Descriptions.....	647
Table 3-376. SDFM3_AC Register Field Descriptions.....	648
Table 3-377. SDFM4_AC Register Field Descriptions.....	649
Table 3-378. CLB1_AC Register Field Descriptions.....	650
Table 3-379. CLB2_AC Register Field Descriptions.....	651
Table 3-380. CLB3_AC Register Field Descriptions.....	652
Table 3-381. CLB4_AC Register Field Descriptions.....	653
Table 3-382. CLB5_AC Register Field Descriptions.....	654
Table 3-383. CLB6_AC Register Field Descriptions.....	655
Table 3-384. SCIA_AC Register Field Descriptions.....	656
Table 3-385. SCIB_AC Register Field Descriptions.....	657
Table 3-386. SPIA_AC Register Field Descriptions.....	658
Table 3-387. SPIB_AC Register Field Descriptions.....	659
Table 3-388. SPIC_AC Register Field Descriptions.....	660
Table 3-389. SPID_AC Register Field Descriptions.....	661
Table 3-390. I2CA_AC Register Field Descriptions.....	662
Table 3-391. I2CB_AC Register Field Descriptions.....	663
Table 3-392. PMBUS_A_AC Register Field Descriptions.....	664
Table 3-393. LIN_A_AC Register Field Descriptions.....	665
Table 3-394. LIN_B_AC Register Field Descriptions.....	666

Table 3-395. DCANA_AC Register Field Descriptions.....	667
Table 3-396. MCANA_AC Register Field Descriptions.....	668
Table 3-397. MCANB_AC Register Field Descriptions.....	669
Table 3-398. FSIATX_AC Register Field Descriptions.....	670
Table 3-399. FSIARX_AC Register Field Descriptions.....	671
Table 3-400. FSIBTX_AC Register Field Descriptions.....	672
Table 3-401. FSIBRX_AC Register Field Descriptions.....	673
Table 3-402. FSICRX_AC Register Field Descriptions.....	674
Table 3-403. FSIDRX_AC Register Field Descriptions.....	675
Table 3-404. USBA_AC Register Field Descriptions.....	676
Table 3-405. HRPWM0_AC Register Field Descriptions.....	677
Table 3-406. HRPWM1_AC Register Field Descriptions.....	678
Table 3-407. HRPWM2_AC Register Field Descriptions.....	679
Table 3-408. ETHERCAT_AC Register Field Descriptions.....	680
Table 3-409. AESA_AC Register Field Descriptions.....	681
Table 3-410. UARTA_AC Register Field Descriptions.....	682
Table 3-411. UARTB_AC Register Field Descriptions.....	683
Table 3-412. PERIPH_AC_LOCK Register Field Descriptions.....	684
Table 3-413. CPU2_PERIPH_AC_REGS Registers.....	685
Table 3-414. CPU2_PERIPH_AC_REGS Access Type Codes.....	687
Table 3-415. ADCA_AC Register Field Descriptions.....	688
Table 3-416. ADCB_AC Register Field Descriptions.....	689
Table 3-417. ADCC_AC Register Field Descriptions.....	690
Table 3-418. CMPSS1_AC Register Field Descriptions.....	691
Table 3-419. CMPSS2_AC Register Field Descriptions.....	692
Table 3-420. CMPSS3_AC Register Field Descriptions.....	693
Table 3-421. CMPSS4_AC Register Field Descriptions.....	694
Table 3-422. CMPSS5_AC Register Field Descriptions.....	695
Table 3-423. CMPSS6_AC Register Field Descriptions.....	696
Table 3-424. CMPSS7_AC Register Field Descriptions.....	697
Table 3-425. CMPSS8_AC Register Field Descriptions.....	698
Table 3-426. CMPSS9_AC Register Field Descriptions.....	699
Table 3-427. CMPSS10_AC Register Field Descriptions.....	700
Table 3-428. CMPSS11_AC Register Field Descriptions.....	701
Table 3-429. DACA_AC Register Field Descriptions.....	702
Table 3-430. DACC_AC Register Field Descriptions.....	703
Table 3-431. EPWM1_AC Register Field Descriptions.....	704
Table 3-432. EPWM2_AC Register Field Descriptions.....	705
Table 3-433. EPWM3_AC Register Field Descriptions.....	706
Table 3-434. EPWM4_AC Register Field Descriptions.....	707
Table 3-435. EPWM5_AC Register Field Descriptions.....	708
Table 3-436. EPWM6_AC Register Field Descriptions.....	709
Table 3-437. EPWM7_AC Register Field Descriptions.....	710
Table 3-438. EPWM8_AC Register Field Descriptions.....	711
Table 3-439. EPWM9_AC Register Field Descriptions.....	712
Table 3-440. EPWM10_AC Register Field Descriptions.....	713
Table 3-441. EPWM11_AC Register Field Descriptions.....	714
Table 3-442. EPWM12_AC Register Field Descriptions.....	715
Table 3-443. EPWM13_AC Register Field Descriptions.....	716
Table 3-444. EPWM14_AC Register Field Descriptions.....	717
Table 3-445. EPWM15_AC Register Field Descriptions.....	718
Table 3-446. EPWM16_AC Register Field Descriptions.....	719
Table 3-447. EPWM17_AC Register Field Descriptions.....	720
Table 3-448. EPWM18_AC Register Field Descriptions.....	721
Table 3-449. EQEP1_AC Register Field Descriptions.....	722
Table 3-450. EQEP2_AC Register Field Descriptions.....	723
Table 3-451. EQEP3_AC Register Field Descriptions.....	724
Table 3-452. EQEP4_AC Register Field Descriptions.....	725
Table 3-453. EQEP5_AC Register Field Descriptions.....	726
Table 3-454. EQEP6_AC Register Field Descriptions.....	727
Table 3-455. ECAP1_AC Register Field Descriptions.....	728



Table 3-456. ECAP2_AC Register Field Descriptions.....	729
Table 3-457. ECAP3_AC Register Field Descriptions.....	730
Table 3-458. ECAP4_AC Register Field Descriptions.....	731
Table 3-459. ECAP5_AC Register Field Descriptions.....	732
Table 3-460. ECAP6_AC Register Field Descriptions.....	733
Table 3-461. ECAP7_AC Register Field Descriptions.....	734
Table 3-462. SDFM1_AC Register Field Descriptions.....	735
Table 3-463. SDFM2_AC Register Field Descriptions.....	736
Table 3-464. SDFM3_AC Register Field Descriptions.....	737
Table 3-465. SDFM4_AC Register Field Descriptions.....	738
Table 3-466. CLB1_AC Register Field Descriptions.....	739
Table 3-467. CLB2_AC Register Field Descriptions.....	740
Table 3-468. CLB3_AC Register Field Descriptions.....	741
Table 3-469. CLB4_AC Register Field Descriptions.....	742
Table 3-470. CLB5_AC Register Field Descriptions.....	743
Table 3-471. CLB6_AC Register Field Descriptions.....	744
Table 3-472. SCIA_AC Register Field Descriptions.....	745
Table 3-473. SCIB_AC Register Field Descriptions.....	746
Table 3-474. SPIA_AC Register Field Descriptions.....	747
Table 3-475. SPIB_AC Register Field Descriptions.....	748
Table 3-476. SPIC_AC Register Field Descriptions.....	749
Table 3-477. SPID_AC Register Field Descriptions.....	750
Table 3-478. I2CA_AC Register Field Descriptions.....	751
Table 3-479. I2CB_AC Register Field Descriptions.....	752
Table 3-480. PMBUS_A_AC Register Field Descriptions.....	753
Table 3-481. LIN_A_AC Register Field Descriptions.....	754
Table 3-482. LIN_B_AC Register Field Descriptions.....	755
Table 3-483. DCANA_AC Register Field Descriptions.....	756
Table 3-484. MCANA_AC Register Field Descriptions.....	757
Table 3-485. MCANB_AC Register Field Descriptions.....	758
Table 3-486. FSIATX_AC Register Field Descriptions.....	759
Table 3-487. FSIARX_AC Register Field Descriptions.....	760
Table 3-488. FSIBTX_AC Register Field Descriptions.....	761
Table 3-489. FSIBRX_AC Register Field Descriptions.....	762
Table 3-490. FSICRX_AC Register Field Descriptions.....	763
Table 3-491. FSIDRX_AC Register Field Descriptions.....	764
Table 3-492. USBA_AC Register Field Descriptions.....	765
Table 3-493. HRPWM0_AC Register Field Descriptions.....	766
Table 3-494. HRPWM1_AC Register Field Descriptions.....	767
Table 3-495. HRPWM2_AC Register Field Descriptions.....	768
Table 3-496. ETHERCAT_AC Register Field Descriptions.....	769
Table 3-497. AESA_AC Register Field Descriptions.....	770
Table 3-498. UARTA_AC Register Field Descriptions.....	771
Table 3-499. UARTB_AC Register Field Descriptions.....	772
Table 3-500. PERIPH_AC_LOCK Register Field Descriptions.....	773
Table 3-501. MEM_CFG_REGS Registers.....	774
Table 3-502. MEM_CFG_REGS Access Type Codes.....	775
Table 3-503. DxLOCK Register Field Descriptions.....	776
Table 3-504. DxCOMMIT Register Field Descriptions.....	778
Table 3-505. DxACCPROT0 Register Field Descriptions.....	780
Table 3-506. DxACCPROT1 Register Field Descriptions.....	782
Table 3-507. DxTEST Register Field Descriptions.....	784
Table 3-508. DxINIT Register Field Descriptions.....	786
Table 3-509. DxINITDONE Register Field Descriptions.....	788
Table 3-510. DxRAMTEST_LOCK Register Field Descriptions.....	790
Table 3-511. LSxLOCK Register Field Descriptions.....	792
Table 3-512. LSxCOMMIT Register Field Descriptions.....	794
Table 3-513. LSxMSEL Register Field Descriptions.....	796
Table 3-514. LSxCLAPGM Register Field Descriptions.....	798
Table 3-515. LSxACCPROT0 Register Field Descriptions.....	800
Table 3-516. LSxACCPROT1 Register Field Descriptions.....	802

Table 3-517. LSxACCPROT2 Register Field Descriptions.....	804
Table 3-518. LSxTEST Register Field Descriptions.....	805
Table 3-519. LSxINIT Register Field Descriptions.....	808
Table 3-520. LSxINITDONE Register Field Descriptions.....	810
Table 3-521. LSxRAMTEST_LOCK Register Field Descriptions.....	812
Table 3-522. GSxLOCK Register Field Descriptions.....	814
Table 3-523. GSxCOMMIT Register Field Descriptions.....	816
Table 3-524. GSxMSEL Register Field Descriptions.....	818
Table 3-525. GSxACCPROT0 Register Field Descriptions.....	820
Table 3-526. GSxACCPROT1 Register Field Descriptions.....	822
Table 3-527. GSxACCPROT2 Register Field Descriptions.....	823
Table 3-528. GSxACCPROT3 Register Field Descriptions.....	824
Table 3-529. GSxTEST Register Field Descriptions.....	825
Table 3-530. GSxINIT Register Field Descriptions.....	827
Table 3-531. GSxINITDONE Register Field Descriptions.....	829
Table 3-532. GSxRAMTEST_LOCK Register Field Descriptions.....	831
Table 3-533. MSGxLOCK Register Field Descriptions.....	833
Table 3-534. MSGxCOMMIT Register Field Descriptions.....	835
Table 3-535. MSGxACCPROT0 Register Field Descriptions.....	837
Table 3-536. MSGxTEST Register Field Descriptions.....	838
Table 3-537. MSGxINIT Register Field Descriptions.....	840
Table 3-538. MSGxINITDONE Register Field Descriptions.....	842
Table 3-539. MSGxRAMTEST_LOCK Register Field Descriptions.....	844
Table 3-540. ROM_LOCK Register Field Descriptions.....	846
Table 3-541. ROM_TEST Register Field Descriptions.....	847
Table 3-542. ROM_FORCE_ERROR Register Field Descriptions.....	848
Table 3-543. PERI_MEM_TEST_LOCK Register Field Descriptions.....	849
Table 3-544. PERI_MEM_TEST_CONTROL Register Field Descriptions.....	850
Table 3-545. ACCESS_PROTECTION_REGS Registers.....	851
Table 3-546. ACCESS_PROTECTION_REGS Access Type Codes.....	851
Table 3-547. NMAVFLG Register Field Descriptions.....	853
Table 3-548. NMAVSET Register Field Descriptions.....	855
Table 3-549. NMAVCLR Register Field Descriptions.....	857
Table 3-550. NMAVINTEN Register Field Descriptions.....	859
Table 3-551. NMCPURDAVADDR Register Field Descriptions.....	861
Table 3-552. NMCPUWRAVADDR Register Field Descriptions.....	862
Table 3-553. NMCPUFAVADDR Register Field Descriptions.....	863
Table 3-554. NMDMAWRAVADDR Register Field Descriptions.....	864
Table 3-555. NMCLA1RDAVADDR Register Field Descriptions.....	865
Table 3-556. NMCLA1WRAVADDR Register Field Descriptions.....	866
Table 3-557. NMCLA1FAVADDR Register Field Descriptions.....	867
Table 3-558. NMDMARDAVADDR Register Field Descriptions.....	868
Table 3-559. MAVFLG Register Field Descriptions.....	869
Table 3-560. MAVSET Register Field Descriptions.....	870
Table 3-561. MAVCLR Register Field Descriptions.....	871
Table 3-562. MAVINTEN Register Field Descriptions.....	872
Table 3-563. MCPUFAVADDR Register Field Descriptions.....	873
Table 3-564. MCPUWRAVADDR Register Field Descriptions.....	874
Table 3-565. MDMAWRAVADDR Register Field Descriptions.....	875
Table 3-566. MEMORY_ERROR_REGS Registers.....	876
Table 3-567. MEMORY_ERROR_REGS Access Type Codes.....	876
Table 3-568. UCERRFLG Register Field Descriptions.....	878
Table 3-569. UCERRSET Register Field Descriptions.....	879
Table 3-570. UCERRCLR Register Field Descriptions.....	880
Table 3-571. UCCPUREADDR Register Field Descriptions.....	881
Table 3-572. UCDMAREADDR Register Field Descriptions.....	882
Table 3-573. UCCLA1READDR Register Field Descriptions.....	883
Table 3-574. UCECATRAMADDR Register Field Descriptions.....	884
Table 3-575. UCHICAREADDR Register Field Descriptions.....	885
Table 3-576. FLUCERRSTATUS Register Field Descriptions.....	886
Table 3-577. FLCERRSTATUS Register Field Descriptions.....	887

Table 3-578. CERRFLG Register Field Descriptions.....	889
Table 3-579. CERRSET Register Field Descriptions.....	890
Table 3-580. CERRCLR Register Field Descriptions.....	891
Table 3-581. CCPUREADDR Register Field Descriptions.....	892
Table 3-582. CDMAREADDR Register Field Descriptions.....	893
Table 3-583. CCLA1READDR Register Field Descriptions.....	894
Table 3-584. CERRCNT Register Field Descriptions.....	895
Table 3-585. CERRTHRES Register Field Descriptions.....	896
Table 3-586. CEINTFLG Register Field Descriptions.....	897
Table 3-587. CEINTCLR Register Field Descriptions.....	898
Table 3-588. CEINTSET Register Field Descriptions.....	899
Table 3-589. CEINTEN Register Field Descriptions.....	900
Table 3-590. ROM_WAIT_STATE_REGS Registers.....	901
Table 3-591. ROM_WAIT_STATE_REGS Access Type Codes.....	901
Table 3-592. ROMWAITSTATE Register Field Descriptions.....	902
Table 3-593. TEST_ERROR_REGS Registers.....	903
Table 3-594. TEST_ERROR_REGS Access Type Codes.....	903
Table 3-595. CPU_RAM_TEST_ERROR_STS Register Field Descriptions.....	904
Table 3-596. CPU_RAM_TEST_ERROR_STS_CLR Register Field Descriptions.....	905
Table 3-597. CPU_RAM_TEST_ERROR_ADDR Register Field Descriptions.....	906
Table 3-598. UID_REGS Registers.....	907
Table 3-599. UID_REGS Access Type Codes.....	907
Table 3-600. UID_PSRAND0 Register Field Descriptions.....	908
Table 3-601. UID_PSRAND1 Register Field Descriptions.....	909
Table 3-602. UID_PSRAND2 Register Field Descriptions.....	910
Table 3-603. UID_PSRAND3 Register Field Descriptions.....	911
Table 3-604. UID_PSRAND4 Register Field Descriptions.....	912
Table 3-605. UID_UNIQUE0 Register Field Descriptions.....	913
Table 3-606. UID_UNIQUE1 Register Field Descriptions.....	914
Table 3-607. UID_CHECKSUM Register Field Descriptions.....	915
Table 3-608. CPU1_LFU_REGS Registers.....	916
Table 3-609. CPU1_LFU_REGS Access Type Codes.....	916
Table 3-610. LFUConfig_CPU1 Register Field Descriptions.....	917
Table 3-611. LFUStatus_CPU1 Register Field Descriptions.....	918
Table 3-612. SWConfig1_SYSRn Register Field Descriptions.....	919
Table 3-613. SWConfig2_SYSRn Register Field Descriptions.....	920
Table 3-614. SWConfig1_XRSn Register Field Descriptions.....	921
Table 3-615. SWConfig2_XRSn Register Field Descriptions.....	922
Table 3-616. SWConfig1_PORESETn Register Field Descriptions.....	923
Table 3-617. SWConfig2_PORESETn Register Field Descriptions.....	924
Table 3-618. LFU_LOCK Register Field Descriptions.....	925
Table 3-619. LFU_COMMIT Register Field Descriptions.....	926
Table 3-620. CPU2_LFU_REGS Registers.....	928
Table 3-621. CPU2_LFU_REGS Access Type Codes.....	928
Table 3-622. LFUConfig_CPU2 Register Field Descriptions.....	929
Table 3-623. LFUStatus_CPU2 Register Field Descriptions.....	930
Table 3-624. SWConfig1_SYSRn Register Field Descriptions.....	931
Table 3-625. SWConfig2_SYSRn Register Field Descriptions.....	932
Table 3-626. SWConfig1_XRSn Register Field Descriptions.....	933
Table 3-627. SWConfig2_XRSn Register Field Descriptions.....	934
Table 3-628. SWConfig1_PORESETn Register Field Descriptions.....	935
Table 3-629. SWConfig2_PORESETn Register Field Descriptions.....	936
Table 3-630. LFU_LOCK Register Field Descriptions.....	937
Table 3-631. LFU_COMMIT Register Field Descriptions.....	938
Table 3-632. CPU1TOCPU2_IPC_REGS_CPU1VIEW Registers.....	940
Table 3-633. CPU1TOCPU2_IPC_REGS_CPU1VIEW Access Type Codes.....	940
Table 3-634. CPU1TOCPU2IPCACK Register Field Descriptions.....	941
Table 3-635. CPU2TOCPU1IPCSTS Register Field Descriptions.....	943
Table 3-636. CPU1TOCPU2IPCSET Register Field Descriptions.....	948
Table 3-637. CPU1TOCPU2IPCCLR Register Field Descriptions.....	952
Table 3-638. CPU1TOCPU2IPCFLG Register Field Descriptions.....	956

Table 3-639. IPCCOUNTERL Register Field Descriptions.....	960
Table 3-640. IPCCOUNTERH Register Field Descriptions.....	961
Table 3-641. CPU1TOCPU2IPCSENDCOM Register Field Descriptions.....	962
Table 3-642. CPU1TOCPU2IPCSENDADDR Register Field Descriptions.....	963
Table 3-643. CPU1TOCPU2IPCSENDATA Register Field Descriptions.....	964
Table 3-644. CPU2TOCPU1IPCRCVCOM Register Field Descriptions.....	965
Table 3-645. CPU2TOCPU1IPCRCVCOM Register Field Descriptions.....	966
Table 3-646. CPU2TOCPU1IPCRCVADDR Register Field Descriptions.....	967
Table 3-647. CPU2TOCPU1IPCRCVDATA Register Field Descriptions.....	968
Table 3-648. CPU1TOCPU2IPCRCVCOM Register Field Descriptions.....	969
Table 3-649. CPU2TOCPU1IPCBOOTSTS Register Field Descriptions.....	970
Table 3-650. CPU1TOCPU2IPCBOOTMODE Register Field Descriptions.....	971
Table 3-651. FLASHCTLSEM Register Field Descriptions.....	972
Table 3-652. CPU1TOCPU2_IPC_REGS_CPU2VIEW Registers.....	973
Table 3-653. CPU1TOCPU2_IPC_REGS_CPU2VIEW Access Type Codes.....	973
Table 3-654. CPU2TOCPU1IPCACK Register Field Descriptions.....	974
Table 3-655. CPU1TOCPU2IPCSTS Register Field Descriptions.....	976
Table 3-656. CPU2TOCPU1IPCSET Register Field Descriptions.....	981
Table 3-657. CPU2TOCPU1IPCCLR Register Field Descriptions.....	985
Table 3-658. CPU2TOCPU1IPCFLG Register Field Descriptions.....	989
Table 3-659. IPCCOUNTERL Register Field Descriptions.....	993
Table 3-660. IPCCOUNTERH Register Field Descriptions.....	994
Table 3-661. CPU1TOCPU2IPCRCVCOM Register Field Descriptions.....	995
Table 3-662. CPU1TOCPU2IPCRCVADDR Register Field Descriptions.....	996
Table 3-663. CPU1TOCPU2IPCRCVDATA Register Field Descriptions.....	997
Table 3-664. CPU2TOCPU1IPCRCVCOM Register Field Descriptions.....	998
Table 3-665. CPU2TOCPU1IPCSENDCOM Register Field Descriptions.....	999
Table 3-666. CPU2TOCPU1IPCSENDADDR Register Field Descriptions.....	1000
Table 3-667. CPU2TOCPU1IPCSENDATA Register Field Descriptions.....	1001
Table 3-668. CPU1TOCPU2IPCRCVCOM Register Field Descriptions.....	1002
Table 3-669. CPU2TOCPU1IPCBOOTSTS Register Field Descriptions.....	1003
Table 3-670. CPU1TOCPU2IPCBOOTMODE Register Field Descriptions.....	1004
Table 3-671. FLASHCTLSEM Register Field Descriptions.....	1005
Table 3-672. CPU2_DMA_CLA_SRC_SEL_REGS Registers.....	1006
Table 3-673. CPU2_DMA_CLA_SRC_SEL_REGS Access Type Codes.....	1006
Table 3-674. DMACHSRCSELLOCK Register Field Descriptions.....	1007
Table 3-675. DMACHSRCSEL1 Register Field Descriptions.....	1008
Table 3-676. DMACHSRCSEL2 Register Field Descriptions.....	1009
Table 3-677. ASYSCTL Registers to Driverlib Functions.....	1010
Table 3-678. CPUTIMER Registers to Driverlib Functions.....	1011
Table 3-679. MEMCFG Registers to Driverlib Functions.....	1011
Table 3-680. NMI Registers to Driverlib Functions.....	1016
Table 3-681. PIE Registers to Driverlib Functions.....	1017
Table 3-682. SYSCTL Registers to Driverlib Functions.....	1018
Table 3-683. WWD Registers to Driverlib Functions.....	1032
Table 3-684. XINT Registers to Driverlib Functions.....	1033
Table 4-1. Boot System Overview .....	1035
Table 4-2. ROM Memory.....	1035
Table 4-3. CPU1 Boot ROM Sequence.....	1036
Table 4-4. CPU2 Boot ROM Sequence.....	1036
Table 4-5. Device Default Boot Modes.....	1037
Table 4-6. CPU1 Flash-to-USB Boot Decision Table.....	1037
Table 4-7. CPU1 Boot Modes.....	1038
Table 4-8. CPU2 Boot Modes.....	1038
Table 4-9. BOOTPIN-CONFIG Bit Fields.....	1040
Table 4-10. Standalone Boot Mode Select Pin Decoding.....	1041
Table 4-11. BOOTDEF Bit Fields.....	1042
Table 4-12. Zero Boot Pin Boot Table Result.....	1043
Table 4-13. One Boot Pin Boot Table Result.....	1043
Table 4-14. Three Boot Pins Boot Table Result.....	1044
Table 4-15. Boot ROM Reset Causes and Actions.....	1049

Table 4-16. Boot ROM Exceptions and Actions.....	1050
Table 4-17. Boot ROM Registers.....	1051
Table 4-18. DCSM Zone GPREG2 Bit Fields.....	1052
Table 4-19. CPU2 Boot Procedure.....	1053
Table 4-20. CPU1TOCPU2IPCBOOTMODE Register Details.....	1054
Table 4-21. CPU2 to CPU1 Error IPC Commands.....	1055
Table 4-22. Entry Point Addresses for CPU1.....	1055
Table 4-23. Entry Point Addresses for CPU2.....	1056
Table 4-24. Wait Boot Options.....	1056
Table 4-25. Wait Point Addresses.....	1056
Table 4-26. CPU1 and CPU2 Secure Flash Boot Details.....	1058
Table 4-27. Secure Flash Tag and Key Details.....	1058
Table 4-28. Secure Flash Authentication Failure Actions.....	1058
Table 4-29. Boot ROM Memory-Map.....	1059
Table 4-30. Reserved RAM Memory-Map.....	1059
Table 4-31. ROM Symbol Tables.....	1060
Table 4-32. Boot Mode Availability.....	1060
Table 4-33. Secure LFU Application Image Format.....	1061
Table 4-34. CPU1 Secure LFU Entry Point Addresses.....	1061
Table 4-35. CPU2 Secure LFU Entry Point Addresses.....	1061
Table 4-36. SPI 8-Bit Data Stream.....	1064
Table 4-37. I2C 8-Bit Data Stream.....	1068
Table 4-38. Parallel GPIO Boot 8-Bit Data Stream.....	1070
Table 4-39. Bit-Rate Value for External Oscillators.....	1074
Table 4-40. CAN 8-Bit Data Stream.....	1075
Table 4-41. CAN-FD 8-Bit Data Stream.....	1076
Table 4-42. USB 8-Bit Data Stream.....	1078
Table 4-43. IPC Message Copy Steps.....	1079
Table 4-44. IPC Message Copy Destination Address.....	1079
Table 4-45. FWU Application Image Format.....	1079
Table 4-46. CPU1 FWU Entry Point Addresses.....	1080
Table 4-47. CPU2 FWU Entry Point Addresses.....	1080
Table 4-48. SCI Boot Options.....	1081
Table 4-49. CAN Boot Options.....	1081
Table 4-50. CAN-FD Boot Options.....	1082
Table 4-51. USB Boot Options.....	1082
Table 4-52. I2C Boot Options.....	1082
Table 4-53. SPI Boot Options.....	1082
Table 4-54. Parallel Boot Options.....	1083
Table 4-55. Secure Copy Code Function.....	1084
Table 4-56. Secure CRC Calculation Function.....	1084
Table 4-57. CMAC Calculation Function.....	1085
Table 4-58. CPU Boot Clock Sources.....	1085
Table 4-59. CPU Clock State After Boot.....	1085
Table 4-60. CPU1 Boot Status Address.....	1086
Table 4-61. CPU1 Boot Status Bit Fields.....	1086
Table 4-62. CPU2 Boot Status Address.....	1087
Table 4-63. CPU2 Boot Status Bit Fields.....	1087
Table 4-64. Boot Mode and MPOST Status Addresses.....	1088
Table 4-65. Boot ROM Version Information.....	1088
Table 4-66. LSB/MSB Loading Sequence in 8-Bit Data Stream.....	1089
Table 4-67. Boot Loader Options.....	1091
Table 5-1. RAM/Flash Status.....	1094
Table 5-2. Security Levels.....	1094
Table 5-3. Default Value of ZxOTP (Programmed by TI).....	1095
Table 5-4. DCSM Base Address Table.....	1110
Table 5-5. DCSM_Z1_REGS Registers.....	1111
Table 5-6. DCSM_Z1_REGS Access Type Codes.....	1111
Table 5-7. Z1_LINKPOINTER Register Field Descriptions.....	1113
Table 5-8. Z1_OTPSECLOCK Register Field Descriptions.....	1114
Table 5-9. Z1_JLM_ENABLE Register Field Descriptions.....	1115



Table 5-10. Z1_LINKPOINTERERR Register Field Descriptions.....	1116
Table 5-11. Z1_GPREG1 Register Field Descriptions.....	1117
Table 5-12. Z1_GPREG2 Register Field Descriptions.....	1118
Table 5-13. Z1_GPREG3 Register Field Descriptions.....	1119
Table 5-14. Z1_GPREG4 Register Field Descriptions.....	1120
Table 5-15. Z1_CSMKEY0 Register Field Descriptions.....	1121
Table 5-16. Z1_CSMKEY1 Register Field Descriptions.....	1122
Table 5-17. Z1_CSMKEY2 Register Field Descriptions.....	1123
Table 5-18. Z1_CSMKEY3 Register Field Descriptions.....	1124
Table 5-19. Z1_CR Register Field Descriptions.....	1125
Table 5-20. Z1_GRABSECT1R Register Field Descriptions.....	1126
Table 5-21. Z1_GRABSECT2R Register Field Descriptions.....	1130
Table 5-22. Z1_GRABSECT3R Register Field Descriptions.....	1134
Table 5-23. Z1_GRABRAM1R Register Field Descriptions.....	1136
Table 5-24. Z1_GRABRAM2R Register Field Descriptions.....	1139
Table 5-25. Z1_EXEONLYSECT1R Register Field Descriptions.....	1141
Table 5-26. Z1_EXEONLYSECT2R Register Field Descriptions.....	1147
Table 5-27. Z1_EXEONLYRAM1R Register Field Descriptions.....	1149
Table 5-28. Z1_JTAGKEY0 Register Field Descriptions.....	1152
Table 5-29. Z1_JTAGKEY1 Register Field Descriptions.....	1153
Table 5-30. Z1_JTAGKEY2 Register Field Descriptions.....	1154
Table 5-31. Z1_JTAGKEY3 Register Field Descriptions.....	1155
Table 5-32. Z1_CMACKKEY0 Register Field Descriptions.....	1156
Table 5-33. Z1_CMACKKEY1 Register Field Descriptions.....	1157
Table 5-34. Z1_CMACKKEY2 Register Field Descriptions.....	1158
Table 5-35. Z1_CMACKKEY3 Register Field Descriptions.....	1159
Table 5-36. Z1_DIAG Register Field Descriptions.....	1160
Table 5-37. DCSM_Z2_REGS Registers.....	1161
Table 5-38. DCSM_Z2_REGS Access Type Codes.....	1161
Table 5-39. Z2_LINKPOINTER Register Field Descriptions.....	1162
Table 5-40. Z2_OTPSECLOCK Register Field Descriptions.....	1163
Table 5-41. Z2_LINKPOINTERERR Register Field Descriptions.....	1164
Table 5-42. Z2_GPREG1 Register Field Descriptions.....	1165
Table 5-43. Z2_GPREG2 Register Field Descriptions.....	1166
Table 5-44. Z2_GPREG3 Register Field Descriptions.....	1167
Table 5-45. Z2_GPREG4 Register Field Descriptions.....	1168
Table 5-46. Z2_CSMKEY0 Register Field Descriptions.....	1169
Table 5-47. Z2_CSMKEY1 Register Field Descriptions.....	1170
Table 5-48. Z2_CSMKEY2 Register Field Descriptions.....	1171
Table 5-49. Z2_CSMKEY3 Register Field Descriptions.....	1172
Table 5-50. Z2_CR Register Field Descriptions.....	1173
Table 5-51. Z2_GRABSECT1R Register Field Descriptions.....	1174
Table 5-52. Z2_GRABSECT2R Register Field Descriptions.....	1178
Table 5-53. Z2_GRABSECT3R Register Field Descriptions.....	1182
Table 5-54. Z2_GRABRAM1R Register Field Descriptions.....	1184
Table 5-55. Z2_GRABRAM2R Register Field Descriptions.....	1187
Table 5-56. Z2_EXEONLYSECT1R Register Field Descriptions.....	1189
Table 5-57. Z2_EXEONLYSECT2R Register Field Descriptions.....	1195
Table 5-58. Z2_EXEONLYRAM1R Register Field Descriptions.....	1197
Table 5-59. DCSM_COMMON_REGS Registers.....	1200
Table 5-60. DCSM_COMMON_REGS Access Type Codes.....	1200
Table 5-61. FLSEM Register Field Descriptions.....	1201
Table 5-62. SECTSTAT1 Register Field Descriptions.....	1202
Table 5-63. SECTSTAT2 Register Field Descriptions.....	1205
Table 5-64. SECTSTAT3 Register Field Descriptions.....	1208
Table 5-65. RAMSTAT1 Register Field Descriptions.....	1210
Table 5-66. RAMSTAT2 Register Field Descriptions.....	1213
Table 5-67. SECERRSTAT Register Field Descriptions.....	1214
Table 5-68. SECERRCLR Register Field Descriptions.....	1215
Table 5-69. SECERRFRC Register Field Descriptions.....	1216
Table 5-70. DENYCODE Register Field Descriptions.....	1217



Table 5-71. UID_UNIQUE_31_0 Register Field Descriptions.....	1219
Table 5-72. UID_UNIQUE_63_32 Register Field Descriptions.....	1220
Table 5-73. PARTIDH Register Field Descriptions.....	1221
Table 5-74. PERSEM1 Register Field Descriptions.....	1222
Table 5-75. DCSM_Z1_OTP Registers.....	1224
Table 5-76. DCSM_Z1_OTP Access Type Codes.....	1224
Table 5-77. Z1OTP_LINKPOINTER1 Register Field Descriptions.....	1225
Table 5-78. Z1OTP_LINKPOINTER2 Register Field Descriptions.....	1226
Table 5-79. Z1OTP_LINKPOINTER3 Register Field Descriptions.....	1227
Table 5-80. Z1OTP_JLM_ENABLE Register Field Descriptions.....	1228
Table 5-81. Z1OTP_GPREG1 Register Field Descriptions.....	1229
Table 5-82. Z1OTP_GPREG2 Register Field Descriptions.....	1230
Table 5-83. Z1OTP_GPREG3 Register Field Descriptions.....	1231
Table 5-84. Z1OTP_GPREG4 Register Field Descriptions.....	1232
Table 5-85. Z1OTP_PSWDLOCK Register Field Descriptions.....	1233
Table 5-86. Z1OTP_CRCLOCK Register Field Descriptions.....	1234
Table 5-87. Z1OTP_JTAGPSWDH0 Register Field Descriptions.....	1235
Table 5-88. Z1OTP_JTAGPSWDH1 Register Field Descriptions.....	1236
Table 5-89. Z1OTP_CMACKEY0 Register Field Descriptions.....	1237
Table 5-90. Z1OTP_CMACKEY1 Register Field Descriptions.....	1238
Table 5-91. Z1OTP_CMACKEY2 Register Field Descriptions.....	1239
Table 5-92. Z1OTP_CMACKEY3 Register Field Descriptions.....	1240
Table 5-93. DCSM_Z2_OTP Registers.....	1241
Table 5-94. DCSM_Z2_OTP Access Type Codes.....	1241
Table 5-95. Z2OTP_LINKPOINTER1 Register Field Descriptions.....	1242
Table 5-96. Z2OTP_LINKPOINTER2 Register Field Descriptions.....	1243
Table 5-97. Z2OTP_LINKPOINTER3 Register Field Descriptions.....	1244
Table 5-98. Z2OTP_GPREG1 Register Field Descriptions.....	1245
Table 5-99. Z2OTP_GPREG2 Register Field Descriptions.....	1246
Table 5-100. Z2OTP_GPREG3 Register Field Descriptions.....	1247
Table 5-101. Z2OTP_GPREG4 Register Field Descriptions.....	1248
Table 5-102. Z2OTP_PSWDLOCK Register Field Descriptions.....	1249
Table 5-103. Z2OTP_CRCLOCK Register Field Descriptions.....	1250
Table 5-104. DCSM Registers to Driverlib Functions.....	1250
Table 6-1. BGCRG Register Groups.....	1261
Table 6-2. Data Address Location Example 1.....	1264
Table 6-3. Data Address Location Example 2.....	1264
Table 6-4. Data Address Location Example 3.....	1264
Table 6-5. BGCRG Base Address Table.....	1266
Table 6-6. BGCRG_REGS Registers.....	1267
Table 6-7. BGCRG_REGS Access Type Codes.....	1267
Table 6-8. BGCRG_EN Register Field Descriptions.....	1268
Table 6-9. BGCRG_CTRL1 Register Field Descriptions.....	1269
Table 6-10. BGCRG_CTRL2 Register Field Descriptions.....	1270
Table 6-11. BGCRG_START_ADDR Register Field Descriptions.....	1271
Table 6-12. BGCRG_SEED Register Field Descriptions.....	1272
Table 6-13. BGCRG_GOLDEN Register Field Descriptions.....	1273
Table 6-14. BGCRG_RESULT Register Field Descriptions.....	1274
Table 6-15. BGCRG_CURR_ADDR Register Field Descriptions.....	1275
Table 6-16. BGCRG_WD_CFG Register Field Descriptions.....	1276
Table 6-17. BGCRG_WD_MIN Register Field Descriptions.....	1277
Table 6-18. BGCRG_WD_MAX Register Field Descriptions.....	1278
Table 6-19. BGCRG_WD_CNT Register Field Descriptions.....	1279
Table 6-20. BGCRG_NMIFLG Register Field Descriptions.....	1280
Table 6-21. BGCRG_NMICLR Register Field Descriptions.....	1281
Table 6-22. BGCRG_NMIFRC Register Field Descriptions.....	1282
Table 6-23. BGCRG_INTEN Register Field Descriptions.....	1283
Table 6-24. BGCRG_INTFLG Register Field Descriptions.....	1284
Table 6-25. BGCRG_INTCLR Register Field Descriptions.....	1286
Table 6-26. BGCRG_INTFRC Register Field Descriptions.....	1288
Table 6-27. BGCRG_LOCK Register Field Descriptions.....	1289

Table 6-28. BGCRC_COMMIT Register Field Descriptions.....	1291
Table 6-29. BGCRC Registers to Driverlib Functions.....	1293
Table 7-1. Configuration Options.....	1300
Table 7-2. Pipeline Behavior of the MDEBUGSTOP1 Instruction.....	1310
Table 7-3. Write Followed by Read - Read Occurs First.....	1314
Table 7-4. Write Followed by Read - Write Occurs First.....	1314
Table 7-5. ADC to CLA Early Interrupt Response.....	1318
Table 7-6. Operand Nomenclature.....	1325
Table 7-7. INSTRUCTION dest, source1, source2 Short Description.....	1326
Table 7-8. Addressing Modes.....	1327
Table 7-9. Shift Field Encoding.....	1327
Table 7-10. Operand Encoding.....	1328
Table 7-11. Condition Field Encoding.....	1328
Table 7-12. Pipeline Activity for MBCNDD, Branch Not Taken.....	1346
Table 7-13. Pipeline Activity for MBCNDD, Branch Taken.....	1346
Table 7-14. Pipeline Activity for MCCNDD, Call Not Taken.....	1351
Table 7-15. Pipeline Activity for MCCNDD, Call Taken.....	1352
Table 7-16. Pipeline Activity for MMOV16 MARx, MRa , #16l.....	1394
Table 7-17. Pipeline Activity for MMOV16 MAR0/MAR1, mem16.....	1397
Table 7-18. Pipeline Activity for MMOV16 MAR0/MAR1, #16l.....	1415
Table 7-19. Pipeline Activity for MRCNDD, Return Not Taken.....	1439
Table 7-20. Pipeline Activity for MRCNDD, Return Taken.....	1439
Table 7-21. Pipeline Activity for MSTOP.....	1443
Table 7-22. CLA Base Address Table.....	1459
Table 7-23. CLA_ONLY_REGS Registers.....	1460
Table 7-24. CLA_ONLY_REGS Access Type Codes.....	1460
Table 7-25. _MVECTBGRNDACTIVE Register Field Descriptions.....	1461
Table 7-26. _MPSACTL Register Field Descriptions.....	1462
Table 7-27. _MPSA1 Register Field Descriptions.....	1464
Table 7-28. _MPSA2 Register Field Descriptions.....	1465
Table 7-29. SOFTINTEN Register Field Descriptions.....	1466
Table 7-30. SOFTINTFRC Register Field Descriptions.....	1468
Table 7-31. CLA_SOFTINT_REGS Registers.....	1469
Table 7-32. CLA_SOFTINT_REGS Access Type Codes.....	1469
Table 7-33. SOFTINTEN Register Field Descriptions.....	1470
Table 7-34. SOFTINTFRC Register Field Descriptions.....	1472
Table 7-35. CLA_REGS Registers.....	1473
Table 7-36. CLA_REGS Access Type Codes.....	1473
Table 7-37. MVECT1 Register Field Descriptions.....	1475
Table 7-38. MVECT2 Register Field Descriptions.....	1476
Table 7-39. MVECT3 Register Field Descriptions.....	1477
Table 7-40. MVECT4 Register Field Descriptions.....	1478
Table 7-41. MVECT5 Register Field Descriptions.....	1479
Table 7-42. MVECT6 Register Field Descriptions.....	1480
Table 7-43. MVECT7 Register Field Descriptions.....	1481
Table 7-44. MVECT8 Register Field Descriptions.....	1482
Table 7-45. MCTL Register Field Descriptions.....	1483
Table 7-46. _MVECTBGRNDACTIVE Register Field Descriptions.....	1484
Table 7-47. SOFTINTEN Register Field Descriptions.....	1485
Table 7-48. _MSTSBGRND Register Field Descriptions.....	1487
Table 7-49. _MCTLBGRND Register Field Descriptions.....	1488
Table 7-50. _MVECTBGRND Register Field Descriptions.....	1489
Table 7-51. MIFR Register Field Descriptions.....	1490
Table 7-52. MIOVF Register Field Descriptions.....	1494
Table 7-53. MIFRC Register Field Descriptions.....	1497
Table 7-54. MICLR Register Field Descriptions.....	1499
Table 7-55. MICLROVF Register Field Descriptions.....	1501
Table 7-56. MIER Register Field Descriptions.....	1503
Table 7-57. MIRUN Register Field Descriptions.....	1506
Table 7-58. _MPC Register Field Descriptions.....	1508
Table 7-59. _MAR0 Register Field Descriptions.....	1509

Table 7-60. _MAR1 Register Field Descriptions.....	1510
Table 7-61. _MSTF Register Field Descriptions.....	1511
Table 7-62. _MR0 Register Field Descriptions.....	1514
Table 7-63. _MR1 Register Field Descriptions.....	1515
Table 7-64. _MR2 Register Field Descriptions.....	1516
Table 7-65. _MR3 Register Field Descriptions.....	1517
Table 7-66. _MPSACTL Register Field Descriptions.....	1518
Table 7-67. _MPSA1 Register Field Descriptions.....	1520
Table 7-68. _MPSA2 Register Field Descriptions.....	1521
Table 7-69. CLA Registers to Driverlib Functions.....	1521
Table 8-1. Example CLB Clocking Configuration.....	1527
Table 8-2. Global Signals and Mux Selection.....	1531
Table 8-3. Global Signals and Mux Selection.....	1535
Table 8-4. Local Signals and Mux Selection.....	1539
Table 8-5. Local Signals and Mux Selection.....	1541
Table 8-6. CLB Output Signal Multiplexer Table.....	1545
Table 8-7. CLB Output Signal Multiplexer Table.....	1546
Table 8-8. Output Table.....	1549
Table 8-9. Input Table.....	1550
Table 8-10. Ports Tied Off to Prevent Combinatorial Loops.....	1550
Table 8-11. Counter Block Operating Modes.....	1553
Table 8-12. HLC Event List.....	1562
Table 8-13. HLC ALT Event List.....	1563
Table 8-14. HLC Instruction Address Ranges.....	1564
Table 8-15. HLC Instruction Format.....	1564
Table 8-16. HLC Instruction Description.....	1564
Table 8-17. HLC Register Encoding.....	1565
Table 8-18. Non-Memory Mapped Register Addresses.....	1567
Table 8-19. CLB to SPI RX Access.....	1568
Table 8-20. CLB Base Address Table.....	1576
Table 8-21. CLB_LOGIC_CONFIG_REGS Registers.....	1577
Table 8-22. CLB_LOGIC_CONFIG_REGS Access Type Codes.....	1578
Table 8-23. CLB_COUNT_RESET Register Field Descriptions.....	1579
Table 8-24. CLB_COUNT_MODE_1 Register Field Descriptions.....	1580
Table 8-25. CLB_COUNT_MODE_0 Register Field Descriptions.....	1581
Table 8-26. CLB_COUNT_EVENT Register Field Descriptions.....	1582
Table 8-27. CLB_FSM_EXTRA_IN0 Register Field Descriptions.....	1583
Table 8-28. CLB_FSM_EXTERNAL_IN0 Register Field Descriptions.....	1584
Table 8-29. CLB_FSM_EXTERNAL_IN1 Register Field Descriptions.....	1585
Table 8-30. CLB_FSM_EXTRA_IN1 Register Field Descriptions.....	1586
Table 8-31. CLB_LUT4_IN0 Register Field Descriptions.....	1587
Table 8-32. CLB_LUT4_IN1 Register Field Descriptions.....	1588
Table 8-33. CLB_LUT4_IN2 Register Field Descriptions.....	1589
Table 8-34. CLB_LUT4_IN3 Register Field Descriptions.....	1590
Table 8-35. CLB_FSM_LUT_FN1_0 Register Field Descriptions.....	1591
Table 8-36. CLB_FSM_LUT_FN2 Register Field Descriptions.....	1592
Table 8-37. CLB_LUT4_FN1_0 Register Field Descriptions.....	1593
Table 8-38. CLB_LUT4_FN2 Register Field Descriptions.....	1594
Table 8-39. CLB_FSM_NEXT_STATE_0 Register Field Descriptions.....	1595
Table 8-40. CLB_FSM_NEXT_STATE_1 Register Field Descriptions.....	1596
Table 8-41. CLB_FSM_NEXT_STATE_2 Register Field Descriptions.....	1597
Table 8-42. CLB_MISC_CONTROL Register Field Descriptions.....	1598
Table 8-43. CLB_OUTPUT_LUT_0 Register Field Descriptions.....	1601
Table 8-44. CLB_OUTPUT_LUT_1 Register Field Descriptions.....	1602
Table 8-45. CLB_OUTPUT_LUT_2 Register Field Descriptions.....	1603
Table 8-46. CLB_OUTPUT_LUT_3 Register Field Descriptions.....	1604
Table 8-47. CLB_OUTPUT_LUT_4 Register Field Descriptions.....	1605
Table 8-48. CLB_OUTPUT_LUT_5 Register Field Descriptions.....	1606
Table 8-49. CLB_OUTPUT_LUT_6 Register Field Descriptions.....	1607
Table 8-50. CLB_OUTPUT_LUT_7 Register Field Descriptions.....	1608
Table 8-51. CLB_HLC_EVENT_SEL Register Field Descriptions.....	1609

Table 8-52. CLB_COUNT_MATCH_TAP_SEL Register Field Descriptions.....	1610
Table 8-53. CLB_OUTPUT_COND_CTRL_0 Register Field Descriptions.....	1611
Table 8-54. CLB_OUTPUT_COND_CTRL_1 Register Field Descriptions.....	1613
Table 8-55. CLB_OUTPUT_COND_CTRL_2 Register Field Descriptions.....	1615
Table 8-56. CLB_OUTPUT_COND_CTRL_3 Register Field Descriptions.....	1617
Table 8-57. CLB_OUTPUT_COND_CTRL_4 Register Field Descriptions.....	1619
Table 8-58. CLB_OUTPUT_COND_CTRL_5 Register Field Descriptions.....	1621
Table 8-59. CLB_OUTPUT_COND_CTRL_6 Register Field Descriptions.....	1623
Table 8-60. CLB_OUTPUT_COND_CTRL_7 Register Field Descriptions.....	1625
Table 8-61. CLB_MISC_ACCESS_CTRL Register Field Descriptions.....	1627
Table 8-62. CLB_SPI_DATA_CTRL_HI Register Field Descriptions.....	1628
Table 8-63. CLB_LOGIC_CONTROL_REGS Registers.....	1629
Table 8-64. CLB_LOGIC_CONTROL_REGS Access Type Codes.....	1629
Table 8-65. CLB_LOAD_EN Register Field Descriptions.....	1631
Table 8-66. CLB_LOAD_ADDR Register Field Descriptions.....	1632
Table 8-67. CLB_LOAD_DATA Register Field Descriptions.....	1633
Table 8-68. CLB_INPUT_FILTER Register Field Descriptions.....	1634
Table 8-69. CLB_IN_MUX_SEL_0 Register Field Descriptions.....	1637
Table 8-70. CLB_LCL_MUX_SEL_1 Register Field Descriptions.....	1639
Table 8-71. CLB_LCL_MUX_SEL_2 Register Field Descriptions.....	1640
Table 8-72. CLB_BUF_PTR Register Field Descriptions.....	1641
Table 8-73. CLB_GP_REG Register Field Descriptions.....	1642
Table 8-74. CLB_OUT_EN Register Field Descriptions.....	1644
Table 8-75. CLB_GLBL_MUX_SEL_1 Register Field Descriptions.....	1645
Table 8-76. CLB_GLBL_MUX_SEL_2 Register Field Descriptions.....	1646
Table 8-77. CLB_PRESCALE_CTRL Register Field Descriptions.....	1647
Table 8-78. CLB_INTR_TAG_REG Register Field Descriptions.....	1648
Table 8-79. CLB_LOCK Register Field Descriptions.....	1649
Table 8-80. CLB_HLC_INSTR_READ_PTR Register Field Descriptions.....	1650
Table 8-81. CLB_HLC_INSTR_VALUE Register Field Descriptions.....	1651
Table 8-82. CLB_DBG_OUT_2 Register Field Descriptions.....	1652
Table 8-83. CLB_DBG_R0 Register Field Descriptions.....	1653
Table 8-84. CLB_DBG_R1 Register Field Descriptions.....	1654
Table 8-85. CLB_DBG_R2 Register Field Descriptions.....	1655
Table 8-86. CLB_DBG_R3 Register Field Descriptions.....	1656
Table 8-87. CLB_DBG_C0 Register Field Descriptions.....	1657
Table 8-88. CLB_DBG_C1 Register Field Descriptions.....	1658
Table 8-89. CLB_DBG_C2 Register Field Descriptions.....	1659
Table 8-90. CLB_DBG_OUT Register Field Descriptions.....	1660
Table 8-91. CLB_DATA_EXCHANGE_REGS Registers.....	1662
Table 8-92. CLB_DATA_EXCHANGE_REGS Access Type Codes.....	1662
Table 8-93. CLB_PUSH Register Field Descriptions.....	1663
Table 8-94. CLB_PULL Register Field Descriptions.....	1664
Table 8-95. CLB Registers to Driverlib Functions.....	1664
Table 9-1. DCC Base Address Table.....	1678
Table 9-2. DCC_REGS Registers.....	1679
Table 9-3. DCC_REGS Access Type Codes.....	1679
Table 9-4. DCCGCTRL Register Field Descriptions.....	1680
Table 9-5. DCCNTSEED0 Register Field Descriptions.....	1681
Table 9-6. DCCVALIDSEED0 Register Field Descriptions.....	1682
Table 9-7. DCCNTSEED1 Register Field Descriptions.....	1683
Table 9-8. DCCSTATUS Register Field Descriptions.....	1684
Table 9-9. DCCNT0 Register Field Descriptions.....	1685
Table 9-10. DCCVALID0 Register Field Descriptions.....	1686
Table 9-11. DCCNT1 Register Field Descriptions.....	1687
Table 9-12. DCCCLKSRC1 Register Field Descriptions.....	1688
Table 9-13. DCCCLKSRC0 Register Field Descriptions.....	1690
Table 9-14. DCC Registers to Driverlib Functions.....	1690
Table 10-1. DMA Trigger Source Options.....	1697
Table 10-2. BURSTSIZE versus DATASIZE Behavior.....	1703
Table 10-3. DMA Base Address Table.....	1712

Table 10-4. DMA_REGS Registers.....	1713
Table 10-5. DMA_REGS Access Type Codes.....	1713
Table 10-6. DMACTRL Register Field Descriptions.....	1714
Table 10-7. DEBUGCTRL Register Field Descriptions.....	1715
Table 10-8. PRIORITYCTRL1 Register Field Descriptions.....	1716
Table 10-9. PRIORITYSTAT Register Field Descriptions.....	1717
Table 10-10. DMA_CH_REGS Registers.....	1718
Table 10-11. DMA_CH_REGS Access Type Codes.....	1718
Table 10-12. MODE Register Field Descriptions.....	1719
Table 10-13. CONTROL Register Field Descriptions.....	1721
Table 10-14. BURST_SIZE Register Field Descriptions.....	1723
Table 10-15. BURST_COUNT Register Field Descriptions.....	1724
Table 10-16. SRC_BURST_STEP Register Field Descriptions.....	1725
Table 10-17. DST_BURST_STEP Register Field Descriptions.....	1726
Table 10-18. TRANSFER_SIZE Register Field Descriptions.....	1727
Table 10-19. TRANSFER_COUNT Register Field Descriptions.....	1728
Table 10-20. SRC_TRANSFER_STEP Register Field Descriptions.....	1729
Table 10-21. DST_TRANSFER_STEP Register Field Descriptions.....	1730
Table 10-22. SRC_WRAP_SIZE Register Field Descriptions.....	1731
Table 10-23. SRC_WRAP_COUNT Register Field Descriptions.....	1732
Table 10-24. SRC_WRAP_STEP Register Field Descriptions.....	1733
Table 10-25. DST_WRAP_SIZE Register Field Descriptions.....	1734
Table 10-26. DST_WRAP_COUNT Register Field Descriptions.....	1735
Table 10-27. DST_WRAP_STEP Register Field Descriptions.....	1736
Table 10-28. SRC_BEG_ADDR_SHADOW Register Field Descriptions.....	1737
Table 10-29. SRC_ADDR_SHADOW Register Field Descriptions.....	1738
Table 10-30. SRC_BEG_ADDR_ACTIVE Register Field Descriptions.....	1739
Table 10-31. SRC_ADDR_ACTIVE Register Field Descriptions.....	1740
Table 10-32. DST_BEG_ADDR_SHADOW Register Field Descriptions.....	1741
Table 10-33. DST_ADDR_SHADOW Register Field Descriptions.....	1742
Table 10-34. DST_BEG_ADDR_ACTIVE Register Field Descriptions.....	1743
Table 10-35. DST_ADDR_ACTIVE Register Field Descriptions.....	1744
Table 10-36. DMA_CLA_SRC_SEL_REGS Registers.....	1745
Table 10-37. DMA_CLA_SRC_SEL_REGS Access Type Codes.....	1745
Table 10-38. CLA1TASKSRCSELLOCK Register Field Descriptions.....	1746
Table 10-39. DMACHSRCSELLOCK Register Field Descriptions.....	1747
Table 10-40. CLA1TASKSRCSEL1 Register Field Descriptions.....	1748
Table 10-41. CLA1TASKSRCSEL2 Register Field Descriptions.....	1749
Table 10-42. DMACHSRCSEL1 Register Field Descriptions.....	1750
Table 10-43. DMACHSRCSEL2 Register Field Descriptions.....	1751
Table 10-44. DMA Registers to Driverlib Functions.....	1751
Table 11-1. Configuration for the EMIF1 Module.....	1755
Table 11-2. EMIF Pins Used to Access Both SDRAM and Asynchronous Memories.....	1759
Table 11-3. EMIF Pins Specific to SDRAM.....	1759
Table 11-4. EMIF Pins Specific to Asynchronous Memory.....	1760
Table 11-5. EMIF SDRAM Commands.....	1760
Table 11-6. Truth Table for SDRAM Commands.....	1761
Table 11-7. 16-bit EMIF Address Pin Connections.....	1763
Table 11-8. Description of the SDRAM Configuration Register (SDRAM_CR).....	1764
Table 11-9. Description of the SDRAM Refresh Control Register (SDRAM_RCR).....	1764
Table 11-10. Description of the SDRAM Timing Register (SDRAM_TR).....	1764
Table 11-11. Description of the SDRAM Self Refresh Exit Timing Register (SDR_EXT_TMNG).....	1765
Table 11-12. SDRAM LOAD MODE REGISTER Command.....	1765
Table 11-13. Refresh Urgency Levels.....	1767
Table 11-14. Mapping from Logical Address to EMIF Pins for 32-bit SDRAM.....	1772
Table 11-15. Mapping from Logical Address to EMIF Pins for 16-bit SDRAM.....	1772
Table 11-16. Normal Mode vs. Select Strobe Mode.....	1773
Table 11-17. Description of the Asynchronous <i>m</i> Configuration Register (ASYNC_CS <sub>n</sub> _CR).....	1775
Table 11-18. Description of the Asynchronous Wait Cycle Configuration Register (ASYNC_WCCR).....	1776
Table 11-19. Description of EMIF Interrupt Mask Set Register (INT_MSK_SET).....	1776
Table 11-20. Description of EMIF Interrupt Mast Clear Register (INT_MSK_CLR).....	1777



Table 11-21. Asynchronous Read Operation in Normal Mode.....	1777
Table 11-22. Asynchronous Write Operation in Normal Mode.....	1779
Table 11-23. Asynchronous Read Operation in Select Strobe Mode.....	1781
Table 11-24. Asynchronous Write Operation in Select Strobe Mode.....	1783
Table 11-25. Interrupt Monitor and Control Bit Fields.....	1786
Table 11-26. SR Field Value For EMIF to K4S641632H-TC(L)70 Interface.....	1789
Table 11-27. SDRAM_TR Field Calculations for EMIF to K4S641632H-TC(L)70 Interface.....	1790
Table 11-28. RR Calculation for EMIF to K4S641632H-TC(L)70 Interface.....	1791
Table 11-29. RR Calculation for EMIF to K4S641632H-TC(L)70 Interface.....	1791
Table 11-30. SDRAM_CR Field Values For EMIF to K4S641632H-TC(L)70 Interface.....	1792
Table 11-31. AC Characteristics for a Read Access.....	1793
Table 11-32. AC Characteristics for a Write Access.....	1793
Table 11-33. EMIF Base Address Table.....	1799
Table 11-34. EMIF_REGS Registers.....	1800
Table 11-35. EMIF_REGS Access Type Codes.....	1800
Table 11-36. RCSR Register Field Descriptions.....	1801
Table 11-37. ASYNC_WCCR Register Field Descriptions.....	1802
Table 11-38. SDRAM_CR Register Field Descriptions.....	1803
Table 11-39. SDRAM_RCR Register Field Descriptions.....	1805
Table 11-40. ASYNC_CS2_CR Register Field Descriptions.....	1806
Table 11-41. ASYNC_CS3_CR Register Field Descriptions.....	1808
Table 11-42. ASYNC_CS4_CR Register Field Descriptions.....	1810
Table 11-43. SDRAM_TR Register Field Descriptions.....	1812
Table 11-44. TOTAL_SDRAM_AR Register Field Descriptions.....	1813
Table 11-45. TOTAL_SDRAM_ACTR Register Field Descriptions.....	1814
Table 11-46. SDR_EXT_TMNG Register Field Descriptions.....	1815
Table 11-47. INT_RAW Register Field Descriptions.....	1816
Table 11-48. INT_MSK Register Field Descriptions.....	1817
Table 11-49. INT_MSK_SET Register Field Descriptions.....	1818
Table 11-50. INT_MSK_CLR Register Field Descriptions.....	1819
Table 11-51. EMIF1_CONFIG_REGS Registers.....	1820
Table 11-52. EMIF1_CONFIG_REGS Access Type Codes.....	1820
Table 11-53. EMIF1LOCK Register Field Descriptions.....	1821
Table 11-54. EMIF1COMMIT Register Field Descriptions.....	1822
Table 11-55. EMIF1MSEL Register Field Descriptions.....	1823
Table 11-56. EMIF1ACCPROT0 Register Field Descriptions.....	1824
Table 11-57. EMIF Registers to Driverlib Functions.....	1824
Table 12-1. Flash Controller Access Semaphore States.....	1833
Table 12-2. FLASH Base Address Table.....	1841
Table 12-3. FLASH_CTRL_REGS Registers.....	1842
Table 12-4. FLASH_CTRL_REGS Access Type Codes.....	1842
Table 12-5. FRDCNTL Register Field Descriptions.....	1843
Table 12-6. FLPROT Register Field Descriptions.....	1844
Table 12-7. FRD_INTF_CTRL Register Field Descriptions.....	1845
Table 12-8. FLASH_ECC_REGS Registers.....	1846
Table 12-9. FLASH_ECC_REGS Access Type Codes.....	1846
Table 12-10. ECC_ENABLE Register Field Descriptions.....	1847
Table 12-11. FECC_CTRL Register Field Descriptions.....	1848
Table 12-12. FLASH Registers to Driverlib Functions.....	1848
Table 13-1. Event Selector Mux Signals.....	1856
Table 13-2. CPU Interfaces Monitored by CRC Units.....	1864
Table 13-3. Trace Memory Entry Bit Fields.....	1868
Table 13-4. ERAD Base Address Table.....	1879
Table 13-5. ERAD_GLOBAL_REGS Registers.....	1880
Table 13-6. ERAD_GLOBAL_REGS Access Type Codes.....	1880
Table 13-7. GLBL_EVENT_STAT Register Field Descriptions.....	1881
Table 13-8. GLBL_HALT_STAT Register Field Descriptions.....	1883
Table 13-9. GLBL_ENABLE Register Field Descriptions.....	1885
Table 13-10. GLBL_CTM_RESET Register Field Descriptions.....	1887
Table 13-11. GLBL_NMI_CTL Register Field Descriptions.....	1888
Table 13-12. GLBL_OWNER Register Field Descriptions.....	1890



Table 13-13. GLBL_EVENT_AND_MASK Register Field Descriptions.....	1891
Table 13-14. GLBL_EVENT_OR_MASK Register Field Descriptions.....	1896
Table 13-15. GLBL_AND_EVENT_INT_MASK Register Field Descriptions.....	1901
Table 13-16. GLBL_OR_EVENT_INT_MASK Register Field Descriptions.....	1902
Table 13-17. ERAD_HWBP_REGS Registers.....	1903
Table 13-18. ERAD_HWBP_REGS Access Type Codes.....	1903
Table 13-19. HWBP_MASK Register Field Descriptions.....	1904
Table 13-20. HWBP_REF Register Field Descriptions.....	1905
Table 13-21. HWBP_CLEAR Register Field Descriptions.....	1906
Table 13-22. HWBP_CNTL Register Field Descriptions.....	1907
Table 13-23. HWBP_STATUS Register Field Descriptions.....	1909
Table 13-24. ERAD_COUNTER_REGS Registers.....	1910
Table 13-25. ERAD_COUNTER_REGS Access Type Codes.....	1910
Table 13-26. CTM_CNTL Register Field Descriptions.....	1911
Table 13-27. CTM_STATUS Register Field Descriptions.....	1913
Table 13-28. CTM_REF Register Field Descriptions.....	1914
Table 13-29. CTM_COUNT Register Field Descriptions.....	1915
Table 13-30. CTM_MAX_COUNT Register Field Descriptions.....	1916
Table 13-31. CTM_INPUT_SEL Register Field Descriptions.....	1917
Table 13-32. CTM_CLEAR Register Field Descriptions.....	1918
Table 13-33. CTM_INPUT_SEL_2 Register Field Descriptions.....	1919
Table 13-34. CTM_INPUT_COND Register Field Descriptions.....	1920
Table 13-35. ERAD_CRC_GLOBAL_REGS Registers.....	1921
Table 13-36. ERAD_CRC_GLOBAL_REGS Access Type Codes.....	1921
Table 13-37. CRC_GLOBAL_CTRL Register Field Descriptions.....	1922
Table 13-38. ERAD_CRC_REGS Registers.....	1924
Table 13-39. ERAD_CRC_REGS Access Type Codes.....	1924
Table 13-40. CRC_CURRENT Register Field Descriptions.....	1925
Table 13-41. CRC_SEED Register Field Descriptions.....	1926
Table 13-42. CRC_QUALIFIER Register Field Descriptions.....	1927
Table 13-43. PCTRACE_REGS Registers.....	1928
Table 13-44. PCTRACE_REGS Access Type Codes.....	1928
Table 13-45. PCTRACE_GLOBAL Register Field Descriptions.....	1929
Table 13-46. PCTRACE_BUFFER Register Field Descriptions.....	1930
Table 13-47. PCTRACE_QUAL1 Register Field Descriptions.....	1931
Table 13-48. PCTRACE_QUAL2 Register Field Descriptions.....	1932
Table 13-49. PCTRACE_LOGPC_SOFTENABLE Register Field Descriptions.....	1933
Table 13-50. PCTRACE_LOGPC_SOFTDISABLE Register Field Descriptions.....	1934
Table 13-51. PCTRACE_BUFFER_REGS Registers.....	1935
Table 13-52. PCTRACE_BUFFER_REGS Access Type Codes.....	1935
Table 13-53. PCTRACE_BUFFER_BASE_y Register Field Descriptions.....	1936
Table 13-54. ERAD Registers to Driverlib Functions.....	1936
Table 14-1. GPIO access by different controllers.....	1941
Table 14-2. AGPIO Configuration.....	1943
Table 14-3. The Combinations of Use Cases for a Specific Analog Input Pin.....	1944
Table 14-4. Sampling Period.....	1947
Table 14-5. Sampling Frequency.....	1947
Table 14-6. Case 1: Three-Sample Sampling-Window Width.....	1948
Table 14-7. Case 2: Six-Sample Sampling-Window Width.....	1948
Table 14-8. GPIO Muxed Pins.....	1951
Table 14-9. GPIO and Peripheral Muxing.....	1959
Table 14-10. Peripheral Muxing (Multiple Pins Assigned).....	1960
Table 14-11. GPIO Base Address Table.....	1963
Table 14-12. GPIO_CTRL_REGS Registers.....	1964
Table 14-13. GPIO_CTRL_REGS Access Type Codes.....	1968
Table 14-14. GPACTRL Register Field Descriptions.....	1969
Table 14-15. GPAQSEL1 Register Field Descriptions.....	1970
Table 14-16. GPAQSEL2 Register Field Descriptions.....	1973
Table 14-17. GPAMUX1 Register Field Descriptions.....	1976
Table 14-18. GPAMUX2 Register Field Descriptions.....	1978
Table 14-19. GPADIR Register Field Descriptions.....	1980

Table 14-20. GPAPUD Register Field Descriptions.....	1982
Table 14-21. GPAINV Register Field Descriptions.....	1984
Table 14-22. GPAODR Register Field Descriptions.....	1986
Table 14-23. GPAGMUX1 Register Field Descriptions.....	1988
Table 14-24. GPAGMUX2 Register Field Descriptions.....	1990
Table 14-25. GPACSEL1 Register Field Descriptions.....	1992
Table 14-26. GPACSEL2 Register Field Descriptions.....	1993
Table 14-27. GPACSEL3 Register Field Descriptions.....	1994
Table 14-28. GPACSEL4 Register Field Descriptions.....	1995
Table 14-29. GPALOCK Register Field Descriptions.....	1996
Table 14-30. GPACR Register Field Descriptions.....	1998
Table 14-31. GPBCTRL Register Field Descriptions.....	2000
Table 14-32. GPBQSEL1 Register Field Descriptions.....	2001
Table 14-33. GPBQSEL2 Register Field Descriptions.....	2004
Table 14-34. GPBMUX1 Register Field Descriptions.....	2007
Table 14-35. GPBMUX2 Register Field Descriptions.....	2009
Table 14-36. GPBDIR Register Field Descriptions.....	2011
Table 14-37. GPBPUD Register Field Descriptions.....	2013
Table 14-38. GPBINV Register Field Descriptions.....	2015
Table 14-39. GPBODR Register Field Descriptions.....	2017
Table 14-40. GPBAMSEL Register Field Descriptions.....	2019
Table 14-41. GPBGMUX1 Register Field Descriptions.....	2021
Table 14-42. GPBGMUX2 Register Field Descriptions.....	2023
Table 14-43. GPBCSEL1 Register Field Descriptions.....	2025
Table 14-44. GPBCSEL2 Register Field Descriptions.....	2026
Table 14-45. GPBCSEL3 Register Field Descriptions.....	2027
Table 14-46. GPBCSEL4 Register Field Descriptions.....	2028
Table 14-47. GPBLOCK Register Field Descriptions.....	2029
Table 14-48. GPBCR Register Field Descriptions.....	2031
Table 14-49. GPCCTRL Register Field Descriptions.....	2033
Table 14-50. GPCQSEL1 Register Field Descriptions.....	2034
Table 14-51. GPCQSEL2 Register Field Descriptions.....	2037
Table 14-52. GPCMUX1 Register Field Descriptions.....	2040
Table 14-53. GPCMUX2 Register Field Descriptions.....	2042
Table 14-54. GPCDIR Register Field Descriptions.....	2044
Table 14-55. GPCPUD Register Field Descriptions.....	2046
Table 14-56. GPCINV Register Field Descriptions.....	2048
Table 14-57. GPCODR Register Field Descriptions.....	2050
Table 14-58. GPCGMUX1 Register Field Descriptions.....	2052
Table 14-59. GPCGMUX2 Register Field Descriptions.....	2054
Table 14-60. GPCCSEL1 Register Field Descriptions.....	2056
Table 14-61. GPCCSEL2 Register Field Descriptions.....	2057
Table 14-62. GPCCSEL3 Register Field Descriptions.....	2058
Table 14-63. GPCCSEL4 Register Field Descriptions.....	2059
Table 14-64. GPCLOCK Register Field Descriptions.....	2060
Table 14-65. GPCCR Register Field Descriptions.....	2062
Table 14-66. GPDCTRL Register Field Descriptions.....	2064
Table 14-67. GPDQSEL1 Register Field Descriptions.....	2065
Table 14-68. GPDQSEL2 Register Field Descriptions.....	2068
Table 14-69. GPDMUX1 Register Field Descriptions.....	2070
Table 14-70. GPDMUX2 Register Field Descriptions.....	2072
Table 14-71. GPDDIR Register Field Descriptions.....	2074
Table 14-72. GPDPUUD Register Field Descriptions.....	2076
Table 14-73. GPDINV Register Field Descriptions.....	2078
Table 14-74. GPDODR Register Field Descriptions.....	2080
Table 14-75. GPDGMUX1 Register Field Descriptions.....	2082
Table 14-76. GPDGMUX2 Register Field Descriptions.....	2084
Table 14-77. GPDCCSEL1 Register Field Descriptions.....	2086
Table 14-78. GPDCCSEL2 Register Field Descriptions.....	2087
Table 14-79. GPDCCSEL3 Register Field Descriptions.....	2088
Table 14-80. GPDCCSEL4 Register Field Descriptions.....	2089

Table 14-81. GPDLOCK Register Field Descriptions.....	2090
Table 14-82. GPDCR Register Field Descriptions.....	2092
Table 14-83. GPECTRL Register Field Descriptions.....	2094
Table 14-84. GPEQSEL1 Register Field Descriptions.....	2095
Table 14-85. GPEQSEL2 Register Field Descriptions.....	2097
Table 14-86. GPEMUX1 Register Field Descriptions.....	2100
Table 14-87. GPEMUX2 Register Field Descriptions.....	2102
Table 14-88. GPEDIR Register Field Descriptions.....	2104
Table 14-89. GPEPUD Register Field Descriptions.....	2106
Table 14-90. GPEINV Register Field Descriptions.....	2108
Table 14-91. GPEODR Register Field Descriptions.....	2110
Table 14-92. GPEGMUX1 Register Field Descriptions.....	2112
Table 14-93. GPEGMUX2 Register Field Descriptions.....	2114
Table 14-94. GPECSEL1 Register Field Descriptions.....	2116
Table 14-95. GPECSEL2 Register Field Descriptions.....	2117
Table 14-96. GPECSEL3 Register Field Descriptions.....	2118
Table 14-97. GPECSEL4 Register Field Descriptions.....	2119
Table 14-98. GPELOCK Register Field Descriptions.....	2120
Table 14-99. GPECR Register Field Descriptions.....	2122
Table 14-100. GPFCTRL Register Field Descriptions.....	2124
Table 14-101. GPFQSEL1 Register Field Descriptions.....	2125
Table 14-102. GPFQSEL2 Register Field Descriptions.....	2127
Table 14-103. GPFMUX1 Register Field Descriptions.....	2128
Table 14-104. GPFMUX2 Register Field Descriptions.....	2130
Table 14-105. GPFDIR Register Field Descriptions.....	2131
Table 14-106. GPFPUID Register Field Descriptions.....	2133
Table 14-107. GPFINV Register Field Descriptions.....	2135
Table 14-108. GPFODR Register Field Descriptions.....	2137
Table 14-109. GPFGMUX1 Register Field Descriptions.....	2139
Table 14-110. GPFGMUX2 Register Field Descriptions.....	2141
Table 14-111. GPFCESEL1 Register Field Descriptions.....	2142
Table 14-112. GPFCESEL2 Register Field Descriptions.....	2143
Table 14-113. GPFCESEL3 Register Field Descriptions.....	2144
Table 14-114. GPFCESEL4 Register Field Descriptions.....	2145
Table 14-115. GPFLOCK Register Field Descriptions.....	2146
Table 14-116. GPFGR Register Field Descriptions.....	2148
Table 14-117. GPGCTRL Register Field Descriptions.....	2150
Table 14-118. GPGQSEL1 Register Field Descriptions.....	2151
Table 14-119. GPGQSEL2 Register Field Descriptions.....	2153
Table 14-120. GPGMUX1 Register Field Descriptions.....	2156
Table 14-121. GPGMUX2 Register Field Descriptions.....	2158
Table 14-122. GPGDIR Register Field Descriptions.....	2160
Table 14-123. GPGPUD Register Field Descriptions.....	2162
Table 14-124. GPGINV Register Field Descriptions.....	2164
Table 14-125. GPGODR Register Field Descriptions.....	2166
Table 14-126. GPGAMSEL Register Field Descriptions.....	2168
Table 14-127. GPGGMUX1 Register Field Descriptions.....	2170
Table 14-128. GPGGMUX2 Register Field Descriptions.....	2172
Table 14-129. GPGCSEL1 Register Field Descriptions.....	2174
Table 14-130. GPGCSEL2 Register Field Descriptions.....	2175
Table 14-131. GPGCSEL3 Register Field Descriptions.....	2176
Table 14-132. GPGCSEL4 Register Field Descriptions.....	2177
Table 14-133. GPGLOCK Register Field Descriptions.....	2178
Table 14-134. GPGCR Register Field Descriptions.....	2180
Table 14-135. GPHCTRL Register Field Descriptions.....	2182
Table 14-136. GPHQSEL1 Register Field Descriptions.....	2183
Table 14-137. GPHQSEL2 Register Field Descriptions.....	2185
Table 14-138. GPHMUX1 Register Field Descriptions.....	2187
Table 14-139. GPHMUX2 Register Field Descriptions.....	2189
Table 14-140. GPHDIR Register Field Descriptions.....	2190
Table 14-141. GPHPUD Register Field Descriptions.....	2192

Table 14-142. GPHINV Register Field Descriptions.....	2196
Table 14-143. GPHODR Register Field Descriptions.....	2199
Table 14-144. GPHAMSEL Register Field Descriptions.....	2201
Table 14-145. GPHGMUX1 Register Field Descriptions.....	2206
Table 14-146. GPHGMUX2 Register Field Descriptions.....	2208
Table 14-147. GPHCSEL1 Register Field Descriptions.....	2209
Table 14-148. GPHCSEL2 Register Field Descriptions.....	2210
Table 14-149. GPHCSEL3 Register Field Descriptions.....	2211
Table 14-150. GPHCSEL4 Register Field Descriptions.....	2212
Table 14-151. GPHLOCK Register Field Descriptions.....	2213
Table 14-152. GPHCR Register Field Descriptions.....	2217
Table 14-153. GPIO_DATA_REGS Registers.....	2220
Table 14-154. GPIO_DATA_REGS Access Type Codes.....	2220
Table 14-155. GPADAT Register Field Descriptions.....	2222
Table 14-156. GPASET Register Field Descriptions.....	2224
Table 14-157. GPACLEAR Register Field Descriptions.....	2226
Table 14-158. GPATOGGLE Register Field Descriptions.....	2228
Table 14-159. GPBDAT Register Field Descriptions.....	2230
Table 14-160. GPBSET Register Field Descriptions.....	2232
Table 14-161. GPBCLEAR Register Field Descriptions.....	2234
Table 14-162. GPBTOGGLE Register Field Descriptions.....	2236
Table 14-163. GPCDAT Register Field Descriptions.....	2238
Table 14-164. GPCSET Register Field Descriptions.....	2240
Table 14-165. GPCCLEAR Register Field Descriptions.....	2242
Table 14-166. GPCTOGGLE Register Field Descriptions.....	2244
Table 14-167. GPDDAT Register Field Descriptions.....	2246
Table 14-168. GPDSET Register Field Descriptions.....	2248
Table 14-169. GPD CLEAR Register Field Descriptions.....	2250
Table 14-170. GPDTOGGLE Register Field Descriptions.....	2252
Table 14-171. GPEDAT Register Field Descriptions.....	2254
Table 14-172. GPESET Register Field Descriptions.....	2256
Table 14-173. GPECLEAR Register Field Descriptions.....	2258
Table 14-174. GPETOGGLE Register Field Descriptions.....	2260
Table 14-175. GPFDAT Register Field Descriptions.....	2262
Table 14-176. GPFSET Register Field Descriptions.....	2264
Table 14-177. GPF CLEAR Register Field Descriptions.....	2266
Table 14-178. GPFTOGGLE Register Field Descriptions.....	2268
Table 14-179. GPGDAT Register Field Descriptions.....	2270
Table 14-180. GPGSET Register Field Descriptions.....	2272
Table 14-181. GPGCLEAR Register Field Descriptions.....	2274
Table 14-182. GPGTOGGLE Register Field Descriptions.....	2276
Table 14-183. GPHDAT Register Field Descriptions.....	2278
Table 14-184. GPHSET Register Field Descriptions.....	2283
Table 14-185. GPHCLEAR Register Field Descriptions.....	2285
Table 14-186. GPHTOGGLE Register Field Descriptions.....	2287
Table 14-187. GPIO_DATA_READ_REGS Registers.....	2289
Table 14-188. GPIO_DATA_READ_REGS Access Type Codes.....	2289
Table 14-189. GPADAT_R Register Field Descriptions.....	2290
Table 14-190. GPBDAT_R Register Field Descriptions.....	2291
Table 14-191. GPCDAT_R Register Field Descriptions.....	2292
Table 14-192. GPDDAT_R Register Field Descriptions.....	2293
Table 14-193. GPEDAT_R Register Field Descriptions.....	2294
Table 14-194. GPFDAT_R Register Field Descriptions.....	2295
Table 14-195. GPGDAT_R Register Field Descriptions.....	2296
Table 14-196. GPHDAT_R Register Field Descriptions.....	2297
Table 14-197. GPIO Registers to Driverlib Functions.....	2297
Table 15-1. IPC Message RAM Read/Write Access.....	2308
Table 15-2. IPC Command Registers.....	2308
Table 15-3. IPC Base Address Table.....	2311
Table 15-4. CPU1TOCPU2_IPC_REGS_CPU1VIEW Registers.....	2312
Table 15-5. CPU1TOCPU2_IPC_REGS_CPU1VIEW Access Type Codes.....	2312



Table 15-6. CPU1TOCPU2IPCACK Register Field Descriptions.....	2313
Table 15-7. CPU2TOCPU1IPCSTS Register Field Descriptions.....	2315
Table 15-8. CPU1TOCPU2IPCSET Register Field Descriptions.....	2320
Table 15-9. CPU1TOCPU2IPCCLR Register Field Descriptions.....	2324
Table 15-10. CPU1TOCPU2IPCFLG Register Field Descriptions.....	2328
Table 15-11. IPCCOUNTERL Register Field Descriptions.....	2332
Table 15-12. IPCCOUNTERH Register Field Descriptions.....	2333
Table 15-13. CPU1TOCPU2IPCSENDCOM Register Field Descriptions.....	2334
Table 15-14. CPU1TOCPU2IPCSENDADDR Register Field Descriptions.....	2335
Table 15-15. CPU1TOCPU2IPCSENDATA Register Field Descriptions.....	2336
Table 15-16. CPU2TOCPU1IPCReply Register Field Descriptions.....	2337
Table 15-17. CPU2TOCPU1IPCRecvCOM Register Field Descriptions.....	2338
Table 15-18. CPU2TOCPU1IPCRecvADDR Register Field Descriptions.....	2339
Table 15-19. CPU2TOCPU1IPCRecvDATA Register Field Descriptions.....	2340
Table 15-20. CPU1TOCPU2IPCReply Register Field Descriptions.....	2341
Table 15-21. CPU2TOCPU1IPCBOOTSTS Register Field Descriptions.....	2342
Table 15-22. CPU1TOCPU2IPCBOOTMODE Register Field Descriptions.....	2343
Table 15-23. FLASHCTLSEM Register Field Descriptions.....	2344
Table 15-24. CPU1TOCPU2_IPC_REGS_CPU2VIEW Registers.....	2345
Table 15-25. CPU1TOCPU2_IPC_REGS_CPU2VIEW Access Type Codes.....	2345
Table 15-26. CPU2TOCPU1IPCACK Register Field Descriptions.....	2346
Table 15-27. CPU1TOCPU2IPCSTS Register Field Descriptions.....	2348
Table 15-28. CPU2TOCPU1IPCSET Register Field Descriptions.....	2353
Table 15-29. CPU2TOCPU1IPCCLR Register Field Descriptions.....	2357
Table 15-30. CPU2TOCPU1IPCFLG Register Field Descriptions.....	2361
Table 15-31. IPCCOUNTERL Register Field Descriptions.....	2365
Table 15-32. IPCCOUNTERH Register Field Descriptions.....	2366
Table 15-33. CPU1TOCPU2IPCRecvCOM Register Field Descriptions.....	2367
Table 15-34. CPU1TOCPU2IPCRecvADDR Register Field Descriptions.....	2368
Table 15-35. CPU1TOCPU2IPCRecvDATA Register Field Descriptions.....	2369
Table 15-36. CPU2TOCPU1IPCReply Register Field Descriptions.....	2370
Table 15-37. CPU2TOCPU1IPCSENDCOM Register Field Descriptions.....	2371
Table 15-38. CPU2TOCPU1IPCSENDADDR Register Field Descriptions.....	2372
Table 15-39. CPU2TOCPU1IPCSENDATA Register Field Descriptions.....	2373
Table 15-40. CPU1TOCPU2IPCReply Register Field Descriptions.....	2374
Table 15-41. CPU2TOCPU1IPCBOOTSTS Register Field Descriptions.....	2375
Table 15-42. CPU1TOCPU2IPCBOOTMODE Register Field Descriptions.....	2376
Table 15-43. FLASHCTLSEM Register Field Descriptions.....	2377
Table 15-44. IPC Registers to Driverlib Functions.....	2377
Table 16-1. Input X-BAR Destinations.....	2383
Table 16-2. CLB Input X-BAR Destinations.....	2384
Table 16-3. Illegal Combination Logic X-BAR Mux Configuration Table.....	2385
Table 16-4. Minimum Deadband X-BAR Mux Configuration Table.....	2386
Table 16-5. EPWM X-BAR Mux Configuration Table.....	2389
Table 16-6. CLB X-BAR Mux Configuration Table.....	2393
Table 16-7. Output X-BAR Mux Configuration Table.....	2395
Table 16-8. CLB Output X-BAR Mux Configuration Table.....	2397
Table 16-9. XBAR Base Address Table.....	2400
Table 16-10. EPWM_XBAR_REGS Registers.....	2401
Table 16-11. EPWM_XBAR_REGS Access Type Codes.....	2402
Table 16-12. OUT1MUX0TO15CFG Register Field Descriptions.....	2403
Table 16-13. OUT1MUX16TO31CFG Register Field Descriptions.....	2406
Table 16-14. OUT1MUX32TO47CFG Register Field Descriptions.....	2409
Table 16-15. OUT1MUX48TO63CFG Register Field Descriptions.....	2412
Table 16-16. OUT2MUX0TO15CFG Register Field Descriptions.....	2415
Table 16-17. OUT2MUX16TO31CFG Register Field Descriptions.....	2418
Table 16-18. OUT2MUX32TO47CFG Register Field Descriptions.....	2421
Table 16-19. OUT2MUX48TO63CFG Register Field Descriptions.....	2424
Table 16-20. OUT3MUX0TO15CFG Register Field Descriptions.....	2427
Table 16-21. OUT3MUX16TO31CFG Register Field Descriptions.....	2430
Table 16-22. OUT3MUX32TO47CFG Register Field Descriptions.....	2433

Table 16-23. OUT3MUX48TO63CFG Register Field Descriptions.....	2436
Table 16-24. OUT4MUX0TO15CFG Register Field Descriptions.....	2439
Table 16-25. OUT4MUX16TO31CFG Register Field Descriptions.....	2442
Table 16-26. OUT4MUX32TO47CFG Register Field Descriptions.....	2445
Table 16-27. OUT4MUX48TO63CFG Register Field Descriptions.....	2448
Table 16-28. OUT5MUX0TO15CFG Register Field Descriptions.....	2451
Table 16-29. OUT5MUX16TO31CFG Register Field Descriptions.....	2454
Table 16-30. OUT5MUX32TO47CFG Register Field Descriptions.....	2457
Table 16-31. OUT5MUX48TO63CFG Register Field Descriptions.....	2460
Table 16-32. OUT6MUX0TO15CFG Register Field Descriptions.....	2463
Table 16-33. OUT6MUX16TO31CFG Register Field Descriptions.....	2466
Table 16-34. OUT6MUX32TO47CFG Register Field Descriptions.....	2469
Table 16-35. OUT6MUX48TO63CFG Register Field Descriptions.....	2472
Table 16-36. OUT7MUX0TO15CFG Register Field Descriptions.....	2475
Table 16-37. OUT7MUX16TO31CFG Register Field Descriptions.....	2478
Table 16-38. OUT7MUX32TO47CFG Register Field Descriptions.....	2481
Table 16-39. OUT7MUX48TO63CFG Register Field Descriptions.....	2484
Table 16-40. OUT8MUX0TO15CFG Register Field Descriptions.....	2487
Table 16-41. OUT8MUX16TO31CFG Register Field Descriptions.....	2490
Table 16-42. OUT8MUX32TO47CFG Register Field Descriptions.....	2493
Table 16-43. OUT8MUX48TO63CFG Register Field Descriptions.....	2496
Table 16-44. OUT1MUXENABLE Register Field Descriptions.....	2499
Table 16-45. OUT1MUXENABLE32TO64 Register Field Descriptions.....	2504
Table 16-46. OUT2MUXENABLE Register Field Descriptions.....	2509
Table 16-47. OUT2MUXENABLE32TO64 Register Field Descriptions.....	2514
Table 16-48. OUT3MUXENABLE Register Field Descriptions.....	2519
Table 16-49. OUT3MUXENABLE32TO64 Register Field Descriptions.....	2524
Table 16-50. OUT4MUXENABLE Register Field Descriptions.....	2529
Table 16-51. OUT4MUXENABLE32TO64 Register Field Descriptions.....	2534
Table 16-52. OUT5MUXENABLE Register Field Descriptions.....	2539
Table 16-53. OUT5MUXENABLE32TO64 Register Field Descriptions.....	2544
Table 16-54. OUT6MUXENABLE Register Field Descriptions.....	2549
Table 16-55. OUT6MUXENABLE32TO64 Register Field Descriptions.....	2554
Table 16-56. OUT7MUXENABLE Register Field Descriptions.....	2559
Table 16-57. OUT7MUXENABLE32TO64 Register Field Descriptions.....	2564
Table 16-58. OUT8MUXENABLE Register Field Descriptions.....	2569
Table 16-59. OUT8MUXENABLE32TO64 Register Field Descriptions.....	2574
Table 16-60. TRIPROUTINV Register Field Descriptions.....	2579
Table 16-61. TRIPLOCK Register Field Descriptions.....	2581
Table 16-62. INPUT_XBAR_REGS Registers.....	2582
Table 16-63. INPUT_XBAR_REGS Access Type Codes.....	2582
Table 16-64. INPUT1SELECT Register Field Descriptions.....	2583
Table 16-65. INPUT2SELECT Register Field Descriptions.....	2584
Table 16-66. INPUT3SELECT Register Field Descriptions.....	2585
Table 16-67. INPUT4SELECT Register Field Descriptions.....	2586
Table 16-68. INPUT5SELECT Register Field Descriptions.....	2587
Table 16-69. INPUT6SELECT Register Field Descriptions.....	2588
Table 16-70. INPUT7SELECT Register Field Descriptions.....	2589
Table 16-71. INPUT8SELECT Register Field Descriptions.....	2590
Table 16-72. INPUT9SELECT Register Field Descriptions.....	2591
Table 16-73. INPUT10SELECT Register Field Descriptions.....	2592
Table 16-74. INPUT11SELECT Register Field Descriptions.....	2593
Table 16-75. INPUT12SELECT Register Field Descriptions.....	2594
Table 16-76. INPUT13SELECT Register Field Descriptions.....	2595
Table 16-77. INPUT14SELECT Register Field Descriptions.....	2596
Table 16-78. INPUT15SELECT Register Field Descriptions.....	2597
Table 16-79. INPUT16SELECT Register Field Descriptions.....	2598
Table 16-80. INPUTSELECTLOCK Register Field Descriptions.....	2599
Table 16-81. XBAR_REGS Registers.....	2601
Table 16-82. XBAR_REGS Access Type Codes.....	2601
Table 16-83. XBARFLG1 Register Field Descriptions.....	2603



Table 16-84. XBARFLG2 Register Field Descriptions.....	2608
Table 16-85. XBARFLG3 Register Field Descriptions.....	2613
Table 16-86. XBARFLG4 Register Field Descriptions.....	2617
Table 16-87. XBARFLG5 Register Field Descriptions.....	2621
Table 16-88. XBARFLG6 Register Field Descriptions.....	2625
Table 16-89. XBARFLG7 Register Field Descriptions.....	2629
Table 16-90. XBARFLG8 Register Field Descriptions.....	2633
Table 16-91. XBARFLG9 Register Field Descriptions.....	2638
Table 16-92. XBARFLG10 Register Field Descriptions.....	2640
Table 16-93. XBARFLG11 Register Field Descriptions.....	2645
Table 16-94. XBARFLG12 Register Field Descriptions.....	2647
Table 16-95. XBARFLG13 Register Field Descriptions.....	2652
Table 16-96. XBARFLG14 Register Field Descriptions.....	2657
Table 16-97. XBARFLG15 Register Field Descriptions.....	2662
Table 16-98. XBARFLG16 Register Field Descriptions.....	2667
Table 16-99. XBARCLR1 Register Field Descriptions.....	2670
Table 16-100. XBARCLR2 Register Field Descriptions.....	2673
Table 16-101. XBARCLR3 Register Field Descriptions.....	2676
Table 16-102. XBARCLR4 Register Field Descriptions.....	2679
Table 16-103. XBARCLR5 Register Field Descriptions.....	2682
Table 16-104. XBARCLR6 Register Field Descriptions.....	2684
Table 16-105. XBARCLR7 Register Field Descriptions.....	2687
Table 16-106. XBARCLR8 Register Field Descriptions.....	2690
Table 16-107. XBARCLR9 Register Field Descriptions.....	2693
Table 16-108. XBARCLR10 Register Field Descriptions.....	2695
Table 16-109. XBARCLR11 Register Field Descriptions.....	2698
Table 16-110. XBARCLR12 Register Field Descriptions.....	2700
Table 16-111. XBARCLR13 Register Field Descriptions.....	2703
Table 16-112. XBARCLR14 Register Field Descriptions.....	2706
Table 16-113. XBARCLR15 Register Field Descriptions.....	2709
Table 16-114. XBARCLR16 Register Field Descriptions.....	2714
Table 16-115. MINDB_XBAR_REGS Registers.....	2717
Table 16-116. MINDB_XBAR_REGS Access Type Codes.....	2717
Table 16-117. MDL1SELECT Register Field Descriptions.....	2718
Table 16-118. MDL2SELECT Register Field Descriptions.....	2719
Table 16-119. MDL3SELECT Register Field Descriptions.....	2720
Table 16-120. MDL4SELECT Register Field Descriptions.....	2721
Table 16-121. MDL5SELECT Register Field Descriptions.....	2722
Table 16-122. MDL6SELECT Register Field Descriptions.....	2723
Table 16-123. MDL7SELECT Register Field Descriptions.....	2724
Table 16-124. MDL8SELECT Register Field Descriptions.....	2725
Table 16-125. MDL9SELECT Register Field Descriptions.....	2726
Table 16-126. MDL10SELECT Register Field Descriptions.....	2727
Table 16-127. MDL11SELECT Register Field Descriptions.....	2728
Table 16-128. MDL12SELECT Register Field Descriptions.....	2729
Table 16-129. MDL13SELECT Register Field Descriptions.....	2730
Table 16-130. MDL14SELECT Register Field Descriptions.....	2731
Table 16-131. MDL15SELECT Register Field Descriptions.....	2732
Table 16-132. MDL16SELECT Register Field Descriptions.....	2733
Table 16-133. INPUTSELECTLOCK Register Field Descriptions.....	2734
Table 16-134. ICL_XBAR_REGS Registers.....	2736
Table 16-135. ICL_XBAR_REGS Access Type Codes.....	2736
Table 16-136. ICL1SELECT Register Field Descriptions.....	2737
Table 16-137. ICL2SELECT Register Field Descriptions.....	2738
Table 16-138. ICL3SELECT Register Field Descriptions.....	2739
Table 16-139. ICL4SELECT Register Field Descriptions.....	2740
Table 16-140. ICL5SELECT Register Field Descriptions.....	2741
Table 16-141. ICL6SELECT Register Field Descriptions.....	2742
Table 16-142. ICL7SELECT Register Field Descriptions.....	2743
Table 16-143. ICL8SELECT Register Field Descriptions.....	2744
Table 16-144. ICL9SELECT Register Field Descriptions.....	2745

Table 16-145. ICL10SELECT Register Field Descriptions.....	2746
Table 16-146. ICL11SELECT Register Field Descriptions.....	2747
Table 16-147. ICL12SELECT Register Field Descriptions.....	2748
Table 16-148. ICL13SELECT Register Field Descriptions.....	2749
Table 16-149. ICL14SELECT Register Field Descriptions.....	2750
Table 16-150. ICL15SELECT Register Field Descriptions.....	2751
Table 16-151. ICL16SELECT Register Field Descriptions.....	2752
Table 16-152. INPUTSELECTLOCK Register Field Descriptions.....	2753
Table 16-153. CLB_XBAR_REGS Registers.....	2755
Table 16-154. CLB_XBAR_REGS Access Type Codes.....	2755
Table 16-155. AUXSIG0MUX0TO15CFG Register Field Descriptions.....	2757
Table 16-156. AUXSIG0MUX16TO31CFG Register Field Descriptions.....	2760
Table 16-157. AUXSIG1MUX0TO15CFG Register Field Descriptions.....	2763
Table 16-158. AUXSIG1MUX16TO31CFG Register Field Descriptions.....	2766
Table 16-159. AUXSIG2MUX0TO15CFG Register Field Descriptions.....	2769
Table 16-160. AUXSIG2MUX16TO31CFG Register Field Descriptions.....	2772
Table 16-161. AUXSIG3MUX0TO15CFG Register Field Descriptions.....	2775
Table 16-162. AUXSIG3MUX16TO31CFG Register Field Descriptions.....	2778
Table 16-163. AUXSIG4MUX0TO15CFG Register Field Descriptions.....	2781
Table 16-164. AUXSIG4MUX16TO31CFG Register Field Descriptions.....	2784
Table 16-165. AUXSIG5MUX0TO15CFG Register Field Descriptions.....	2787
Table 16-166. AUXSIG5MUX16TO31CFG Register Field Descriptions.....	2790
Table 16-167. AUXSIG6MUX0TO15CFG Register Field Descriptions.....	2793
Table 16-168. AUXSIG6MUX16TO31CFG Register Field Descriptions.....	2796
Table 16-169. AUXSIG7MUX0TO15CFG Register Field Descriptions.....	2799
Table 16-170. AUXSIG7MUX16TO31CFG Register Field Descriptions.....	2802
Table 16-171. AUXSIG0MUXENABLE Register Field Descriptions.....	2805
Table 16-172. AUXSIG1MUXENABLE Register Field Descriptions.....	2810
Table 16-173. AUXSIG2MUXENABLE Register Field Descriptions.....	2815
Table 16-174. AUXSIG3MUXENABLE Register Field Descriptions.....	2820
Table 16-175. AUXSIG4MUXENABLE Register Field Descriptions.....	2825
Table 16-176. AUXSIG5MUXENABLE Register Field Descriptions.....	2830
Table 16-177. AUXSIG6MUXENABLE Register Field Descriptions.....	2835
Table 16-178. AUXSIG7MUXENABLE Register Field Descriptions.....	2840
Table 16-179. AUXSIGOUTINV Register Field Descriptions.....	2845
Table 16-180. AUXSIGLOCK Register Field Descriptions.....	2847
Table 16-181. OUTPUT_XBAR_EXT64_REGS Registers.....	2848
Table 16-182. OUTPUT_XBAR_EXT64_REGS Access Type Codes.....	2849
Table 16-183. OUTPUT1MUX0TO15CFG Register Field Descriptions.....	2850
Table 16-184. OUTPUT1MUX16TO31CFG Register Field Descriptions.....	2853
Table 16-185. OUTPUT1MUX32TO47CFG Register Field Descriptions.....	2856
Table 16-186. OUTPUT1MUX48TO63CFG Register Field Descriptions.....	2859
Table 16-187. OUTPUT2MUX0TO15CFG Register Field Descriptions.....	2862
Table 16-188. OUTPUT2MUX16TO31CFG Register Field Descriptions.....	2865
Table 16-189. OUTPUT2MUX32TO47CFG Register Field Descriptions.....	2868
Table 16-190. OUTPUT2MUX48TO63CFG Register Field Descriptions.....	2871
Table 16-191. OUTPUT3MUX0TO15CFG Register Field Descriptions.....	2874
Table 16-192. OUTPUT3MUX16TO31CFG Register Field Descriptions.....	2877
Table 16-193. OUTPUT3MUX32TO47CFG Register Field Descriptions.....	2880
Table 16-194. OUTPUT3MUX48TO63CFG Register Field Descriptions.....	2883
Table 16-195. OUTPUT4MUX0TO15CFG Register Field Descriptions.....	2886
Table 16-196. OUTPUT4MUX16TO31CFG Register Field Descriptions.....	2889
Table 16-197. OUTPUT4MUX32TO47CFG Register Field Descriptions.....	2892
Table 16-198. OUTPUT4MUX48TO63CFG Register Field Descriptions.....	2895
Table 16-199. OUTPUT5MUX0TO15CFG Register Field Descriptions.....	2898
Table 16-200. OUTPUT5MUX16TO31CFG Register Field Descriptions.....	2901
Table 16-201. OUTPUT5MUX32TO47CFG Register Field Descriptions.....	2904
Table 16-202. OUTPUT5MUX48TO63CFG Register Field Descriptions.....	2907
Table 16-203. OUTPUT6MUX0TO15CFG Register Field Descriptions.....	2910
Table 16-204. OUTPUT6MUX16TO31CFG Register Field Descriptions.....	2913
Table 16-205. OUTPUT6MUX32TO47CFG Register Field Descriptions.....	2916

Table 16-206. OUTPUT6MUX48TO63CFG Register Field Descriptions.....	2919
Table 16-207. OUTPUT7MUX0TO15CFG Register Field Descriptions.....	2922
Table 16-208. OUTPUT7MUX16TO31CFG Register Field Descriptions.....	2925
Table 16-209. OUTPUT7MUX32TO47CFG Register Field Descriptions.....	2928
Table 16-210. OUTPUT7MUX48TO63CFG Register Field Descriptions.....	2931
Table 16-211. OUTPUT8MUX0TO15CFG Register Field Descriptions.....	2934
Table 16-212. OUTPUT8MUX16TO31CFG Register Field Descriptions.....	2937
Table 16-213. OUTPUT8MUX32TO47CFG Register Field Descriptions.....	2940
Table 16-214. OUTPUT8MUX48TO63CFG Register Field Descriptions.....	2943
Table 16-215. OUTPUT1MUXENABLE Register Field Descriptions.....	2946
Table 16-216. OUTPUT1MUXENABLE32TO63 Register Field Descriptions.....	2951
Table 16-217. OUTPUT2MUXENABLE Register Field Descriptions.....	2956
Table 16-218. OUTPUT2MUXENABLE32TO63 Register Field Descriptions.....	2961
Table 16-219. OUTPUT3MUXENABLE Register Field Descriptions.....	2966
Table 16-220. OUTPUT3MUXENABLE32TO63 Register Field Descriptions.....	2971
Table 16-221. OUTPUT4MUXENABLE Register Field Descriptions.....	2976
Table 16-222. OUTPUT4MUXENABLE32TO63 Register Field Descriptions.....	2981
Table 16-223. OUTPUT5MUXENABLE Register Field Descriptions.....	2986
Table 16-224. OUTPUT5MUXENABLE32TO63 Register Field Descriptions.....	2991
Table 16-225. OUTPUT6MUXENABLE Register Field Descriptions.....	2996
Table 16-226. OUTPUT6MUXENABLE32TO63 Register Field Descriptions.....	3001
Table 16-227. OUTPUT7MUXENABLE Register Field Descriptions.....	3006
Table 16-228. OUTPUT7MUXENABLE32TO63 Register Field Descriptions.....	3011
Table 16-229. OUTPUT8MUXENABLE Register Field Descriptions.....	3016
Table 16-230. OUTPUT8MUXENABLE32TO63 Register Field Descriptions.....	3021
Table 16-231. OUTPUTLATCH Register Field Descriptions.....	3026
Table 16-232. OUTPUTLATCHCLR Register Field Descriptions.....	3028
Table 16-233. OUTPUTLATCHFRC Register Field Descriptions.....	3030
Table 16-234. OUTPUTLATCHENABLE Register Field Descriptions.....	3032
Table 16-235. OUTPUTINV Register Field Descriptions.....	3034
Table 16-236. OUTPUTLOCK Register Field Descriptions.....	3036
Table 16-237. OUTPUT_XBAR_REGS Registers.....	3037
Table 16-238. OUTPUT_XBAR_REGS Access Type Codes.....	3037
Table 16-239. OUTPUT1MUX0TO15CFG Register Field Descriptions.....	3039
Table 16-240. OUTPUT1MUX16TO31CFG Register Field Descriptions.....	3042
Table 16-241. OUTPUT2MUX0TO15CFG Register Field Descriptions.....	3045
Table 16-242. OUTPUT2MUX16TO31CFG Register Field Descriptions.....	3048
Table 16-243. OUTPUT3MUX0TO15CFG Register Field Descriptions.....	3051
Table 16-244. OUTPUT3MUX16TO31CFG Register Field Descriptions.....	3054
Table 16-245. OUTPUT4MUX0TO15CFG Register Field Descriptions.....	3057
Table 16-246. OUTPUT4MUX16TO31CFG Register Field Descriptions.....	3060
Table 16-247. OUTPUT5MUX0TO15CFG Register Field Descriptions.....	3063
Table 16-248. OUTPUT5MUX16TO31CFG Register Field Descriptions.....	3066
Table 16-249. OUTPUT6MUX0TO15CFG Register Field Descriptions.....	3069
Table 16-250. OUTPUT6MUX16TO31CFG Register Field Descriptions.....	3072
Table 16-251. OUTPUT7MUX0TO15CFG Register Field Descriptions.....	3075
Table 16-252. OUTPUT7MUX16TO31CFG Register Field Descriptions.....	3078
Table 16-253. OUTPUT8MUX0TO15CFG Register Field Descriptions.....	3081
Table 16-254. OUTPUT8MUX16TO31CFG Register Field Descriptions.....	3084
Table 16-255. OUTPUT1MUXENABLE Register Field Descriptions.....	3087
Table 16-256. OUTPUT2MUXENABLE Register Field Descriptions.....	3092
Table 16-257. OUTPUT3MUXENABLE Register Field Descriptions.....	3097
Table 16-258. OUTPUT4MUXENABLE Register Field Descriptions.....	3102
Table 16-259. OUTPUT5MUXENABLE Register Field Descriptions.....	3107
Table 16-260. OUTPUT6MUXENABLE Register Field Descriptions.....	3112
Table 16-261. OUTPUT7MUXENABLE Register Field Descriptions.....	3117
Table 16-262. OUTPUT8MUXENABLE Register Field Descriptions.....	3122
Table 16-263. OUTPUTLATCH Register Field Descriptions.....	3127
Table 16-264. OUTPUTLATCHCLR Register Field Descriptions.....	3129
Table 16-265. OUTPUTLATCHFRC Register Field Descriptions.....	3131
Table 16-266. OUTPUTLATCHENABLE Register Field Descriptions.....	3133

Table 16-267. OUTPUTINV Register Field Descriptions.....	3135
Table 16-268. OUTPUTLOCK Register Field Descriptions.....	3137
Table 16-269. EPWMXBAR Registers to Driverlib Functions.....	3138
Table 16-270. INPUTXBAR Registers to Driverlib Functions.....	3140
Table 16-271. XBAR Registers to Driverlib Functions.....	3141
Table 16-272. MINDBXBAR Registers to Driverlib Functions.....	3142
Table 16-273. ICLXBAR Registers to Driverlib Functions.....	3143
Table 16-274. CLBXBAR Registers to Driverlib Functions.....	3144
Table 16-275. OUTPUTXBAR Registers to Driverlib Functions.....	3145
Table 17-1. CMPSS Input Mux Options.....	3153
Table 17-2. Analog Signal Descriptions.....	3153
Table 17-3. Reference Summary.....	3154
Table 17-4. Analog Internal Connections.....	3154
Table 17-5. AGPIO Configuration.....	3157
Table 17-6. The Combinations of Use Cases for a Specific Analog Input Pin.....	3158
Table 17-7. ASBSYS Base Address Table.....	3158
Table 17-8. ANALOG_SUBSYS_REGS Registers.....	3159
Table 17-9. ANALOG_SUBSYS_REGS Access Type Codes.....	3159
Table 17-10. INTERNALTESTCTL Register Field Descriptions.....	3161
Table 17-11. CONFIGLOCK Register Field Descriptions.....	3163
Table 17-12. TSNSCTL Register Field Descriptions.....	3164
Table 17-13. ANAREFCTL Register Field Descriptions.....	3165
Table 17-14. VMONCTL Register Field Descriptions.....	3167
Table 17-15. CMPHPMXSEL Register Field Descriptions.....	3168
Table 17-16. CMPLPMXSEL Register Field Descriptions.....	3170
Table 17-17. CMPHNMXSEL Register Field Descriptions.....	3172
Table 17-18. CMPLNMXSEL Register Field Descriptions.....	3173
Table 17-19. ADCDACLOOPBACK Register Field Descriptions.....	3174
Table 17-20. LOCK Register Field Descriptions.....	3175
Table 17-21. CMPHPMXSEL1 Register Field Descriptions.....	3177
Table 17-22. CMPLPMXSEL1 Register Field Descriptions.....	3178
Table 17-23. ADCSOCFRCGB Register Field Descriptions.....	3179
Table 17-24. ADCSOCFRCGBSEL Register Field Descriptions.....	3181
Table 17-25. AGPIOCTRLG Register Field Descriptions.....	3182
Table 17-26. AGPIOCTRLH Register Field Descriptions.....	3185
Table 17-27. GPIOINENACTRL Register Field Descriptions.....	3188
Table 18-1. ADC Options and Configuration Levels.....	3193
Table 18-2. Analog to 12-bit Digital Formulas.....	3196
Table 18-3. Analog to 16-bit Digital Formulas.....	3196
Table 18-4. 12-Bit Digital-to-Analog Formulas.....	3197
Table 18-5. 16-Bit Digital-to-Analog Formulas.....	3197
Table 18-6. ADC SOC Trigger Selection.....	3199
Table 18-7. ADC SYNC Input.....	3208
Table 18-8. Channel Selection of Input Pins.....	3212
Table 18-9. Example Requirements for Multiple Signal Sampling.....	3221
Table 18-10. Example Connections for Multiple Signal Sampling.....	3221
Table 18-11. ADC SYNC Input.....	3234
Table 18-12. DETECTCFG Settings.....	3240
Table 18-13. ADC Timing Parameter Descriptions.....	3243
Table 18-14. ADC Timings in 12-bit Mode.....	3248
Table 18-15. ADC Timings in 16-bit Mode.....	3248
Table 18-16. PPB Result Timings (One PPB per SOC).....	3250
Table 18-17. PPB Result Timings (Multiple PPBs Configured to Same SOC).....	3250
Table 18-18. ADC Base Address Table.....	3267
Table 18-19. ADC_RESULT_REGS Registers.....	3268
Table 18-20. ADC_RESULT_REGS Access Type Codes.....	3269
Table 18-21. ADCRESULT0 Register Field Descriptions.....	3270
Table 18-22. ADCRESULT1 Register Field Descriptions.....	3271
Table 18-23. ADCRESULT2 Register Field Descriptions.....	3272
Table 18-24. ADCRESULT3 Register Field Descriptions.....	3273
Table 18-25. ADCRESULT4 Register Field Descriptions.....	3274



Table 18-26. ADCRESULT5 Register Field Descriptions.....	3275
Table 18-27. ADCRESULT6 Register Field Descriptions.....	3276
Table 18-28. ADCRESULT7 Register Field Descriptions.....	3277
Table 18-29. ADCRESULT8 Register Field Descriptions.....	3278
Table 18-30. ADCRESULT9 Register Field Descriptions.....	3279
Table 18-31. ADCRESULT10 Register Field Descriptions.....	3280
Table 18-32. ADCRESULT11 Register Field Descriptions.....	3281
Table 18-33. ADCRESULT12 Register Field Descriptions.....	3282
Table 18-34. ADCRESULT13 Register Field Descriptions.....	3283
Table 18-35. ADCRESULT14 Register Field Descriptions.....	3284
Table 18-36. ADCRESULT15 Register Field Descriptions.....	3285
Table 18-37. ADCPPB1RESULT Register Field Descriptions.....	3286
Table 18-38. ADCPPB2RESULT Register Field Descriptions.....	3287
Table 18-39. ADCPPB3RESULT Register Field Descriptions.....	3288
Table 18-40. ADCPPB4RESULT Register Field Descriptions.....	3289
Table 18-41. ADCPPB1SUM Register Field Descriptions.....	3290
Table 18-42. ADCPPB1COUNT Register Field Descriptions.....	3291
Table 18-43. ADCPPB2SUM Register Field Descriptions.....	3292
Table 18-44. ADCPPB2COUNT Register Field Descriptions.....	3293
Table 18-45. ADCPPB3SUM Register Field Descriptions.....	3294
Table 18-46. ADCPPB3COUNT Register Field Descriptions.....	3295
Table 18-47. ADCPPB4SUM Register Field Descriptions.....	3296
Table 18-48. ADCPPB4COUNT Register Field Descriptions.....	3297
Table 18-49. ADCPPB1MAX Register Field Descriptions.....	3298
Table 18-50. ADCPPB1MAXI Register Field Descriptions.....	3299
Table 18-51. ADCPPB1MIN Register Field Descriptions.....	3300
Table 18-52. ADCPPB1MINI Register Field Descriptions.....	3301
Table 18-53. ADCPPB2MAX Register Field Descriptions.....	3302
Table 18-54. ADCPPB2MAXI Register Field Descriptions.....	3303
Table 18-55. ADCPPB2MIN Register Field Descriptions.....	3304
Table 18-56. ADCPPB2MINI Register Field Descriptions.....	3305
Table 18-57. ADCPPB3MAX Register Field Descriptions.....	3306
Table 18-58. ADCPPB3MAXI Register Field Descriptions.....	3307
Table 18-59. ADCPPB3MIN Register Field Descriptions.....	3308
Table 18-60. ADCPPB3MINI Register Field Descriptions.....	3309
Table 18-61. ADCPPB4MAX Register Field Descriptions.....	3310
Table 18-62. ADCPPB4MAXI Register Field Descriptions.....	3311
Table 18-63. ADCPPB4MIN Register Field Descriptions.....	3312
Table 18-64. ADCPPB4MINI Register Field Descriptions.....	3313
Table 18-65. ADC_REGS Registers.....	3314
Table 18-66. ADC_REGS Access Type Codes.....	3316
Table 18-67. ADCCTL1 Register Field Descriptions.....	3318
Table 18-68. ADCCTL2 Register Field Descriptions.....	3320
Table 18-69. ADCBURSTCTL Register Field Descriptions.....	3321
Table 18-70. ADCINTFLG Register Field Descriptions.....	3323
Table 18-71. ADCINTFLGCLR Register Field Descriptions.....	3326
Table 18-72. ADCINTOVF Register Field Descriptions.....	3327
Table 18-73. ADCINTOVFCLR Register Field Descriptions.....	3328
Table 18-74. ADCINTSEL1N2 Register Field Descriptions.....	3329
Table 18-75. ADCINTSEL3N4 Register Field Descriptions.....	3331
Table 18-76. ADCSOCPRCTL Register Field Descriptions.....	3333
Table 18-77. ADCINTSOCSEL1 Register Field Descriptions.....	3335
Table 18-78. ADCINTSOCSEL2 Register Field Descriptions.....	3337
Table 18-79. ADCSOCFLG1 Register Field Descriptions.....	3339
Table 18-80. ADCSOCFRC1 Register Field Descriptions.....	3343
Table 18-81. ADCSOCOVF1 Register Field Descriptions.....	3348
Table 18-82. ADCSOCOVFCLR1 Register Field Descriptions.....	3351
Table 18-83. ADCSOC0CTL Register Field Descriptions.....	3354
Table 18-84. ADCSOC1CTL Register Field Descriptions.....	3357
Table 18-85. ADCSOC2CTL Register Field Descriptions.....	3360
Table 18-86. ADCSOC3CTL Register Field Descriptions.....	3363



Table 18-87. ADCSOC4CTL Register Field Descriptions.....	3366
Table 18-88. ADCSOC5CTL Register Field Descriptions.....	3369
Table 18-89. ADCSOC6CTL Register Field Descriptions.....	3372
Table 18-90. ADCSOC7CTL Register Field Descriptions.....	3375
Table 18-91. ADCSOC8CTL Register Field Descriptions.....	3378
Table 18-92. ADCSOC9CTL Register Field Descriptions.....	3381
Table 18-93. ADCSOC10CTL Register Field Descriptions.....	3384
Table 18-94. ADCSOC11CTL Register Field Descriptions.....	3387
Table 18-95. ADCSOC12CTL Register Field Descriptions.....	3390
Table 18-96. ADCSOC13CTL Register Field Descriptions.....	3393
Table 18-97. ADCSOC14CTL Register Field Descriptions.....	3396
Table 18-98. ADCSOC15CTL Register Field Descriptions.....	3399
Table 18-99. ADCEVTSTAT Register Field Descriptions.....	3402
Table 18-100. ADCEVTCLR Register Field Descriptions.....	3405
Table 18-101. ADCEVTSEL Register Field Descriptions.....	3407
Table 18-102. ADCEVTINTSEL Register Field Descriptions.....	3409
Table 18-103. ADCOSDETECT Register Field Descriptions.....	3411
Table 18-104. ADCCOUNTER Register Field Descriptions.....	3412
Table 18-105. ADCREV Register Field Descriptions.....	3413
Table 18-106. ADCOFFTRIM Register Field Descriptions.....	3414
Table 18-107. ADCOFFTRIM2 Register Field Descriptions.....	3415
Table 18-108. ADCOFFTRIM3 Register Field Descriptions.....	3416
Table 18-109. ADCPPB1CONFIG Register Field Descriptions.....	3417
Table 18-110. ADCPPB1STAMP Register Field Descriptions.....	3419
Table 18-111. ADCPPB1OFFCAL Register Field Descriptions.....	3420
Table 18-112. ADCPPB1OFFREF Register Field Descriptions.....	3421
Table 18-113. ADCPPB1TRIPHI Register Field Descriptions.....	3422
Table 18-114. ADCPPB1TRIPLO Register Field Descriptions.....	3423
Table 18-115. ADCPPB2CONFIG Register Field Descriptions.....	3424
Table 18-116. ADCPPB2STAMP Register Field Descriptions.....	3426
Table 18-117. ADCPPB2OFFCAL Register Field Descriptions.....	3427
Table 18-118. ADCPPB2OFFREF Register Field Descriptions.....	3428
Table 18-119. ADCPPB2TRIPHI Register Field Descriptions.....	3429
Table 18-120. ADCPPB2TRIPLO Register Field Descriptions.....	3430
Table 18-121. ADCPPB3CONFIG Register Field Descriptions.....	3431
Table 18-122. ADCPPB3STAMP Register Field Descriptions.....	3433
Table 18-123. ADCPPB3OFFCAL Register Field Descriptions.....	3434
Table 18-124. ADCPPB3OFFREF Register Field Descriptions.....	3435
Table 18-125. ADCPPB3TRIPHI Register Field Descriptions.....	3436
Table 18-126. ADCPPB3TRIPLO Register Field Descriptions.....	3437
Table 18-127. ADCPPB4CONFIG Register Field Descriptions.....	3438
Table 18-128. ADCPPB4STAMP Register Field Descriptions.....	3440
Table 18-129. ADCPPB4OFFCAL Register Field Descriptions.....	3441
Table 18-130. ADCPPB4OFFREF Register Field Descriptions.....	3442
Table 18-131. ADCPPB4TRIPHI Register Field Descriptions.....	3443
Table 18-132. ADCPPB4TRIPLO Register Field Descriptions.....	3444
Table 18-133. ADCSAFECHECKRESEN Register Field Descriptions.....	3445
Table 18-134. ADCINTCYCLE Register Field Descriptions.....	3449
Table 18-135. ADCINLTRIM1 Register Field Descriptions.....	3450
Table 18-136. ADCINLTRIM2 Register Field Descriptions.....	3451
Table 18-137. ADCINLTRIM3 Register Field Descriptions.....	3452
Table 18-138. ADCINLTRIM4 Register Field Descriptions.....	3453
Table 18-139. ADCINLTRIM5 Register Field Descriptions.....	3454
Table 18-140. ADCINLTRIM6 Register Field Descriptions.....	3455
Table 18-141. ADCREV2 Register Field Descriptions.....	3456
Table 18-142. REP1CTL Register Field Descriptions.....	3457
Table 18-143. REP1N Register Field Descriptions.....	3461
Table 18-144. REP1PHASE Register Field Descriptions.....	3462
Table 18-145. REP1SPREAD Register Field Descriptions.....	3463
Table 18-146. REP1FRC Register Field Descriptions.....	3464
Table 18-147. REP2CTL Register Field Descriptions.....	3465

Table 18-148. REP2N Register Field Descriptions.....	3469
Table 18-149. REP2PHASE Register Field Descriptions.....	3470
Table 18-150. REP2SPREAD Register Field Descriptions.....	3471
Table 18-151. REP2FRC Register Field Descriptions.....	3472
Table 18-152. ADCPPB1LIMIT Register Field Descriptions.....	3473
Table 18-153. ADCPPBP1PCOUNT Register Field Descriptions.....	3474
Table 18-154. ADCPPB1CONFIG2 Register Field Descriptions.....	3475
Table 18-155. ADCPPB1PSUM Register Field Descriptions.....	3477
Table 18-156. ADCPPB1PMAX Register Field Descriptions.....	3478
Table 18-157. ADCPPB1PMAXI Register Field Descriptions.....	3479
Table 18-158. ADCPPB1PMIN Register Field Descriptions.....	3480
Table 18-159. ADCPPB1PMINI Register Field Descriptions.....	3481
Table 18-160. ADCPPB1TRIPO2 Register Field Descriptions.....	3482
Table 18-161. ADCPPB2LIMIT Register Field Descriptions.....	3483
Table 18-162. ADCPPBP2PCOUNT Register Field Descriptions.....	3484
Table 18-163. ADCPPB2CONFIG2 Register Field Descriptions.....	3485
Table 18-164. ADCPPB2PSUM Register Field Descriptions.....	3487
Table 18-165. ADCPPB2PMAX Register Field Descriptions.....	3488
Table 18-166. ADCPPB2PMAXI Register Field Descriptions.....	3489
Table 18-167. ADCPPB2PMIN Register Field Descriptions.....	3490
Table 18-168. ADCPPB2PMINI Register Field Descriptions.....	3491
Table 18-169. ADCPPB2TRIPO2 Register Field Descriptions.....	3492
Table 18-170. ADCPPB3LIMIT Register Field Descriptions.....	3493
Table 18-171. ADCPPBP3PCOUNT Register Field Descriptions.....	3494
Table 18-172. ADCPPB3CONFIG2 Register Field Descriptions.....	3495
Table 18-173. ADCPPB3PSUM Register Field Descriptions.....	3497
Table 18-174. ADCPPB3PMAX Register Field Descriptions.....	3498
Table 18-175. ADCPPB3PMAXI Register Field Descriptions.....	3499
Table 18-176. ADCPPB3PMIN Register Field Descriptions.....	3500
Table 18-177. ADCPPB3PMINI Register Field Descriptions.....	3501
Table 18-178. ADCPPB3TRIPO2 Register Field Descriptions.....	3502
Table 18-179. ADCPPB4LIMIT Register Field Descriptions.....	3503
Table 18-180. ADCPPBP4PCOUNT Register Field Descriptions.....	3504
Table 18-181. ADCPPB4CONFIG2 Register Field Descriptions.....	3505
Table 18-182. ADCPPB4PSUM Register Field Descriptions.....	3507
Table 18-183. ADCPPB4PMAX Register Field Descriptions.....	3508
Table 18-184. ADCPPB4PMAXI Register Field Descriptions.....	3509
Table 18-185. ADCPPB4PMIN Register Field Descriptions.....	3510
Table 18-186. ADCPPB4PMINI Register Field Descriptions.....	3511
Table 18-187. ADCPPB4TRIPO2 Register Field Descriptions.....	3512
Table 18-188. ADC_SAFECHECK_INTEVT_REGS Registers.....	3513
Table 18-189. ADC_SAFECHECK_INTEVT_REGS Access Type Codes.....	3513
Table 18-190. OOTFLG Register Field Descriptions.....	3515
Table 18-191. OOTFLGCLR Register Field Descriptions.....	3518
Table 18-192. RES1OVF Register Field Descriptions.....	3521
Table 18-193. RES1OVFCLR Register Field Descriptions.....	3524
Table 18-194. RES2OVF Register Field Descriptions.....	3527
Table 18-195. RES2OVFCLR Register Field Descriptions.....	3530
Table 18-196. CHECKINTFLG Register Field Descriptions.....	3533
Table 18-197. CHECKINTFLGCLR Register Field Descriptions.....	3534
Table 18-198. CHECKINTSEL1 Register Field Descriptions.....	3535
Table 18-199. CHECKINTSEL2 Register Field Descriptions.....	3537
Table 18-200. CHECKINTSEL3 Register Field Descriptions.....	3539
Table 18-201. CHECKEVT1SEL1 Register Field Descriptions.....	3541
Table 18-202. CHECKEVT1SEL2 Register Field Descriptions.....	3543
Table 18-203. CHECKEVT1SEL3 Register Field Descriptions.....	3545
Table 18-204. CHECKEVT2SEL1 Register Field Descriptions.....	3547
Table 18-205. CHECKEVT2SEL2 Register Field Descriptions.....	3549
Table 18-206. CHECKEVT2SEL3 Register Field Descriptions.....	3551
Table 18-207. CHECKEVT3SEL1 Register Field Descriptions.....	3553
Table 18-208. CHECKEVT3SEL2 Register Field Descriptions.....	3555

Table 18-209. CHECKEVT3SEL3 Register Field Descriptions.....	3557
Table 18-210. CHECKEVT4SEL1 Register Field Descriptions.....	3559
Table 18-211. CHECKEVT4SEL2 Register Field Descriptions.....	3561
Table 18-212. CHECKEVT4SEL3 Register Field Descriptions.....	3563
Table 18-213. ADC_SAFECHECK_REGS Registers.....	3565
Table 18-214. ADC_SAFECHECK_REGS Access Type Codes.....	3565
Table 18-215. CHECKCONFIG Register Field Descriptions.....	3566
Table 18-216. CHECKSTATUS Register Field Descriptions.....	3567
Table 18-217. ADCRESSEL1 Register Field Descriptions.....	3568
Table 18-218. ADCRESSEL2 Register Field Descriptions.....	3570
Table 18-219. TOLERANCE Register Field Descriptions.....	3572
Table 18-220. CHECKRESULT1 Register Field Descriptions.....	3573
Table 18-221. CHECKRESULT2 Register Field Descriptions.....	3574
Table 18-222. ADC Registers to Driverlib Functions.....	3574
Table 19-1. DAC Supported Gain Mode Combinations.....	3587
Table 19-2. DAC Base Address Table.....	3589
Table 19-3. DAC_REGS Registers.....	3590
Table 19-4. DAC_REGS Access Type Codes.....	3590
Table 19-5. DACREV Register Field Descriptions.....	3591
Table 19-6. DACCTL Register Field Descriptions.....	3592
Table 19-7. DACVALA Register Field Descriptions.....	3593
Table 19-8. DACVALS Register Field Descriptions.....	3594
Table 19-9. DACOUTEN Register Field Descriptions.....	3595
Table 19-10. DACLOCK Register Field Descriptions.....	3596
Table 19-11. DACTRIM Register Field Descriptions.....	3597
Table 19-12. DAC Registers to Driverlib Functions.....	3597
Table 20-1. CMPSS Base Address Table.....	3611
Table 20-2. CMPSS_REGS Registers.....	3612
Table 20-3. CMPSS_REGS Access Type Codes.....	3613
Table 20-4. COMPCTL Register Field Descriptions.....	3614
Table 20-5. COMPHYSTL Register Field Descriptions.....	3616
Table 20-6. COMPSTS Register Field Descriptions.....	3617
Table 20-7. COMPSTSCLR Register Field Descriptions.....	3618
Table 20-8. COMPDACHCTL Register Field Descriptions.....	3619
Table 20-9. COMPDACHCTL2 Register Field Descriptions.....	3621
Table 20-10. DACHVALS Register Field Descriptions.....	3623
Table 20-11. DACHVALA Register Field Descriptions.....	3624
Table 20-12. RAMPHREFA Register Field Descriptions.....	3625
Table 20-13. RAMPHREFS Register Field Descriptions.....	3626
Table 20-14. RAMPHSTEPVALA Register Field Descriptions.....	3627
Table 20-15. RAMPHCTLA Register Field Descriptions.....	3628
Table 20-16. RAMPHSTEPVALS Register Field Descriptions.....	3629
Table 20-17. RAMPHCTLS Register Field Descriptions.....	3630
Table 20-18. RAMPHSTS Register Field Descriptions.....	3631
Table 20-19. DACLVALS Register Field Descriptions.....	3632
Table 20-20. DACLVALA Register Field Descriptions.....	3633
Table 20-21. RAMPHDLYA Register Field Descriptions.....	3634
Table 20-22. RAMPHDLYS Register Field Descriptions.....	3635
Table 20-23. CTRIPLFILCTL Register Field Descriptions.....	3636
Table 20-24. CTRIPLFILCLKCTL Register Field Descriptions.....	3637
Table 20-25. CTRIPHFILCTL Register Field Descriptions.....	3638
Table 20-26. CTRIPHFILCLKCTL Register Field Descriptions.....	3639
Table 20-27. COMPLOCK Register Field Descriptions.....	3640
Table 20-28. DACHVALS2 Register Field Descriptions.....	3641
Table 20-29. DACLVALS2 Register Field Descriptions.....	3642
Table 20-30. COMPDACLCTL Register Field Descriptions.....	3643
Table 20-31. COMPDACLCTL2 Register Field Descriptions.....	3645
Table 20-32. RAMPLREFA Register Field Descriptions.....	3646
Table 20-33. RAMPLREFS Register Field Descriptions.....	3647
Table 20-34. RAMPLSTEPVALA Register Field Descriptions.....	3648
Table 20-35. RAMPLCTLA Register Field Descriptions.....	3649

Table 20-36. RAMPLSTEPVALS Register Field Descriptions.....	3650
Table 20-37. RAMPLCTL5 Register Field Descriptions.....	3651
Table 20-38. RAMPLSTS Register Field Descriptions.....	3652
Table 20-39. RAMPLDLYA Register Field Descriptions.....	3653
Table 20-40. RAMPLDLYS Register Field Descriptions.....	3654
Table 20-41. CTRIPFILCLKCTL2 Register Field Descriptions.....	3655
Table 20-42. CTRIPHFILCLKCTL2 Register Field Descriptions.....	3656
Table 20-43. CMPSS Registers to Driverlib Functions.....	3656
Table 21-1. eCAP Input Selection.....	3662
Table 21-2. Scale Factor.....	3694
Table 21-3. ECAP Base Address Table.....	3696
Table 21-4. ECAP_REGS Registers.....	3697
Table 21-5. ECAP_REGS Access Type Codes.....	3697
Table 21-6. TSCTR Register Field Descriptions.....	3698
Table 21-7. CTRPHS Register Field Descriptions.....	3699
Table 21-8. CAP1 Register Field Descriptions.....	3700
Table 21-9. CAP2 Register Field Descriptions.....	3701
Table 21-10. CAP3 Register Field Descriptions.....	3702
Table 21-11. CAP4 Register Field Descriptions.....	3703
Table 21-12. ECCTL0 Register Field Descriptions.....	3704
Table 21-13. ECCTL1 Register Field Descriptions.....	3705
Table 21-14. ECCTL2 Register Field Descriptions.....	3707
Table 21-15. ECEINT Register Field Descriptions.....	3710
Table 21-16. ECFLG Register Field Descriptions.....	3712
Table 21-17. ECCLR Register Field Descriptions.....	3714
Table 21-18. ECFRC Register Field Descriptions.....	3716
Table 21-19. ECAPSYNCINSEL Register Field Descriptions.....	3718
Table 21-20. ECAP_SIGNAL_MONITORING Registers.....	3719
Table 21-21. ECAP_SIGNAL_MONITORING Access Type Codes.....	3719
Table 21-22. MUNIT_COMMON_CTL Register Field Descriptions.....	3721
Table 21-23. MUNIT_1_CTL Register Field Descriptions.....	3722
Table 21-24. MUNIT_1_SHADOW_CTL Register Field Descriptions.....	3723
Table 21-25. MUNIT_1_MIN Register Field Descriptions.....	3724
Table 21-26. MUNIT_1_MAX Register Field Descriptions.....	3725
Table 21-27. MUNIT_1_MIN_SHADOW Register Field Descriptions.....	3726
Table 21-28. MUNIT_1_MAX_SHADOW Register Field Descriptions.....	3727
Table 21-29. MUNIT_1_DEBUG_RANGE_MIN Register Field Descriptions.....	3728
Table 21-30. MUNIT_1_DEBUG_RANGE_MAX Register Field Descriptions.....	3729
Table 21-31. MUNIT_2_CTL Register Field Descriptions.....	3730
Table 21-32. MUNIT_2_SHADOW_CTL Register Field Descriptions.....	3731
Table 21-33. MUNIT_2_MIN Register Field Descriptions.....	3732
Table 21-34. MUNIT_2_MAX Register Field Descriptions.....	3733
Table 21-35. MUNIT_2_MIN_SHADOW Register Field Descriptions.....	3734
Table 21-36. MUNIT_2_MAX_SHADOW Register Field Descriptions.....	3735
Table 21-37. MUNIT_2_DEBUG_RANGE_MIN Register Field Descriptions.....	3736
Table 21-38. MUNIT_2_DEBUG_RANGE_MAX Register Field Descriptions.....	3737
Table 21-39. ECAP Registers to Driverlib Functions.....	3737
Table 21-40. HRCAP Base Address Table.....	3740
Table 21-41. HRCAP_REGS Registers.....	3741
Table 21-42. HRCAP_REGS Access Type Codes.....	3741
Table 21-43. HRCTL Register Field Descriptions.....	3742
Table 21-44. HRINTEN Register Field Descriptions.....	3744
Table 21-45. HRFLG Register Field Descriptions.....	3745
Table 21-46. HRCLR Register Field Descriptions.....	3746
Table 21-47. HRFRC Register Field Descriptions.....	3747
Table 21-48. HRCALPRD Register Field Descriptions.....	3748
Table 21-49. HRSYSCLKCTR Register Field Descriptions.....	3749
Table 21-50. HRSYSCLKCAP Register Field Descriptions.....	3750
Table 21-51. HRCLKCTR Register Field Descriptions.....	3751
Table 21-52. HRCLKCAP Register Field Descriptions.....	3752
Table 21-53. HRCAP Registers to Driverlib Functions.....	3752



Table 22-1. Submodule Configuration Parameters.....	3764
Table 22-2. Key Time-Base Signals.....	3768
Table 22-3. ePWM SYNC Selection.....	3773
Table 22-4. Action-Qualifier Submodule Possible Input Events.....	3788
Table 22-5. Action-Qualifier Event Priority for Up-Down-Count Mode.....	3790
Table 22-6. Action-Qualifier Event Priority for Up-Count Mode.....	3790
Table 22-7. Action-Qualifier Event Priority for Down-Count Mode.....	3790
Table 22-8. Behavior if CMPA/CMPB is Greater than the Period.....	3791
Table 22-9. SHDW Buffer Loading Example.....	3805
Table 22-10. Classical Dead-Band Operating Modes.....	3810
Table 22-11. Additional Dead-Band Operating Modes.....	3810
Table 22-12. Dead-Band Delay Values in $\mu$ s as a Function of DBFED and DBRED.....	3812
Table 22-13. Possible Pulse Width Values for EPWMCLK = 80MHz.....	3815
Table 22-14. Possible Actions On a Trip Event.....	3820
Table 22-15. ePWM DE TripH Selection.....	3826
Table 22-16. ePWM DE TripL Selection.....	3827
Table 22-17. Lock Bits and Corresponding Registers.....	3875
Table 22-18. Resolution for PWM and HRPWM.....	3877
Table 22-19. Relationship Between MEP Steps, PWM Frequency, and Resolution.....	3882
Table 22-20. CMPA versus Duty (left), and [CMPA:CMPAHR] versus Duty (right).....	3883
Table 22-21. Duty Cycle Range Limitation for Three EPWMCLK/TBCLK Cycles.....	3886
Table 22-22. SFO Library Features.....	3898
Table 22-23. Factor Values.....	3899
Table 22-24. EPWM Base Address Table.....	3909
Table 22-25. EPWM_REGS Registers.....	3913
Table 22-26. EPWM_REGS Access Type Codes.....	3915
Table 22-27. TBCTL Register Field Descriptions.....	3916
Table 22-28. TBCTL2 Register Field Descriptions.....	3918
Table 22-29. EPWMSYNCINSEL Register Field Descriptions.....	3919
Table 22-30. TBCTR Register Field Descriptions.....	3920
Table 22-31. TBSTS Register Field Descriptions.....	3921
Table 22-32. EPWMSYNCOUTEN Register Field Descriptions.....	3922
Table 22-33. TBCTL3 Register Field Descriptions.....	3924
Table 22-34. CMPCTL Register Field Descriptions.....	3925
Table 22-35. CMPCTL2 Register Field Descriptions.....	3927
Table 22-36. DBCTL Register Field Descriptions.....	3929
Table 22-37. DBCTL2 Register Field Descriptions.....	3932
Table 22-38. AQCTL Register Field Descriptions.....	3933
Table 22-39. AQTSRCSEL Register Field Descriptions.....	3935
Table 22-40. PCCTL Register Field Descriptions.....	3936
Table 22-41. VCAPCTL Register Field Descriptions.....	3938
Table 22-42. VCNTCFG Register Field Descriptions.....	3940
Table 22-43. HRCNFG Register Field Descriptions.....	3942
Table 22-44. HRCNFG2 Register Field Descriptions.....	3944
Table 22-45. HRPCTL Register Field Descriptions.....	3945
Table 22-46. TRREM Register Field Descriptions.....	3947
Table 22-47. GLDCTL Register Field Descriptions.....	3948
Table 22-48. GLDCFG Register Field Descriptions.....	3950
Table 22-49. EPWMXLINK Register Field Descriptions.....	3952
Table 22-50. EPWMXLINK2 Register Field Descriptions.....	3954
Table 22-51. AQCTLA Register Field Descriptions.....	3955
Table 22-52. AQCTLA2 Register Field Descriptions.....	3957
Table 22-53. AQCTLB Register Field Descriptions.....	3958
Table 22-54. AQCTLB2 Register Field Descriptions.....	3960
Table 22-55. AQSFRC Register Field Descriptions.....	3961
Table 22-56. AQCSFRC Register Field Descriptions.....	3962
Table 22-57. DBREDHR Register Field Descriptions.....	3963
Table 22-58. DBRED Register Field Descriptions.....	3964
Table 22-59. DBFEDHR Register Field Descriptions.....	3965
Table 22-60. DBFED Register Field Descriptions.....	3966
Table 22-61. TBPHS Register Field Descriptions.....	3967



Table 22-62. TBPRDHR Register Field Descriptions.....	3968
Table 22-63. TBPRD Register Field Descriptions.....	3969
Table 22-64. CMPA Register Field Descriptions.....	3970
Table 22-65. CMPB Register Field Descriptions.....	3971
Table 22-66. CMPC Register Field Descriptions.....	3972
Table 22-67. CMPD Register Field Descriptions.....	3973
Table 22-68. GLDCTL2 Register Field Descriptions.....	3974
Table 22-69. SWVDELVAL Register Field Descriptions.....	3975
Table 22-70. TZSEL Register Field Descriptions.....	3976
Table 22-71. TZSEL2 Register Field Descriptions.....	3978
Table 22-72. TZDCSEL Register Field Descriptions.....	3979
Table 22-73. TZCTL Register Field Descriptions.....	3980
Table 22-74. TZCTL2 Register Field Descriptions.....	3982
Table 22-75. TZCTLDCA Register Field Descriptions.....	3984
Table 22-76. TZCTLDCA Register Field Descriptions.....	3986
Table 22-77. TZEINT Register Field Descriptions.....	3988
Table 22-78. TZFLG Register Field Descriptions.....	3989
Table 22-79. TZCBCFLG Register Field Descriptions.....	3991
Table 22-80. TZOSTFLG Register Field Descriptions.....	3993
Table 22-81. TZCLR Register Field Descriptions.....	3995
Table 22-82. TZCBCCLR Register Field Descriptions.....	3997
Table 22-83. TZOSTCLR Register Field Descriptions.....	3998
Table 22-84. TZFRC Register Field Descriptions.....	3999
Table 22-85. TZTRIPOUTSEL Register Field Descriptions.....	4000
Table 22-86. ETSEL Register Field Descriptions.....	4002
Table 22-87. ETPS Register Field Descriptions.....	4005
Table 22-88. ETFLG Register Field Descriptions.....	4008
Table 22-89. ETCLR Register Field Descriptions.....	4009
Table 22-90. ETFRC Register Field Descriptions.....	4010
Table 22-91. ETINTPS Register Field Descriptions.....	4011
Table 22-92. ETSOCPS Register Field Descriptions.....	4012
Table 22-93. ETCNTINITCTL Register Field Descriptions.....	4014
Table 22-94. ETCNTINIT Register Field Descriptions.....	4015
Table 22-95. ETINTMIXEN Register Field Descriptions.....	4016
Table 22-96. ETSOCAMIXEN Register Field Descriptions.....	4018
Table 22-97. ETSOCBMIXEN Register Field Descriptions.....	4020
Table 22-98. DCTRIPSEL Register Field Descriptions.....	4022
Table 22-99. DCACTL Register Field Descriptions.....	4024
Table 22-100. DCBCTL Register Field Descriptions.....	4026
Table 22-101. DCFCTL Register Field Descriptions.....	4028
Table 22-102. DCCAPCTL Register Field Descriptions.....	4030
Table 22-103. DCFOFFSET Register Field Descriptions.....	4032
Table 22-104. DCFOFFSETCNT Register Field Descriptions.....	4033
Table 22-105. DCFWINDOW Register Field Descriptions.....	4034
Table 22-106. DCFWINDOWCNT Register Field Descriptions.....	4035
Table 22-107. BLANKPULSEMIXSEL Register Field Descriptions.....	4036
Table 22-108. DCCAPMIXSEL Register Field Descriptions.....	4038
Table 22-109. DCCAP Register Field Descriptions.....	4040
Table 22-110. DCAHTRIPSEL Register Field Descriptions.....	4041
Table 22-111. DCALTRIPSEL Register Field Descriptions.....	4043
Table 22-112. DCBHTRIPSEL Register Field Descriptions.....	4045
Table 22-113. DCBLTRIPSEL Register Field Descriptions.....	4047
Table 22-114. CAPCTL Register Field Descriptions.....	4049
Table 22-115. CAPGATETRIPSEL Register Field Descriptions.....	4050
Table 22-116. CAPINTRIPSEL Register Field Descriptions.....	4052
Table 22-117. CAPTRIPSEL Register Field Descriptions.....	4054
Table 22-118. EPWMLOCK Register Field Descriptions.....	4055
Table 22-119. HWVDELVAL Register Field Descriptions.....	4057
Table 22-120. VCNTVAL Register Field Descriptions.....	4058
Table 22-121. EPWM_XCMP_REGS Registers.....	4059
Table 22-122. EPWM_XCMP_REGS Access Type Codes.....	4060

Table 22-123. XCMPCTL1 Register Field Descriptions.....	4061
Table 22-124. XLOADCTL Register Field Descriptions.....	4063
Table 22-125. XLOAD Register Field Descriptions.....	4066
Table 22-126. EPWMXLINKXLOAD Register Field Descriptions.....	4067
Table 22-127. XREGSHDW1STS Register Field Descriptions.....	4068
Table 22-128. XREGSHDW2STS Register Field Descriptions.....	4070
Table 22-129. XREGSHDW3STS Register Field Descriptions.....	4072
Table 22-130. XCMP1_ACTIVE Register Field Descriptions.....	4074
Table 22-131. XCMP2_ACTIVE Register Field Descriptions.....	4075
Table 22-132. XCMP3_ACTIVE Register Field Descriptions.....	4076
Table 22-133. XCMP4_ACTIVE Register Field Descriptions.....	4077
Table 22-134. XCMP5_ACTIVE Register Field Descriptions.....	4078
Table 22-135. XCMP6_ACTIVE Register Field Descriptions.....	4079
Table 22-136. XCMP7_ACTIVE Register Field Descriptions.....	4080
Table 22-137. XCMP8_ACTIVE Register Field Descriptions.....	4081
Table 22-138. XTBPRD_ACTIVE Register Field Descriptions.....	4082
Table 22-139. XAQCTLA_ACTIVE Register Field Descriptions.....	4083
Table 22-140. XAQCTLB_ACTIVE Register Field Descriptions.....	4085
Table 22-141. XMINMAX_ACTIVE Register Field Descriptions.....	4086
Table 22-142. XCMP1_SHDW1 Register Field Descriptions.....	4087
Table 22-143. XCMP2_SHDW1 Register Field Descriptions.....	4088
Table 22-144. XCMP3_SHDW1 Register Field Descriptions.....	4089
Table 22-145. XCMP4_SHDW1 Register Field Descriptions.....	4090
Table 22-146. XCMP5_SHDW1 Register Field Descriptions.....	4091
Table 22-147. XCMP6_SHDW1 Register Field Descriptions.....	4092
Table 22-148. XCMP7_SHDW1 Register Field Descriptions.....	4093
Table 22-149. XCMP8_SHDW1 Register Field Descriptions.....	4094
Table 22-150. XTBPRD_SHDW1 Register Field Descriptions.....	4095
Table 22-151. XAQCTLA_SHDW1 Register Field Descriptions.....	4096
Table 22-152. XAQCTLB_SHDW1 Register Field Descriptions.....	4098
Table 22-153. CMPC_SHDW1 Register Field Descriptions.....	4099
Table 22-154. CMPD_SHDW1 Register Field Descriptions.....	4100
Table 22-155. XMINMAX_SHDW1 Register Field Descriptions.....	4101
Table 22-156. XCMP1_SHDW2 Register Field Descriptions.....	4102
Table 22-157. XCMP2_SHDW2 Register Field Descriptions.....	4103
Table 22-158. XCMP3_SHDW2 Register Field Descriptions.....	4104
Table 22-159. XCMP4_SHDW2 Register Field Descriptions.....	4105
Table 22-160. XCMP5_SHDW2 Register Field Descriptions.....	4106
Table 22-161. XCMP6_SHDW2 Register Field Descriptions.....	4107
Table 22-162. XCMP7_SHDW2 Register Field Descriptions.....	4108
Table 22-163. XCMP8_SHDW2 Register Field Descriptions.....	4109
Table 22-164. XTBPRD_SHDW2 Register Field Descriptions.....	4110
Table 22-165. XAQCTLA_SHDW2 Register Field Descriptions.....	4111
Table 22-166. XAQCTLB_SHDW2 Register Field Descriptions.....	4113
Table 22-167. CMPC_SHDW2 Register Field Descriptions.....	4114
Table 22-168. CMPD_SHDW2 Register Field Descriptions.....	4115
Table 22-169. XMINMAX_SHDW2 Register Field Descriptions.....	4116
Table 22-170. XCMP1_SHDW3 Register Field Descriptions.....	4117
Table 22-171. XCMP2_SHDW3 Register Field Descriptions.....	4118
Table 22-172. XCMP3_SHDW3 Register Field Descriptions.....	4119
Table 22-173. XCMP4_SHDW3 Register Field Descriptions.....	4120
Table 22-174. XCMP5_SHDW3 Register Field Descriptions.....	4121
Table 22-175. XCMP6_SHDW3 Register Field Descriptions.....	4122
Table 22-176. XCMP7_SHDW3 Register Field Descriptions.....	4123
Table 22-177. XCMP8_SHDW3 Register Field Descriptions.....	4124
Table 22-178. XTBPRD_SHDW3 Register Field Descriptions.....	4125
Table 22-179. XAQCTLA_SHDW3 Register Field Descriptions.....	4126
Table 22-180. XAQCTLB_SHDW3 Register Field Descriptions.....	4128
Table 22-181. CMPC_SHDW3 Register Field Descriptions.....	4129
Table 22-182. CMPD_SHDW3 Register Field Descriptions.....	4130
Table 22-183. XMINMAX_SHDW3 Register Field Descriptions.....	4131

Table 22-184. DE_REGS Registers.....	4132
Table 22-185. DE_REGS Access Type Codes.....	4132
Table 22-186. DECTL Register Field Descriptions.....	4133
Table 22-187. DECOMPSEL Register Field Descriptions.....	4134
Table 22-188. DEACTCTL Register Field Descriptions.....	4135
Table 22-189. DESTS Register Field Descriptions.....	4136
Table 22-190. DEFRC Register Field Descriptions.....	4137
Table 22-191. DECLR Register Field Descriptions.....	4138
Table 22-192. DEMONCNT Register Field Descriptions.....	4139
Table 22-193. DEMONCTL Register Field Descriptions.....	4140
Table 22-194. DEMONSTEP Register Field Descriptions.....	4141
Table 22-195. DEMONTHRES Register Field Descriptions.....	4142
Table 22-196. MINDB_LUT_REGS Registers.....	4143
Table 22-197. MINDB_LUT_REGS Access Type Codes.....	4143
Table 22-198. MINDBCFG Register Field Descriptions.....	4144
Table 22-199. MINDBDLY Register Field Descriptions.....	4146
Table 22-200. LUTCTLA Register Field Descriptions.....	4147
Table 22-201. LUTCTLB Register Field Descriptions.....	4149
Table 22-202. HRPWMCAL_REGS Registers.....	4151
Table 22-203. HRPWMCAL_REGS Access Type Codes.....	4151
Table 22-204. HRPWR Register Field Descriptions.....	4152
Table 22-205. HRMSTEP Register Field Descriptions.....	4153
Table 22-206. EPWM Registers to Driverlib Functions.....	4154
Table 22-207. HRPWM Registers to Driverlib Functions.....	4165
Table 22-208. HRPWMCAL Registers to Driverlib Functions.....	4174
Table 23-1. eQEP Input Source Select Table.....	4181
Table 23-2. EQEP Memory Map.....	4183
Table 23-3. Quadrature Decoder Truth Table.....	4185
Table 23-4. EQEP Base Address Table.....	4205
Table 23-5. EQEP_REGS Registers.....	4206
Table 23-6. EQEP_REGS Access Type Codes.....	4206
Table 23-7. QPOSCNT Register Field Descriptions.....	4208
Table 23-8. QPOSINIT Register Field Descriptions.....	4209
Table 23-9. QPOSMAX Register Field Descriptions.....	4210
Table 23-10. QPOSCMP Register Field Descriptions.....	4211
Table 23-11. QPOSILAT Register Field Descriptions.....	4212
Table 23-12. QPOSSLAT Register Field Descriptions.....	4213
Table 23-13. QPOSLAT Register Field Descriptions.....	4214
Table 23-14. QUTMR Register Field Descriptions.....	4215
Table 23-15. QUPRD Register Field Descriptions.....	4216
Table 23-16. QWDTMR Register Field Descriptions.....	4217
Table 23-17. QWDPRD Register Field Descriptions.....	4218
Table 23-18. QDECCTL Register Field Descriptions.....	4219
Table 23-19. QEPCTL Register Field Descriptions.....	4221
Table 23-20. QCAPCTL Register Field Descriptions.....	4223
Table 23-21. QPOSCTL Register Field Descriptions.....	4224
Table 23-22. QEINT Register Field Descriptions.....	4225
Table 23-23. QFLG Register Field Descriptions.....	4227
Table 23-24. QCLR Register Field Descriptions.....	4229
Table 23-25. QFRC Register Field Descriptions.....	4231
Table 23-26. QEPSTS Register Field Descriptions.....	4233
Table 23-27. QCTMR Register Field Descriptions.....	4235
Table 23-28. QCPRD Register Field Descriptions.....	4236
Table 23-29. QCTMRLAT Register Field Descriptions.....	4237
Table 23-30. QCPRDLAT Register Field Descriptions.....	4238
Table 23-31. REV Register Field Descriptions.....	4239
Table 23-32. QEPSTROBESEL Register Field Descriptions.....	4240
Table 23-33. QMACTRL Register Field Descriptions.....	4241
Table 23-34. QEPSRCSEL Register Field Descriptions.....	4242
Table 23-35. EQEP Registers to Driverlib Functions.....	4243
Table 24-1. Modulator Clock Modes.....	4253

Table 24-2. Order of Sinc Filter.....	4256
Table 24-3. Peak Data Values for Different DOSR/Filter Combinations.....	4257
Table 24-4. Shift Control Bit Configuration Settings.....	4258
Table 24-5. SDSYNcx.SYNCSEL.....	4260
Table 24-6. Number of Incorrect Samples Tabulated.....	4262
Table 24-7. Peak Data Values for Different OSR/Filter Combinations.....	4263
Table 24-8. SDFM Base Address Table.....	4275
Table 24-9. SDFM_REGS Registers.....	4276
Table 24-10. SDFM_REGS Access Type Codes.....	4278
Table 24-11. SDIFLG Register Field Descriptions.....	4279
Table 24-12. SDIFLGCLR Register Field Descriptions.....	4282
Table 24-13. SDCTL Register Field Descriptions.....	4284
Table 24-14. SDMFILEN Register Field Descriptions.....	4285
Table 24-15. SDSTATUS Register Field Descriptions.....	4286
Table 24-16. SDCTLPARM1 Register Field Descriptions.....	4287
Table 24-17. SDDFPARM1 Register Field Descriptions.....	4288
Table 24-18. SDDPARAM1 Register Field Descriptions.....	4289
Table 24-19. SDFLT1CMPH1 Register Field Descriptions.....	4290
Table 24-20. SDFLT1CMPL1 Register Field Descriptions.....	4291
Table 24-21. SDCPARAM1 Register Field Descriptions.....	4292
Table 24-22. SDDATA1 Register Field Descriptions.....	4294
Table 24-23. SDDATFIFO1 Register Field Descriptions.....	4295
Table 24-24. SDCDATA1 Register Field Descriptions.....	4296
Table 24-25. SDFLT1CMPH2 Register Field Descriptions.....	4297
Table 24-26. SDFLT1CMPHZ Register Field Descriptions.....	4298
Table 24-27. SDFIFOCTL1 Register Field Descriptions.....	4299
Table 24-28. SDSYNC1 Register Field Descriptions.....	4300
Table 24-29. SDFLT1CMPL2 Register Field Descriptions.....	4301
Table 24-30. SDCTLPARM2 Register Field Descriptions.....	4302
Table 24-31. SDDFPARM2 Register Field Descriptions.....	4303
Table 24-32. SDDPARAM2 Register Field Descriptions.....	4304
Table 24-33. SDFLT2CMPH1 Register Field Descriptions.....	4305
Table 24-34. SDFLT2CMPL1 Register Field Descriptions.....	4306
Table 24-35. SDCPARAM2 Register Field Descriptions.....	4307
Table 24-36. SDDATA2 Register Field Descriptions.....	4309
Table 24-37. SDDATFIFO2 Register Field Descriptions.....	4310
Table 24-38. SDCDATA2 Register Field Descriptions.....	4311
Table 24-39. SDFLT2CMPH2 Register Field Descriptions.....	4312
Table 24-40. SDFLT2CMPHZ Register Field Descriptions.....	4313
Table 24-41. SDFIFOCTL2 Register Field Descriptions.....	4314
Table 24-42. SDSYNC2 Register Field Descriptions.....	4315
Table 24-43. SDFLT2CMPL2 Register Field Descriptions.....	4316
Table 24-44. SDCTLPARM3 Register Field Descriptions.....	4317
Table 24-45. SDDFPARM3 Register Field Descriptions.....	4318
Table 24-46. SDDPARAM3 Register Field Descriptions.....	4319
Table 24-47. SDFLT3CMPH1 Register Field Descriptions.....	4320
Table 24-48. SDFLT3CMPL1 Register Field Descriptions.....	4321
Table 24-49. SDCPARAM3 Register Field Descriptions.....	4322
Table 24-50. SDDATA3 Register Field Descriptions.....	4324
Table 24-51. SDDATFIFO3 Register Field Descriptions.....	4325
Table 24-52. SDCDATA3 Register Field Descriptions.....	4326
Table 24-53. SDFLT3CMPH2 Register Field Descriptions.....	4327
Table 24-54. SDFLT3CMPHZ Register Field Descriptions.....	4328
Table 24-55. SDFIFOCTL3 Register Field Descriptions.....	4329
Table 24-56. SDSYNC3 Register Field Descriptions.....	4330
Table 24-57. SDFLT3CMPL2 Register Field Descriptions.....	4331
Table 24-58. SDCTLPARM4 Register Field Descriptions.....	4332
Table 24-59. SDDFPARM4 Register Field Descriptions.....	4333
Table 24-60. SDDPARAM4 Register Field Descriptions.....	4334
Table 24-61. SDFLT4CMPH1 Register Field Descriptions.....	4335
Table 24-62. SDFLT4CMPL1 Register Field Descriptions.....	4336



Table 24-63. SDCPARAM4 Register Field Descriptions.....	4337
Table 24-64. SDDATA4 Register Field Descriptions.....	4339
Table 24-65. SDDATFIFO4 Register Field Descriptions.....	4340
Table 24-66. SDCDATA4 Register Field Descriptions.....	4341
Table 24-67. SDFLT4CMPH2 Register Field Descriptions.....	4342
Table 24-68. SDFLT4CMPHZ Register Field Descriptions.....	4343
Table 24-69. SDFIFOCTL4 Register Field Descriptions.....	4344
Table 24-70. SDSYNC4 Register Field Descriptions.....	4345
Table 24-71. SDFLT4CMPL2 Register Field Descriptions.....	4346
Table 24-72. SDCOMP1CTL Register Field Descriptions.....	4347
Table 24-73. SDCOMP1EVT2FLTCTL Register Field Descriptions.....	4348
Table 24-74. SDCOMP1EVT2FLTCLKCTL Register Field Descriptions.....	4349
Table 24-75. SDCOMP1EVT1FLTCTL Register Field Descriptions.....	4350
Table 24-76. SDCOMP1EVT1FLTCLKCTL Register Field Descriptions.....	4351
Table 24-77. SDCOMP1LOCK Register Field Descriptions.....	4352
Table 24-78. SDCOMP2CTL Register Field Descriptions.....	4353
Table 24-79. SDCOMP2EVT2FLTCTL Register Field Descriptions.....	4354
Table 24-80. SDCOMP2EVT2FLTCLKCTL Register Field Descriptions.....	4355
Table 24-81. SDCOMP2EVT1FLTCTL Register Field Descriptions.....	4356
Table 24-82. SDCOMP2EVT1FLTCLKCTL Register Field Descriptions.....	4357
Table 24-83. SDCOMP2LOCK Register Field Descriptions.....	4358
Table 24-84. SDCOMP3CTL Register Field Descriptions.....	4359
Table 24-85. SDCOMP3EVT2FLTCTL Register Field Descriptions.....	4360
Table 24-86. SDCOMP3EVT2FLTCLKCTL Register Field Descriptions.....	4361
Table 24-87. SDCOMP3EVT1FLTCTL Register Field Descriptions.....	4362
Table 24-88. SDCOMP3EVT1FLTCLKCTL Register Field Descriptions.....	4363
Table 24-89. SDCOMP3LOCK Register Field Descriptions.....	4364
Table 24-90. SDCOMP4CTL Register Field Descriptions.....	4365
Table 24-91. SDCOMP4EVT2FLTCTL Register Field Descriptions.....	4366
Table 24-92. SDCOMP4EVT2FLTCLKCTL Register Field Descriptions.....	4367
Table 24-93. SDCOMP4EVT1FLTCTL Register Field Descriptions.....	4368
Table 24-94. SDCOMP4EVT1FLTCLKCTL Register Field Descriptions.....	4369
Table 24-95. SDCOMP4LOCK Register Field Descriptions.....	4370
Table 24-96. SDFM Registers to Driverlib Functions.....	4370
Table 25-1. CAN Register Access from Software.....	4381
Table 25-2. CAN Register Access from Code Composer Studio™ IDE.....	4381
Table 25-3. PIE Module Nomenclature for Interrupts.....	4389
Table 25-4. Programmable Ranges Required by CAN Protocol.....	4401
Table 25-5. Message Object Field Descriptions.....	4411
Table 25-6. Message RAM Addressing in Debug Mode.....	4414
Table 25-7. CAN Base Address Table.....	4420
Table 25-8. CAN_REGS Registers.....	4421
Table 25-9. CAN_REGS Access Type Codes.....	4422
Table 25-10. CAN_CTL Register Field Descriptions.....	4423
Table 25-11. CAN_ES Register Field Descriptions.....	4426
Table 25-12. CAN_ERRC Register Field Descriptions.....	4428
Table 25-13. CAN_BTR Register Field Descriptions.....	4429
Table 25-14. CAN_INT Register Field Descriptions.....	4431
Table 25-15. CAN_TEST Register Field Descriptions.....	4432
Table 25-16. CAN_PERR Register Field Descriptions.....	4434
Table 25-17. CAN_RAM_INIT Register Field Descriptions.....	4435
Table 25-18. CAN_GLB_INT_EN Register Field Descriptions.....	4436
Table 25-19. CAN_GLB_INT_FLG Register Field Descriptions.....	4437
Table 25-20. CAN_GLB_INT_CLR Register Field Descriptions.....	4438
Table 25-21. CAN_ABOTR Register Field Descriptions.....	4439
Table 25-22. CAN_TXRQ_X Register Field Descriptions.....	4440
Table 25-23. CAN_TXRQ_21 Register Field Descriptions.....	4441
Table 25-24. CAN_NDAT_X Register Field Descriptions.....	4442
Table 25-25. CAN_NDAT_21 Register Field Descriptions.....	4443
Table 25-26. CAN_IPEN_X Register Field Descriptions.....	4444
Table 25-27. CAN_IPEN_21 Register Field Descriptions.....	4445



Table 25-28. CAN_MVAL_X Register Field Descriptions.....	4446
Table 25-29. CAN_MVAL_21 Register Field Descriptions.....	4447
Table 25-30. CAN_IP_MUX21 Register Field Descriptions.....	4448
Table 25-31. CAN_IF1CMD Register Field Descriptions.....	4449
Table 25-32. CAN_IF1MSK Register Field Descriptions.....	4452
Table 25-33. CAN_IF1ARB Register Field Descriptions.....	4453
Table 25-34. CAN_IF1MCTL Register Field Descriptions.....	4455
Table 25-35. CAN_IF1DATA Register Field Descriptions.....	4457
Table 25-36. CAN_IF1DATB Register Field Descriptions.....	4458
Table 25-37. CAN_IF2CMD Register Field Descriptions.....	4459
Table 25-38. CAN_IF2MSK Register Field Descriptions.....	4462
Table 25-39. CAN_IF2ARB Register Field Descriptions.....	4463
Table 25-40. CAN_IF2MCTL Register Field Descriptions.....	4465
Table 25-41. CAN_IF2DATA Register Field Descriptions.....	4467
Table 25-42. CAN_IF2DATB Register Field Descriptions.....	4468
Table 25-43. CAN_IF3OBS Register Field Descriptions.....	4469
Table 25-44. CAN_IF3MSK Register Field Descriptions.....	4471
Table 25-45. CAN_IF3ARB Register Field Descriptions.....	4472
Table 25-46. CAN_IF3MCTL Register Field Descriptions.....	4473
Table 25-47. CAN_IF3DATA Register Field Descriptions.....	4475
Table 25-48. CAN_IF3DATB Register Field Descriptions.....	4476
Table 25-49. CAN_IF3UPD Register Field Descriptions.....	4477
Table 25-50. CAN Registers to Driverlib Functions.....	4477
Table 26-1. Abbreviations.....	4482
Table 26-2. F28P65x ESC versus Beckhoff ET1100.....	4484
Table 26-3. EtherCAT Physical Layer Signals.....	4488
Table 26-4. EtherCAT IP Errata.....	4492
Table 26-5. ESC Integration Figure Sections.....	4494
Table 26-6. ESC Address Map on CPU1/CPU2.....	4494
Table 26-7. Service Request Generation Map.....	4498
Table 26-8. Status LED Options and Priority.....	4501
Table 26-9. LINKACT and PHY MII_LINK States.....	4501
Table 26-10. ESC SYNC Integration Map.....	4507
Table 26-11. ESC LATCH0/1 Trigger Table.....	4510
Table 26-12. CPU1 Software Initialization Sequence.....	4513
Table 26-13. CPU2 Software Initialization Sequence.....	4514
Table 26-14. ESC Configuration Constants Table.....	4514
Table 26-15. ESC IP Register Constants Table.....	4514
Table 26-16. EtherCAT IP Register Documentation.....	4515
Table 26-17. ETHERCAT Base Address Table.....	4515
Table 26-18. ESCSS_REGS Registers.....	4516
Table 26-19. ESCSS_REGS Access Type Codes.....	4516
Table 26-20. ESCSS_IPRENUM Register Field Descriptions.....	4517
Table 26-21. ESCSS_INTR_RIS Register Field Descriptions.....	4518
Table 26-22. ESCSS_INTR_MASK Register Field Descriptions.....	4520
Table 26-23. ESCSS_INTR_MIS Register Field Descriptions.....	4522
Table 26-24. ESCSS_INTR_CLR Register Field Descriptions.....	4524
Table 26-25. ESCSS_INTR_SET Register Field Descriptions.....	4525
Table 26-26. ESCSS_LATCH_SEL Register Field Descriptions.....	4527
Table 26-27. ESCSS_ACCESS_CTRL Register Field Descriptions.....	4528
Table 26-28. ESCSS_GPIN_DAT Register Field Descriptions.....	4529
Table 26-29. ESCSS_GPIN_PIPE Register Field Descriptions.....	4530
Table 26-30. ESCSS_GPIN_GRP_CAP_SEL Register Field Descriptions.....	4531
Table 26-31. ESCSS_GPOUT_DAT Register Field Descriptions.....	4533
Table 26-32. ESCSS_GPOUT_PIPE Register Field Descriptions.....	4534
Table 26-33. ESCSS_GPOUT_GRP_CAP_SEL Register Field Descriptions.....	4535
Table 26-34. ESCSS_MEM_TEST Register Field Descriptions.....	4537
Table 26-35. ESCSS_RESET_DEST_CONFIG Register Field Descriptions.....	4538
Table 26-36. ESCSS_SYNC0_CONFIG Register Field Descriptions.....	4540
Table 26-37. ESCSS_SYNC1_CONFIG Register Field Descriptions.....	4541
Table 26-38. ESCSS_CONFIG_REGS Registers.....	4542

Table 26-39. ESCSS_CONFIG_REGS Access Type Codes.....	4542
Table 26-40. ESCSS_CONFIG_LOCK Register Field Descriptions.....	4543
Table 26-41. ESCSS_MISC_IO_CONFIG Register Field Descriptions.....	4544
Table 26-42. ESCSS_PHY_IO_CONFIG Register Field Descriptions.....	4545
Table 26-43. ESCSS_SYNC_IO_CONFIG Register Field Descriptions.....	4546
Table 26-44. ESCSS_LATCH_IO_CONFIG Register Field Descriptions.....	4547
Table 26-45. ESCSS_GPIN_SEL Register Field Descriptions.....	4548
Table 26-46. ESCSS_GPOUT_SEL Register Field Descriptions.....	4549
Table 26-47. ESCSS_LED_CONFIG Register Field Descriptions.....	4550
Table 26-48. ESCSS_MISC_CONFIG Register Field Descriptions.....	4551
Table 26-49. ESC_SS Registers to Driverlib Functions.....	4551
Table 27-1. FSI Receiver Core Signals.....	4559
Table 27-2. FSI Transmitter Core Signals.....	4559
Table 27-3. External Trigger Sources and Their Index.....	4563
Table 27-4. Basic Frame Structure.....	4578
Table 27-5. Frame Types and the 4-bit Codes.....	4580
Table 27-6. Ping Frame.....	4580
Table 27-7. Error Frame.....	4581
Table 27-8. Data Frame.....	4581
Table 27-9. Multi-Lane Frame Format.....	4581
Table 27-10. Loopback Connections.....	4583
Table 27-11. FSI TDM Inputs.....	4587
Table 27-12. RX_TRIGx Trigger Select Signals.....	4589
Table 27-13. FSI-SPI Compatibility Frame Structure.....	4590
Table 27-14. Contents of Data Received by a Standard SPI.....	4590
Table 27-15. FSI as Controller Transmitter, SPI as Peripheral Receiver.....	4591
Table 27-16. SPI as Controller Transmitter, FSI as Peripheral Receiver.....	4592
Table 27-17. FSI Base Address Table.....	4598
Table 27-18. FSI_TX_REGS Registers.....	4599
Table 27-19. FSI_TX_REGS Access Type Codes.....	4599
Table 27-20. TX_MAIN_CTRL Register Field Descriptions.....	4601
Table 27-21. TX_CLK_CTRL Register Field Descriptions.....	4602
Table 27-22. TX_OPER_CTRL_LO Register Field Descriptions.....	4603
Table 27-23. TX_OPER_CTRL_HI Register Field Descriptions.....	4605
Table 27-24. TX_FRAME_CTRL Register Field Descriptions.....	4606
Table 27-25. TX_FRAME_TAG_UDATA Register Field Descriptions.....	4607
Table 27-26. TX_BUF_PTR_LOAD Register Field Descriptions.....	4608
Table 27-27. TX_BUF_PTR_STS Register Field Descriptions.....	4609
Table 27-28. TX_PING_CTRL Register Field Descriptions.....	4610
Table 27-29. TX_PING_TAG Register Field Descriptions.....	4611
Table 27-30. TX_PING_TO_REF Register Field Descriptions.....	4612
Table 27-31. TX_PING_TO_CNT Register Field Descriptions.....	4613
Table 27-32. TX_INT_CTRL Register Field Descriptions.....	4614
Table 27-33. TX_DMA_CTRL Register Field Descriptions.....	4616
Table 27-34. TX_LOCK_CTRL Register Field Descriptions.....	4617
Table 27-35. TX_EVT_STS Register Field Descriptions.....	4618
Table 27-36. TX_EVT_CLR Register Field Descriptions.....	4619
Table 27-37. TX_EVT_FRC Register Field Descriptions.....	4620
Table 27-38. TX_USER_CRC Register Field Descriptions.....	4621
Table 27-39. TX_ECC_DATA Register Field Descriptions.....	4622
Table 27-40. TX_ECC_VAL Register Field Descriptions.....	4623
Table 27-41. TX_DLYLINE_CTRL Register Field Descriptions.....	4624
Table 27-42. TX_BUF_BASE_y Register Field Descriptions.....	4625
Table 27-43. FSI_RX_REGS Registers.....	4626
Table 27-44. FSI_RX_REGS Access Type Codes.....	4627
Table 27-45. RX_MAIN_CTRL Register Field Descriptions.....	4628
Table 27-46. RX_OPER_CTRL Register Field Descriptions.....	4630
Table 27-47. RX_FRAME_INFO Register Field Descriptions.....	4632
Table 27-48. RX_FRAME_TAG_UDATA Register Field Descriptions.....	4633
Table 27-49. RX_DMA_CTRL Register Field Descriptions.....	4634
Table 27-50. RX_EVT_STS Register Field Descriptions.....	4635

Table 27-51. RX_CRC_INFO Register Field Descriptions.....	4638
Table 27-52. RX_EVT_CLR Register Field Descriptions.....	4639
Table 27-53. RX_EVT_FRC Register Field Descriptions.....	4641
Table 27-54. RX_BUF_PTR_LOAD Register Field Descriptions.....	4644
Table 27-55. RX_BUF_PTR_STS Register Field Descriptions.....	4645
Table 27-56. RX_FRAME_WD_CTRL Register Field Descriptions.....	4646
Table 27-57. RX_FRAME_WD_REF Register Field Descriptions.....	4647
Table 27-58. RX_FRAME_WD_CNT Register Field Descriptions.....	4648
Table 27-59. RX_PING_WD_CTRL Register Field Descriptions.....	4649
Table 27-60. RX_PING_TAG Register Field Descriptions.....	4650
Table 27-61. RX_PING_WD_REF Register Field Descriptions.....	4651
Table 27-62. RX_PING_WD_CNT Register Field Descriptions.....	4652
Table 27-63. RX_INT1_CTRL Register Field Descriptions.....	4653
Table 27-64. RX_INT2_CTRL Register Field Descriptions.....	4656
Table 27-65. RX_LOCK_CTRL Register Field Descriptions.....	4659
Table 27-66. RX_ECC_DATA Register Field Descriptions.....	4660
Table 27-67. RX_ECC_VAL Register Field Descriptions.....	4661
Table 27-68. RX_ECC_SEC_DATA Register Field Descriptions.....	4662
Table 27-69. RX_ECC_LOG Register Field Descriptions.....	4663
Table 27-70. RX_FRAME_TAG_CMP Register Field Descriptions.....	4664
Table 27-71. RX_PING_TAG_CMP Register Field Descriptions.....	4665
Table 27-72. RX_TRIG_CTRL_0 Register Field Descriptions.....	4666
Table 27-73. RX_TRIG_WIDTH_0 Register Field Descriptions.....	4667
Table 27-74. RX_DLYLINE_CTRL Register Field Descriptions.....	4668
Table 27-75. RX_TRIG_CTRL_1 Register Field Descriptions.....	4669
Table 27-76. RX_TRIG_CTRL_2 Register Field Descriptions.....	4670
Table 27-77. RX_TRIG_CTRL_3 Register Field Descriptions.....	4671
Table 27-78. RX_VIS_1 Register Field Descriptions.....	4672
Table 27-79. RX_UDATA_FILTER Register Field Descriptions.....	4673
Table 27-80. RX_BUF_BASE_y Register Field Descriptions.....	4674
Table 27-81. FSI Registers to Driverlib Functions.....	4674
Table 28-1. Dependency of Delay d on the Divide-Down Value IPSC.....	4684
Table 28-2. Operating Modes of the I2C Module.....	4686
Table 28-3. Controller-Transmitter/Receiver Bus Activity Defined by the RM, STT, and STP Bits of I2CMR.....	4686
Table 28-4. How the MST and FDF Bits of I2CMR Affect the Role of the TRX Bit of I2CMR.....	4692
Table 28-5. Ways to Generate a NACK Bit.....	4696
Table 28-6. Descriptions of the Basic I2C Interrupt Requests.....	4697
Table 28-7. I2C Base Address Table.....	4702
Table 28-8. I2C_REGS Registers.....	4703
Table 28-9. I2C_REGS Access Type Codes.....	4703
Table 28-10. I2COAR Register Field Descriptions.....	4704
Table 28-11. I2CIER Register Field Descriptions.....	4705
Table 28-12. I2CSTR Register Field Descriptions.....	4706
Table 28-13. I2CCLKL Register Field Descriptions.....	4710
Table 28-14. I2CCLKH Register Field Descriptions.....	4711
Table 28-15. I2CCNT Register Field Descriptions.....	4712
Table 28-16. I2CDRR Register Field Descriptions.....	4713
Table 28-17. I2CTAR Register Field Descriptions.....	4714
Table 28-18. I2CDXR Register Field Descriptions.....	4715
Table 28-19. I2CMR Register Field Descriptions.....	4716
Table 28-20. I2CISRC Register Field Descriptions.....	4720
Table 28-21. I2CEMDR Register Field Descriptions.....	4721
Table 28-22. I2CPSC Register Field Descriptions.....	4722
Table 28-23. I2CFFTX Register Field Descriptions.....	4723
Table 28-24. I2CFFRX Register Field Descriptions.....	4725
Table 28-25. I2C Registers to Driverlib Functions.....	4726
Table 29-1. PMBUS Base Address Table.....	4752
Table 29-2. PMBUS_REGS Registers.....	4753
Table 29-3. PMBUS_REGS Access Type Codes.....	4753
Table 29-4. PMBCCR Register Field Descriptions.....	4754
Table 29-5. PMBTXBUF Register Field Descriptions.....	4756

Table 29-6. PMBRXBUF Register Field Descriptions.....	4757
Table 29-7. PMBACK Register Field Descriptions.....	4758
Table 29-8. PMBSTS Register Field Descriptions.....	4759
Table 29-9. PMBINTM Register Field Descriptions.....	4761
Table 29-10. PMBTCR Register Field Descriptions.....	4763
Table 29-11. PMBHTA Register Field Descriptions.....	4765
Table 29-12. PMBCTRL Register Field Descriptions.....	4766
Table 29-13. PMBTIMCTL Register Field Descriptions.....	4768
Table 29-14. PMBTIMCLK Register Field Descriptions.....	4769
Table 29-15. PMBTIMSTSETUP Register Field Descriptions.....	4770
Table 29-16. PMBTIMBIDLE Register Field Descriptions.....	4771
Table 29-17. PMBTIMLOWTIMEOUT Register Field Descriptions.....	4772
Table 29-18. PMBTIMHIGHTIMEOUT Register Field Descriptions.....	4773
Table 29-19. PMBUS Registers to Driverlib Functions.....	4773
Table 30-1. SCI Module Signal Summary.....	4777
Table 30-2. Programming the Data Format Using SCICCR.....	4780
Table 30-3. Asynchronous Baud Register Values for Common SCI Bit Rates.....	4789
Table 30-4. SCI Interrupt Flags.....	4791
Table 30-5. SCI Base Address Table.....	4794
Table 30-6. SCI_REGS Registers.....	4795
Table 30-7. SCI_REGS Access Type Codes.....	4795
Table 30-8. SCICCR Register Field Descriptions.....	4796
Table 30-9. SCICTL1 Register Field Descriptions.....	4798
Table 30-10. SCIHBAUD Register Field Descriptions.....	4800
Table 30-11. SCILBAUD Register Field Descriptions.....	4801
Table 30-12. SCICTL2 Register Field Descriptions.....	4802
Table 30-13. SCIRXST Register Field Descriptions.....	4804
Table 30-14. SCIRXEMU Register Field Descriptions.....	4807
Table 30-15. SCIRXBUF Register Field Descriptions.....	4808
Table 30-16. SCITXBUF Register Field Descriptions.....	4810
Table 30-17. SCIFFTX Register Field Descriptions.....	4811
Table 30-18. SCIFFRX Register Field Descriptions.....	4813
Table 30-19. SCIFFCT Register Field Descriptions.....	4815
Table 30-20. SCIPRI Register Field Descriptions.....	4816
Table 30-21. SCI Registers to Driverlib Functions.....	4816
Table 31-1. SPI Module Signal Summary.....	4822
Table 31-2. SPI Interrupt Flag Modes.....	4824
Table 31-3. SPI Clocking Scheme Selection Guide.....	4832
Table 31-4. 4-wire versus 3-wire SPI Pin Functions.....	4835
Table 31-5. 3-Wire SPI Pin Configuration.....	4836
Table 31-6. SPI Base Address Table.....	4845
Table 31-7. SPI_REGS Registers.....	4846
Table 31-8. SPI_REGS Access Type Codes.....	4846
Table 31-9. SPICCR Register Field Descriptions.....	4847
Table 31-10. SPICTL Register Field Descriptions.....	4849
Table 31-11. SPISTS Register Field Descriptions.....	4851
Table 31-12. SPIBRR Register Field Descriptions.....	4853
Table 31-13. SPIRXEMU Register Field Descriptions.....	4854
Table 31-14. SPIRXBUF Register Field Descriptions.....	4855
Table 31-15. SPITXBUF Register Field Descriptions.....	4856
Table 31-16. SPIDAT Register Field Descriptions.....	4857
Table 31-17. SPIFFTX Register Field Descriptions.....	4858
Table 31-18. SPIFFRX Register Field Descriptions.....	4860
Table 31-19. SPIFFCT Register Field Descriptions.....	4862
Table 31-20. SPIPRI Register Field Descriptions.....	4863
Table 31-21. SPI Registers to Driverlib Functions.....	4864
Table 32-1. USB Memory Access from Software.....	4880
Table 32-2. USB Memory Access from CCS IDE.....	4881
Table 32-3. USB Base Address Table.....	4885
Table 32-4. USB_REGS Registers.....	4886
Table 32-5. USB_REGS Access Type Codes.....	4888

Table 32-6. USBFADDR Register Field Descriptions.....	4890
Table 32-7. USBPOWER Register Field Descriptions.....	4891
Table 32-8. USBTXIS Register Field Descriptions.....	4892
Table 32-9. USBRXIS Register Field Descriptions.....	4893
Table 32-10. USBTXIE Register Field Descriptions.....	4894
Table 32-11. USBRXIE Register Field Descriptions.....	4895
Table 32-12. USBIS Register Field Descriptions.....	4896
Table 32-13. USBIE Register Field Descriptions.....	4897
Table 32-14. USBFRAME Register Field Descriptions.....	4898
Table 32-15. USBEPIDX Register Field Descriptions.....	4899
Table 32-16. USBTEST Register Field Descriptions.....	4900
Table 32-17. USBFIFO0 Register Field Descriptions.....	4901
Table 32-18. USBFIFO1 Register Field Descriptions.....	4902
Table 32-19. USBFIFO2 Register Field Descriptions.....	4903
Table 32-20. USBFIFO3 Register Field Descriptions.....	4904
Table 32-21. USBDEVCTL Register Field Descriptions.....	4905
Table 32-22. USBTXFIFOSZ Register Field Descriptions.....	4907
Table 32-23. USBRXFIFOSZ Register Field Descriptions.....	4908
Table 32-24. USBTXFIFOADD Register Field Descriptions.....	4909
Table 32-25. USBRXFIFOADD Register Field Descriptions.....	4918
Table 32-26. USBCONTIM Register Field Descriptions.....	4927
Table 32-27. USBFSEOF Register Field Descriptions.....	4928
Table 32-28. USBLSEOF Register Field Descriptions.....	4929
Table 32-29. USBTXFUNCADDR0 Register Field Descriptions.....	4930
Table 32-30. USBTXHUBADDR0 Register Field Descriptions.....	4931
Table 32-31. USBTXHUBPORT0 Register Field Descriptions.....	4932
Table 32-32. USBTXFUNCADDR1 Register Field Descriptions.....	4933
Table 32-33. USBTXHUBADDR1 Register Field Descriptions.....	4934
Table 32-34. USBTXHUBPORT1 Register Field Descriptions.....	4935
Table 32-35. USBRXFUNCADDR1 Register Field Descriptions.....	4936
Table 32-36. USBRXHUBADDR1 Register Field Descriptions.....	4937
Table 32-37. USBRXHUBPORT1 Register Field Descriptions.....	4938
Table 32-38. USBTXFUNCADDR2 Register Field Descriptions.....	4939
Table 32-39. USBTXHUBADDR2 Register Field Descriptions.....	4940
Table 32-40. USBTXHUBPORT2 Register Field Descriptions.....	4941
Table 32-41. USBRXFUNCADDR2 Register Field Descriptions.....	4942
Table 32-42. USBRXHUBADDR2 Register Field Descriptions.....	4943
Table 32-43. USBRXHUBPORT2 Register Field Descriptions.....	4944
Table 32-44. USBTXFUNCADDR3 Register Field Descriptions.....	4945
Table 32-45. USBTXHUBADDR3 Register Field Descriptions.....	4946
Table 32-46. USBTXHUBPORT3 Register Field Descriptions.....	4947
Table 32-47. USBRXFUNCADDR3 Register Field Descriptions.....	4948
Table 32-48. USBRXHUBADDR3 Register Field Descriptions.....	4949
Table 32-49. USBRXHUBPORT3 Register Field Descriptions.....	4950
Table 32-50. USBCSR0 Register Field Descriptions.....	4951
Table 32-51. USBCSRH0 Register Field Descriptions.....	4953
Table 32-52. USBCOUNT0 Register Field Descriptions.....	4954
Table 32-53. USBTYPE0 Register Field Descriptions.....	4955
Table 32-54. USBNAKLMT Register Field Descriptions.....	4956
Table 32-55. USBTXMAXP1 Register Field Descriptions.....	4957
Table 32-56. USBTXCSR1 Register Field Descriptions.....	4958
Table 32-57. USBTXCSRH1 Register Field Descriptions.....	4960
Table 32-58. USBRXMAXP1 Register Field Descriptions.....	4962
Table 32-59. USBRXCSR1 Register Field Descriptions.....	4963
Table 32-60. USBRXCSRH1 Register Field Descriptions.....	4965
Table 32-61. USBRXCOUNT1 Register Field Descriptions.....	4967
Table 32-62. USBTXTYPE1 Register Field Descriptions.....	4968
Table 32-63. USBTXINTERVAL1 Register Field Descriptions.....	4969
Table 32-64. USBRXTYPE1 Register Field Descriptions.....	4970
Table 32-65. USBRXINTERVAL1 Register Field Descriptions.....	4971
Table 32-66. USBTXMAXP2 Register Field Descriptions.....	4972



Table 32-67. USBTXCSRL2 Register Field Descriptions.....	4973
Table 32-68. USBTXCSRH2 Register Field Descriptions.....	4975
Table 32-69. USBRXMAXP2 Register Field Descriptions.....	4977
Table 32-70. USBRXCSRL2 Register Field Descriptions.....	4978
Table 32-71. USBRXCSRH2 Register Field Descriptions.....	4980
Table 32-72. USBRXCOUNT2 Register Field Descriptions.....	4982
Table 32-73. USBTXTYPE2 Register Field Descriptions.....	4983
Table 32-74. USBTXINTERVAL2 Register Field Descriptions.....	4984
Table 32-75. USBRXTYPE2 Register Field Descriptions.....	4985
Table 32-76. USBRXINTERVAL2 Register Field Descriptions.....	4986
Table 32-77. USBTXMAXP3 Register Field Descriptions.....	4987
Table 32-78. USBTXCSRL3 Register Field Descriptions.....	4988
Table 32-79. USBTXCSRH3 Register Field Descriptions.....	4990
Table 32-80. USBRXMAXP3 Register Field Descriptions.....	4992
Table 32-81. USBRXCSRL3 Register Field Descriptions.....	4993
Table 32-82. USBRXCSRH3 Register Field Descriptions.....	4995
Table 32-83. USBRXCOUNT3 Register Field Descriptions.....	4997
Table 32-84. USBTXTYPE3 Register Field Descriptions.....	4998
Table 32-85. USBTXINTERVAL3 Register Field Descriptions.....	4999
Table 32-86. USBRXTYPE3 Register Field Descriptions.....	5000
Table 32-87. USBRXINTERVAL3 Register Field Descriptions.....	5001
Table 32-88. USBRQPKTCOUNT1 Register Field Descriptions.....	5002
Table 32-89. USBRQPKTCOUNT2 Register Field Descriptions.....	5003
Table 32-90. USBRQPKTCOUNT3 Register Field Descriptions.....	5004
Table 32-91. USBRXDPKTBUFDIS Register Field Descriptions.....	5005
Table 32-92. USBTXDPKTBUFDIS Register Field Descriptions.....	5006
Table 32-93. USBEPC Register Field Descriptions.....	5007
Table 32-94. USBEPCRIS Register Field Descriptions.....	5009
Table 32-95. USBEPCIM Register Field Descriptions.....	5010
Table 32-96. USBEPCISC Register Field Descriptions.....	5011
Table 32-97. USBDRRIS Register Field Descriptions.....	5012
Table 32-98. USBDRIM Register Field Descriptions.....	5013
Table 32-99. USBDRISC Register Field Descriptions.....	5014
Table 32-100. USBGPCS Register Field Descriptions.....	5015
Table 32-101. USBVDC Register Field Descriptions.....	5016
Table 32-102. USBVDCRIS Register Field Descriptions.....	5017
Table 32-103. USBVDCIM Register Field Descriptions.....	5018
Table 32-104. USBVDCISC Register Field Descriptions.....	5019
Table 32-105. USBIDVRIS Register Field Descriptions.....	5020
Table 32-106. USBIDVIM Register Field Descriptions.....	5021
Table 32-107. USBIDVISC Register Field Descriptions.....	5022
Table 32-108. USBDMASEL Register Field Descriptions.....	5023
Table 32-109. USB_GLB_INT_EN Register Field Descriptions.....	5025
Table 32-110. USB_GLB_INT_FLG Register Field Descriptions.....	5026
Table 32-111. USB_GLB_INT_FLG_CLR Register Field Descriptions.....	5027
Table 32-112. USBDMARIS Register Field Descriptions.....	5028
Table 32-113. USBDMAIM Register Field Descriptions.....	5029
Table 32-114. USBDMAISC Register Field Descriptions.....	5031
Table 32-115. USB Registers to Driverlib Functions.....	5032
Table 33-1. AES Subsystem DMA Interface.....	5053
Table 33-2. Key-Block-Round Combinations.....	5054
Table 33-3. Interrupts and Events.....	5065
Table 33-4. AES Base Address Table.....	5072
Table 33-5. AES_REGS Registers.....	5073
Table 33-6. AES_REGS Access Type Codes.....	5074
Table 33-7. AES_KEY2_6 Register Field Descriptions.....	5075
Table 33-8. AES_KEY2_7 Register Field Descriptions.....	5076
Table 33-9. AES_KEY2_4 Register Field Descriptions.....	5077
Table 33-10. AES_KEY2_5 Register Field Descriptions.....	5078
Table 33-11. AES_KEY2_2 Register Field Descriptions.....	5079
Table 33-12. AES_KEY2_3 Register Field Descriptions.....	5080

Table 33-13. AES_KEY2_0 Register Field Descriptions.....	5081
Table 33-14. AES_KEY2_1 Register Field Descriptions.....	5082
Table 33-15. AES_KEY1_6 Register Field Descriptions.....	5083
Table 33-16. AES_KEY1_7 Register Field Descriptions.....	5084
Table 33-17. AES_KEY1_4 Register Field Descriptions.....	5085
Table 33-18. AES_KEY1_5 Register Field Descriptions.....	5086
Table 33-19. AES_KEY1_2 Register Field Descriptions.....	5087
Table 33-20. AES_KEY1_3 Register Field Descriptions.....	5088
Table 33-21. AES_KEY1_0 Register Field Descriptions.....	5089
Table 33-22. AES_KEY1_1 Register Field Descriptions.....	5090
Table 33-23. AES_IV_IN_OUT_0 Register Field Descriptions.....	5091
Table 33-24. AES_IV_IN_OUT_1 Register Field Descriptions.....	5092
Table 33-25. AES_IV_IN_OUT_2 Register Field Descriptions.....	5093
Table 33-26. AES_IV_IN_OUT_3 Register Field Descriptions.....	5094
Table 33-27. AES_CTRL Register Field Descriptions.....	5095
Table 33-28. AES_C_LENGTH_0 Register Field Descriptions.....	5099
Table 33-29. AES_C_LENGTH_1 Register Field Descriptions.....	5100
Table 33-30. AES_AUTH_LENGTH Register Field Descriptions.....	5101
Table 33-31. AES_DATA_IN_OUT_0 Register Field Descriptions.....	5102
Table 33-32. AES_DATA_IN_OUT_1 Register Field Descriptions.....	5103
Table 33-33. AES_DATA_IN_OUT_2 Register Field Descriptions.....	5104
Table 33-34. AES_DATA_IN_OUT_3 Register Field Descriptions.....	5105
Table 33-35. AES_TAG_OUT_0 Register Field Descriptions.....	5106
Table 33-36. AES_TAG_OUT_1 Register Field Descriptions.....	5107
Table 33-37. AES_TAG_OUT_2 Register Field Descriptions.....	5108
Table 33-38. AES_TAG_OUT_3 Register Field Descriptions.....	5109
Table 33-39. AES_REV Register Field Descriptions.....	5110
Table 33-40. AES_SYSCONFIG Register Field Descriptions.....	5111
Table 33-41. AES_SYSSTATUS Register Field Descriptions.....	5113
Table 33-42. AES_IRQSTATUS Register Field Descriptions.....	5114
Table 33-43. AES_IRQENABLE Register Field Descriptions.....	5115
Table 33-44. AES_DIRTY_BITS Register Field Descriptions.....	5116
Table 33-45. AES_SS_REGS Registers.....	5117
Table 33-46. AES_SS_REGS Access Type Codes.....	5117
Table 33-47. AES_GLB_INT_FLG Register Field Descriptions.....	5118
Table 33-48. AES_GLB_INT_CLR Register Field Descriptions.....	5119
Table 33-49. AES Registers to Driverlib Functions.....	5120
Table 33-50. AES_SS Registers to Driverlib Functions.....	5122
Table 34-1. SIGGENx Active Register Loading.....	5128
Table 34-2. EPG Data Input Connections.....	5131
Table 34-3. EPG Input Connections.....	5133
Table 34-4. EPG Output Connections.....	5134
Table 34-5. EPG Base Address Table.....	5142
Table 34-6. EPG_REGS Registers.....	5143
Table 34-7. EPG_REGS Access Type Codes.....	5143
Table 34-8. GCTL0 Register Field Descriptions.....	5145
Table 34-9. GCTL1 Register Field Descriptions.....	5147
Table 34-10. GCTL2 Register Field Descriptions.....	5148
Table 34-11. GCTL3 Register Field Descriptions.....	5150
Table 34-12. EPGLOCK Register Field Descriptions.....	5154
Table 34-13. EPGCOMMIT Register Field Descriptions.....	5155
Table 34-14. GINTSTS Register Field Descriptions.....	5156
Table 34-15. GINTEN Register Field Descriptions.....	5157
Table 34-16. GINTCLR Register Field Descriptions.....	5158
Table 34-17. GINTFRC Register Field Descriptions.....	5159
Table 34-18. CLKDIV0_CTL0 Register Field Descriptions.....	5160
Table 34-19. CLKDIV0_CLKOFFSET Register Field Descriptions.....	5161
Table 34-20. CLKDIV1_CTL0 Register Field Descriptions.....	5162
Table 34-21. CLKDIV1_CLKOFFSET Register Field Descriptions.....	5163
Table 34-22. SIGGEN0_CTL0 Register Field Descriptions.....	5164
Table 34-23. SIGGEN0_CTL1 Register Field Descriptions.....	5166

Table 34-24. SIGGEN0_DATA0 Register Field Descriptions.....	5167
Table 34-25. SIGGEN0_DATA1 Register Field Descriptions.....	5168
Table 34-26. SIGGEN0_DATA0_ACTIVE Register Field Descriptions.....	5169
Table 34-27. SIGGEN0_DATA1_ACTIVE Register Field Descriptions.....	5170
Table 34-28. REVISION Register Field Descriptions.....	5171
Table 34-29. EPG_MUX_REGS Registers.....	5172
Table 34-30. EPG_MUX_REGS Access Type Codes.....	5172
Table 34-31. EPGMXSEL0 Register Field Descriptions.....	5173
Table 34-32. EPGMXSELLOCK Register Field Descriptions.....	5176
Table 34-33. EPGMXSELCOMMIT Register Field Descriptions.....	5177
Table 34-34. EPG Registers to Driverlib Functions.....	5177
Table 35-1. MCAN I/O Description.....	5183
Table 35-2. MCAN Clocks and Resets.....	5185
Table 35-3. MCAN Hardware Requests.....	5185
Table 35-4. Steps to Configure MCAN Module.....	5188
Table 35-5. CAN FD Frame Description.....	5189
Table 35-6. DLC Coding in CAN FD.....	5190
Table 35-7. Rx Buffer/Rx FIFO Element Size.....	5206
Table 35-8. Example Filter Configuration for Rx Buffers.....	5208
Table 35-9. Possible Configurations for Message Transmission.....	5208
Table 35-10. Tx Buffer, Tx FIFO, Tx Queue Element Size.....	5209
Table 35-11. Rx Buffer/Rx FIFO Element Field Descriptions.....	5214
Table 35-12. Tx Buffer Element Field Descriptions.....	5216
Table 35-13. Tx Event FIFO Element Field Descriptions.....	5218
Table 35-14. Standard Message ID Filter Element Field Descriptions.....	5220
Table 35-15. Extended Message ID Filter Element Field Descriptions.....	5221
Table 35-16. MCAN Base Address Table.....	5223
Table 35-17. MCANSS_REGS Registers.....	5224
Table 35-18. MCANSS_REGS Access Type Codes.....	5224
Table 35-19. MCANSS_PID Register Field Descriptions.....	5225
Table 35-20. MCANSS_CTRL Register Field Descriptions.....	5226
Table 35-21. MCANSS_STAT Register Field Descriptions.....	5227
Table 35-22. MCANSS_ICS Register Field Descriptions.....	5228
Table 35-23. MCANSS_IRS Register Field Descriptions.....	5229
Table 35-24. MCANSS_IECS Register Field Descriptions.....	5230
Table 35-25. MCANSS_IE Register Field Descriptions.....	5231
Table 35-26. MCANSS_IES Register Field Descriptions.....	5232
Table 35-27. MCANSS_EOI Register Field Descriptions.....	5233
Table 35-28. MCANSS_EXT_TS_PRESCALER Register Field Descriptions.....	5234
Table 35-29. MCANSS_EXT_TS_UNSERVICED_INTR_CNTR Register Field Descriptions.....	5235
Table 35-30. MCAN_REGS Registers.....	5236
Table 35-31. MCAN_REGS Access Type Codes.....	5237
Table 35-32. MCAN_CREL Register Field Descriptions.....	5238
Table 35-33. MCAN_ENDN Register Field Descriptions.....	5239
Table 35-34. MCAN_DBTP Register Field Descriptions.....	5240
Table 35-35. MCAN_TEST Register Field Descriptions.....	5242
Table 35-36. MCAN_RWD Register Field Descriptions.....	5243
Table 35-37. MCAN_CCCR Register Field Descriptions.....	5244
Table 35-38. MCAN_NBTP Register Field Descriptions.....	5247
Table 35-39. MCAN_TSCC Register Field Descriptions.....	5249
Table 35-40. MCAN_TSCV Register Field Descriptions.....	5250
Table 35-41. MCAN_TOCC Register Field Descriptions.....	5251
Table 35-42. MCAN_TOCV Register Field Descriptions.....	5252
Table 35-43. MCAN_ECR Register Field Descriptions.....	5253
Table 35-44. MCAN_PSR Register Field Descriptions.....	5254
Table 35-45. MCAN_TDCR Register Field Descriptions.....	5257
Table 35-46. MCAN_IR Register Field Descriptions.....	5258
Table 35-47. MCAN_IE Register Field Descriptions.....	5262
Table 35-48. MCAN_ILS Register Field Descriptions.....	5264
Table 35-49. MCAN_ILE Register Field Descriptions.....	5267
Table 35-50. MCAN_GFC Register Field Descriptions.....	5268

Table 35-51. MCAN_SIDFC Register Field Descriptions.....	5269
Table 35-52. MCAN_XIDFC Register Field Descriptions.....	5270
Table 35-53. MCAN_XIDAM Register Field Descriptions.....	5271
Table 35-54. MCAN_HPMS Register Field Descriptions.....	5272
Table 35-55. MCAN_NDAT1 Register Field Descriptions.....	5273
Table 35-56. MCAN_NDAT2 Register Field Descriptions.....	5276
Table 35-57. MCAN_RXF0C Register Field Descriptions.....	5279
Table 35-58. MCAN_RXF0S Register Field Descriptions.....	5280
Table 35-59. MCAN_RXF0A Register Field Descriptions.....	5281
Table 35-60. MCAN_RXBC Register Field Descriptions.....	5282
Table 35-61. MCAN_RXF1C Register Field Descriptions.....	5283
Table 35-62. MCAN_RXF1S Register Field Descriptions.....	5284
Table 35-63. MCAN_RXF1A Register Field Descriptions.....	5285
Table 35-64. MCAN_RXESC Register Field Descriptions.....	5286
Table 35-65. MCAN_TXBC Register Field Descriptions.....	5288
Table 35-66. MCAN_TXFQS Register Field Descriptions.....	5290
Table 35-67. MCAN_TXESC Register Field Descriptions.....	5291
Table 35-68. MCAN_TXBRP Register Field Descriptions.....	5292
Table 35-69. MCAN_TXBAR Register Field Descriptions.....	5295
Table 35-70. MCAN_TXBCR Register Field Descriptions.....	5297
Table 35-71. MCAN_TXBTO Register Field Descriptions.....	5299
Table 35-72. MCAN_TXBCF Register Field Descriptions.....	5301
Table 35-73. MCAN_TXBTIE Register Field Descriptions.....	5303
Table 35-74. MCAN_TXBCIE Register Field Descriptions.....	5307
Table 35-75. MCAN_TXEFC Register Field Descriptions.....	5311
Table 35-76. MCAN_TXEFS Register Field Descriptions.....	5312
Table 35-77. MCAN_TXEFA Register Field Descriptions.....	5313
Table 35-78. MCAN_ERROR_REGS Registers.....	5314
Table 35-79. MCAN_ERROR_REGS Access Type Codes.....	5314
Table 35-80. MCANERR_REV Register Field Descriptions.....	5316
Table 35-81. MCANERR_VECTOR Register Field Descriptions.....	5317
Table 35-82. MCANERR_STAT Register Field Descriptions.....	5318
Table 35-83. MCANERR_WRAP_REV Register Field Descriptions.....	5319
Table 35-84. MCANERR_CTRL Register Field Descriptions.....	5320
Table 35-85. MCANERR_ERR_CTRL1 Register Field Descriptions.....	5322
Table 35-86. MCANERR_ERR_CTRL2 Register Field Descriptions.....	5323
Table 35-87. MCANERR_ERR_STAT1 Register Field Descriptions.....	5324
Table 35-88. MCANERR_ERR_STAT2 Register Field Descriptions.....	5326
Table 35-89. MCANERR_ERR_STAT3 Register Field Descriptions.....	5327
Table 35-90. MCANERR_SEC_EOI Register Field Descriptions.....	5328
Table 35-91. MCANERR_SEC_STATUS Register Field Descriptions.....	5329
Table 35-92. MCANERR_SEC_ENABLE_SET Register Field Descriptions.....	5330
Table 35-93. MCANERR_SEC_ENABLE_CLR Register Field Descriptions.....	5331
Table 35-94. MCANERR_DED_EOI Register Field Descriptions.....	5332
Table 35-95. MCANERR_DED_STATUS Register Field Descriptions.....	5333
Table 35-96. MCANERR_DED_ENABLE_SET Register Field Descriptions.....	5334
Table 35-97. MCANERR_DED_ENABLE_CLR Register Field Descriptions.....	5335
Table 35-98. MCANERR_AGGR_ENABLE_SET Register Field Descriptions.....	5336
Table 35-99. MCANERR_AGGR_ENABLE_CLR Register Field Descriptions.....	5337
Table 35-100. MCANERR_AGGR_STATUS_SET Register Field Descriptions.....	5338
Table 35-101. MCANERR_AGGR_STATUS_CLR Register Field Descriptions.....	5339
Table 35-102. MCAN Registers to Driverlib Functions.....	5339
Table 36-1. UART Base Address Table.....	5354
Table 36-2. UART_REGS Registers.....	5355
Table 36-3. UART_REGS Access Type Codes.....	5355
Table 36-4. UARTDR Register Field Descriptions.....	5357
Table 36-5. UARTRSR Register Field Descriptions.....	5359
Table 36-6. UARTFR Register Field Descriptions.....	5361
Table 36-7. UARTILPR Register Field Descriptions.....	5363
Table 36-8. UARTIBRD Register Field Descriptions.....	5364
Table 36-9. UARTFBRD Register Field Descriptions.....	5365



Table 36-10. UARTLCRH Register Field Descriptions.....	5366
Table 36-11. UARTCTL Register Field Descriptions.....	5368
Table 36-12. UARTIFLS Register Field Descriptions.....	5370
Table 36-13. UARTIM Register Field Descriptions.....	5371
Table 36-14. UATRIS Register Field Descriptions.....	5373
Table 36-15. UARTMIS Register Field Descriptions.....	5375
Table 36-16. UARTICR Register Field Descriptions.....	5377
Table 36-17. UARTDMACTL Register Field Descriptions.....	5379
Table 36-18. UART_GLB_INT_EN Register Field Descriptions.....	5380
Table 36-19. UART_GLB_INT_FLG Register Field Descriptions.....	5381
Table 36-20. UART_GLB_INT_CLR Register Field Descriptions.....	5382
Table 36-21. UART9BITADDR Register Field Descriptions.....	5383
Table 36-22. UART9BITAMASK Register Field Descriptions.....	5384
Table 36-23. UARTPP Register Field Descriptions.....	5385
Table 36-24. UARTPeriphID4 Register Field Descriptions.....	5386
Table 36-25. UARTPeriphID5 Register Field Descriptions.....	5387
Table 36-26. UARTPeriphID6 Register Field Descriptions.....	5388
Table 36-27. UARTPeriphID7 Register Field Descriptions.....	5389
Table 36-28. UARTPeriphID0 Register Field Descriptions.....	5390
Table 36-29. UARTPeriphID1 Register Field Descriptions.....	5391
Table 36-30. UARTPeriphID2 Register Field Descriptions.....	5392
Table 36-31. UARTPeriphID3 Register Field Descriptions.....	5393
Table 36-32. UARTPCellID0 Register Field Descriptions.....	5394
Table 36-33. UARTPCellID1 Register Field Descriptions.....	5395
Table 36-34. UARTPCellID2 Register Field Descriptions.....	5396
Table 36-35. UARTPCellID3 Register Field Descriptions.....	5397
Table 36-36. UART_REGS_WRITE Registers.....	5398
Table 36-37. UART_REGS_WRITE Access Type Codes.....	5398
Table 36-38. UARTECR Register Field Descriptions.....	5399
Table 36-39. UART Registers to Driverlib Functions.....	5399
Table 37-1. Superfractional Bit Modulation for SCI Mode (Normal Configuration).....	5411
Table 37-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration).....	5412
Table 37-3. SCI Mode (Minimum Configuration).....	5412
Table 37-4. Comparative Baud Values for Different P Values, Asynchronous Mode.....	5413
Table 37-5. SCI/LIN Interrupts.....	5420
Table 37-6. SCI Receiver Status Flags.....	5421
Table 37-7. SCI Transmitter Status Flags.....	5421
Table 37-8. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than v1.3.....	5428
Table 37-9. Response Length with SCIFORMAT[18:16] Programming.....	5428
Table 37-10. Superfractional Bit Modulation for LIN Commander Mode and Responder Mode.....	5430
Table 37-11. Timeout Values in T <sub>bit</sub> Units.....	5438
Table 37-12. LIN Base Address Table.....	5452
Table 37-13. LIN_REGS Registers.....	5453
Table 37-14. LIN_REGS Access Type Codes.....	5453
Table 37-15. SCIGCR0 Register Field Descriptions.....	5455
Table 37-16. SCIGCR1 Register Field Descriptions.....	5456
Table 37-17. SCIGCR2 Register Field Descriptions.....	5461
Table 37-18. SCISSETINT Register Field Descriptions.....	5463
Table 37-19. SCICLEARINT Register Field Descriptions.....	5467
Table 37-20. SCISSETINTLVL Register Field Descriptions.....	5470
Table 37-21. SCICLEARINTLVL Register Field Descriptions.....	5473
Table 37-22. SCIFLR Register Field Descriptions.....	5476
Table 37-23. SCIINTVECT0 Register Field Descriptions.....	5484
Table 37-24. SCIINTVECT1 Register Field Descriptions.....	5485
Table 37-25. SCIFORMAT Register Field Descriptions.....	5486
Table 37-26. BRSR Register Field Descriptions.....	5487
Table 37-27. SCIED Register Field Descriptions.....	5489
Table 37-28. SCIRD Register Field Descriptions.....	5490
Table 37-29. SCITD Register Field Descriptions.....	5491
Table 37-30. SCIPIO0 Register Field Descriptions.....	5492
Table 37-31. SCIPIO2 Register Field Descriptions.....	5493



Table 37-32. LINCOMP Register Field Descriptions.....	5494
Table 37-33. LINRD0 Register Field Descriptions.....	5495
Table 37-34. LINRD1 Register Field Descriptions.....	5496
Table 37-35. LINMASK Register Field Descriptions.....	5497
Table 37-36. LINID Register Field Descriptions.....	5498
Table 37-37. LINTD0 Register Field Descriptions.....	5499
Table 37-38. LINTD1 Register Field Descriptions.....	5500
Table 37-39. MBRSR Register Field Descriptions.....	5501
Table 37-40. IODFTCTRL Register Field Descriptions.....	5502
Table 37-41. LIN_GLB_INT_EN Register Field Descriptions.....	5505
Table 37-42. LIN_GLB_INT_FLG Register Field Descriptions.....	5506
Table 37-43. LIN_GLB_INT_CLR Register Field Descriptions.....	5507
Table 37-44. LIN Registers to Driverlib Functions.....	5507
Table 38-1. Match Test Simplified Example.....	5517
Table 38-2. LCM Base Address Table.....	5520
Table 38-3. LCM_REGS Registers.....	5521
Table 38-4. LCM_REGS Access Type Codes.....	5521
Table 38-5. REVISION Register Field Descriptions.....	5522
Table 38-6. LCM_CONTROL Register Field Descriptions.....	5523
Table 38-7. LCM_STATUS Register Field Descriptions.....	5526
Table 38-8. LCM_STATUS_CLEAR Register Field Descriptions.....	5528
Table 38-9. PARITY_TEST Register Field Descriptions.....	5530
Table 38-10. LCM_LOCK Register Field Descriptions.....	5531
Table 38-11. LCM_COMMIT Register Field Descriptions.....	5533
Table 38-12. LCM Registers to Driverlib Functions.....	5534



## About This Manual

This Technical Reference Manual (TRM) details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the device.

The TRM should not be considered a substitute for the data sheet, rather a companion guide that can be used alongside the device-specific data sheet to understand the details to program the device. The primary purpose of the TRM is to abstract the programming details of the device from the data sheet. This allows the data sheet to outline the high-level features of the device without unnecessary information about register descriptions or programming models.

---

### Note

Texas Instruments is transitioning to use more inclusive terminology. Some language may be different than what you would expect to see for certain technology areas.

---

## Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers can be shown with the suffix h or the prefix 0x. For example, the following number is 40 hexadecimal (decimal 64): 40h or 0x40.
- Registers in this document are shown in figures and described in tables.
  - Each register figure shows a rectangle divided into fields that represent the fields of the register. Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties with default reset value below. A legend explains the notation used for the properties.
  - Reserved bits in a register figure can have one of multiple meanings:
    - Not implemented on the device
    - Reserved for future device expansion
    - Reserved for TI testing
    - Reserved configurations of the device that are not supported
  - Writing nondefault values to the Reserved bits could cause unexpected behavior and should be avoided.

## Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## Related Documentation From Texas Instruments

For a complete listing of related documentation and development-support tools for these devices, visit the Texas Instruments website at [www.ti.com](http://www.ti.com).

Additionally, the [TMS320C28x DSP CPU and Instruction Set Reference Guide](#) and the [TMS320C28x Floating Point Unit and Instruction Set Reference Guide](#) must be used in conjunction with this TRM.

## Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

## Trademarks

TI E2E™, C2000™, Code Composer Studio™, and Texas Instruments™ are trademarks of Texas Instruments.

Xilinx™ is a trademark of Advanced Micro Devices, Inc.

USB Specification Revision 2.0™ is a trademark of Compaq Computer Corp.

EtherCAT® and Beckhoff® are registered trademarks of Beckhoff Automation GmbH.

All trademarks are the property of their respective owners.

Chapter 1

# C2000™ Microcontrollers Software Support

---



This chapter discusses the C2000Ware for the C2000™ microcontrollers. The C2000Ware can be downloaded from: [www.ti.com/tool/C2000WARE](http://www.ti.com/tool/C2000WARE)

<b>1.1 Introduction</b> .....	<b>128</b>
<b>1.2 C2000Ware Structure</b> .....	<b>128</b>
<b>1.3 Documentation</b> .....	<b>128</b>
<b>1.4 Devices</b> .....	<b>128</b>
<b>1.5 Libraries</b> .....	<b>128</b>
<b>1.6 Code Composer Studio™ Integrated Development Environment (IDE)</b> .....	<b>128</b>
<b>1.7 SysConfig and PinMUX Tool</b> .....	<b>129</b>

## 1.1 Introduction

C2000Ware for the C2000™ microcontrollers is a cohesive set of development software and documentation designed to minimize software development time. From device-specific drivers and libraries to device peripheral examples, C2000Ware provides a solid foundation to begin development and evaluation of your product.

C2000Ware can be downloaded from: [www.ti.com/tool/C2000WARE](http://www.ti.com/tool/C2000WARE)

## 1.2 C2000Ware Structure

The C2000Ware software package is organized into the following directory structure as shown in [Table 1-1](#).

**Table 1-1. C2000Ware Root Directories**

Directory Name	Description
boards	Contains the hardware design schematics, BOM, Gerber files, and documentation for C2000 controlCARDS.
device_support	Contains all device-specific support files, bit field headers and device development user's guides.
docs	Contains the C2000Ware package user's guides and the HTML index page of all package documentation.
driverlib	Contains the device-specific driver library and driver-based peripheral examples.
libraries	Contains the device-specific and core libraries.

## 1.3 Documentation

Within C2000Ware, there is an extensive amount of development documentation ranging from board design documentation, to library user's guides, to driver API documentation. The "boards" directory contains all the hardware design, BOM, Gerber files, and more for controlCARDS. To assist with locating the necessary documentation, an HTML page is provided that contains a full list of all the documents in the C2000Ware package. Locate this page in the "docs" directory.

## 1.4 Devices

C2000Ware contains the necessary software and documentation to jumpstart development for C2000™ microcontrollers. Each device includes device-specific common source files, peripheral example projects, bit field headers, and if available, a device peripheral driver library. Additionally, documentation is provided for each device on how to set up a CCS project, as well as give an overview of all the included example projects and assist with troubleshooting. For devices with a driver library, documentation is also included that details all the peripheral APIs available.

To learn more about C2000™ microcontrollers, visit: [www.ti.com/c2000](http://www.ti.com/c2000).

## 1.5 Libraries

The libraries included in C2000Ware range from fixed-point and floating-point math libraries, to specialized DSP libraries, as well as calibration libraries. Each library includes documentation and examples, where applicable. Additionally, the Flash API files and boot ROM source code are located in the "libraries" directory.

## 1.6 Code Composer Studio™ Integrated Development Environment (IDE)

Code Composer Studio™ is an integrated development environment (IDE) that supports TI's microcontroller and embedded processors portfolio. The Code Composer Studio™ IDE comprises a suite of tools used to develop and debug embedded applications. The latest version of Code Composer Studio™ IDE can be obtained at: [www.ti.com/ccstudio](http://www.ti.com/ccstudio)

All projects and examples in C2000Ware are built for and tested with the Code Composer Studio™ IDE. Although the Code Composer Studio™ IDE is not included with the C2000Ware installer, Code Composer Studio™ IDE is easily obtainable in a variety of versions.



## 1.7 SysConfig and PinMUX Tool

To help simplify configuration challenges and accelerate software development, Texas Instruments™ created SysConfig, an intuitive and comprehensive collection of graphical utilities for configuring pins, peripherals, subsystems, and other components. SysConfig helps you manage, expose, and resolve conflicts visually so that you have more time to create differentiated applications.

The tool's output includes C header and code files that can be used with C2000Ware examples or used to configure custom software.

The SysConfig tool automatically selects the pinmux settings that satisfy the entered requirements. The SysConfig tool is delivered integrated in the Code Composer Studio™ IDE, in the C2000Ware GPIO example, as a standalone installer, or can be used by way of the cloud tools portal at: [dev.ti.com](https://dev.ti.com)



This chapter contains a short description of the C28x processor and extended instruction sets.

Further information can be found in the following documents:

- [TMS320C28x CPU and Instruction Set Reference Guide](#)
- [TMS320C28x Extended Instruction Sets Technical Reference Manual](#)
- [Accelerators: Enhancing the Capabilities of the C2000 MCU Family Technical Brief](#)
- [TMS320C28x FPU Primer Application Report](#)

<b>2.1 Introduction</b> .....	<b>131</b>
<b>2.2 C28X Related Collateral</b> .....	<b>131</b>
<b>2.3 Features</b> .....	<b>131</b>
<b>2.4 Floating-Point Unit (FPU)</b> .....	<b>132</b>
<b>2.5 Trigonometric Math Unit (TMU)</b> .....	<b>132</b>
<b>2.6 VCRC Unit</b> .....	<b>133</b>

## 2.1 Introduction

The C28x CPU is a 32-bit fixed-point processor. This device draws from the best features of digital signal processing, reduced instruction set computing (RISC), microcontroller architectures, firmware, and tool sets.

For more information on CPU architecture and instruction set, see the [TMS320C28x CPU and Instruction Set Reference Guide](#).

## 2.2 C28X Related Collateral

### Foundational Materials

- [C2000 Academy - C28x](#)
- [C2000 C28x Migration from COFF to EABI](#)
- [C2000 C28x Optimization Guide](#)
- [C2000 Performance Tips and Tricks](#)
- [C2000 Software Guide](#)
- [CGT Data Blocking C2000](#)
- [Enhancing the Computational Performance of the C2000™ Microcontroller Family Application Report](#)

### Getting Started Materials

- [C2000 Multicore Development User Guide](#)
- [C2000 VCU, Viterbi, Complex Math, and CRC \(Video\)](#)
- [C2000Ware - CLAMath](#)
- [C2000Ware - FPU Fast RTS](#)
- [C2000Ware - FPU Library](#)
- [C2000Ware - Fast Integer Division](#)
- [C2000Ware - Fixed Point Library](#)
- [C2000Ware - IQMath](#)
- [C2000Ware - VCU Library](#)
- [C28x Context Save and Restore](#)
- [CRC Engines in C2000 Devices Application Report](#)
- [Migrating Software From 8-Bit \(Byte\) Addressable CPU's to C28x CPU Application Report](#)
- [TMS320C28x Extended Instruction Sets Application Report](#)
- [TMS320C28x FPU Primer Application Report](#)

### Expert Materials

- [Fast Integer Division - A Differentiated Offering From C2000 Product Family Application Report](#)

## 2.3 Features

The CPU features include a modified Harvard architecture and circular addressing. The RISC features are single-cycle instruction execution, register-to-register operations, and modified Harvard architecture. The microcontroller features include ease of use through an intuitive instruction set, byte packing and unpacking, and bit manipulation. The modified Harvard architecture of the CPU enables instruction and data fetches to be performed in parallel. The CPU can read instructions and data while the CPU writes data simultaneously to maintain the single-cycle instruction operation across the pipeline.

## 2.4 Floating-Point Unit (FPU)

The C28x plus floating-point (C28x+FPU) processor extends the capabilities of the C28x fixed-point CPU by adding registers and instructions to support IEEE single-precision floating point operations.

Devices with the C28x+FPU include the standard C28x register set plus an additional set of floating-point unit registers. The additional floating-point unit registers are the following:

- Eight floating-point result registers, RnH (where n = 0–7)
- Floating-point Status Register (STF)
- Repeat Block Register (RB)

All of the floating-point registers, except the repeat block register, are shadowed. This shadowing can be used in high-priority interrupts for fast context save and restore of the floating-point registers.

For more information, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#).

## 2.5 Trigonometric Math Unit (TMU)

The trigonometric math unit (TMU) extends the capabilities of a C28x+FPU by adding instructions and leveraging existing FPU instructions to speed up the execution of common trigonometric and arithmetic operations listed in [Table 2-1](#).

**Table 2-1. TMU Supported Instructions**

Instructions	C Equivalent Operation	Pipeline Cycles
MPY2PIF32 RaH,RbH	$a = b * 2\pi$	2/3
DIV2PIF32 RaH,RbH	$a = b / 2\pi$	2/3
DIVF32 RaH,RbH,RcH	$a = b/c$	5
SQRTF32 RaH,RbH	$a = \text{sqrt}(b)$	5
SINPUF32 RaH,RbH	$a = \sin(b*2\pi)$	4
COSPUF32 RaH,RbH	$a = \cos(b*2\pi)$	4
ATANPUF32 RaH,RbH	$a = \text{atan}(b)/2\pi$	4
QUADF32 RaH,RbH,RcH,RdH	Operation to assist in calculating ATANPU2	5

Exponent instruction IEXP2F32 and logarithmic instruction LOG2F32 have been added to support computation of floating-point power function for the nonlinear proportional integral derivative control (NLPID) component of the C2000 Digital Control Library. These two added instructions reduce the power function calculations from a typical of 300 cycles using library emulation to less than 10 cycles.

No changes have been made to existing instructions, pipeline, or memory bus architecture. All TMU instructions use the existing FPU register set (R0H to R7H) to carry out the operations.

For more information, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#).

## 2.6 VCRC Unit

Cyclic redundancy check (CRC) algorithms provide a straightforward method for verifying data integrity over large data blocks, communication packets, or code sections. The C28x+VCRC can perform 8-bit, 16-bit, 24-bit, and 32-bit CRCs. A CRC result register contains the current CRC, which is updated whenever a CRC instruction is executed.

The following are the CRC polynomials used by the CRC calculation logic of VCRC:

- CRC8 polynomial = 0x07
- CRC16 polynomial1 = 0x8005
- CRC16 polynomial2 = 0x1021
- CRC24 polynomial = 0x5D 6DCB
- CRC32 polynomial1 = 0x04C1 1DB7
- CRC32 polynomial2 = 0x1EDC 6F41

This module can calculate CRCs for a byte of data in a single cycle. The CRC calculation for CRC8, CRC16, CRC24 and CRC32 is done byte-wise (instead of computing on a complete 16-bit or 32-bit data read by the C28x core) to match the byte-wise computation requirement mandated by various standards.

The VCRC Unit also allows the user to provide the size (1b-32b) and value of any polynomial to fit custom CRC requirements. The CRC execution time increases to 3 cycles when using a custom polynomial.

For more information, see the [TMS320C28x Extended Instruction Sets Technical Reference Manual](#).



## Chapter 3 C28x System Control and Interrupts



This chapter explains system control and interrupts for the C28x cores found on this MCU. The system control module configures and manages the overall operation of the device, and provides information about the device status. Configurable features in system control include reset control, NMI operation, peripheral interrupts, power control, clock control, and low-power modes.

<b>3.1 C28x System Control Introduction</b> .....	<b>135</b>
<b>3.2 System Control Functional Description</b> .....	<b>135</b>
<b>3.3 Resets</b> .....	<b>136</b>
<b>3.4 Peripheral Interrupts</b> .....	<b>139</b>
<b>3.5 Exceptions and Non-Maskable Interrupts</b> .....	<b>153</b>
<b>3.6 Safety Features</b> .....	<b>154</b>
<b>3.7 Clocking</b> .....	<b>156</b>
<b>3.8 Clock Configuration Semaphore</b> .....	<b>170</b>
<b>3.9 32-Bit CPU Timers 0/1/2</b> .....	<b>170</b>
<b>3.10 Watchdog Timers</b> .....	<b>172</b>
<b>3.11 Low-Power Modes</b> .....	<b>175</b>
<b>3.12 Memory Controller Module</b> .....	<b>177</b>
<b>3.13 JTAG</b> .....	<b>188</b>
<b>3.14 Live Firmware Update (LFU)</b> .....	<b>188</b>
<b>3.15 System Control Register Configuration Restrictions</b> .....	<b>195</b>
<b>3.16 MCU Configuration (MCUCNFx)</b> .....	<b>196</b>
<b>3.17 Software</b> .....	<b>196</b>
<b>3.18 System Control Registers</b> .....	<b>200</b>

### 3.1 C28x System Control Introduction

On this device, the CPU1 subsystem acts as a controller, and by default (upon reset), the CPU1 subsystem owns all the configuration and control. Through software running on CPU1, peripherals and I/Os can be configured to be accessible by the CPU2 subsystem and the chosen configurations can be locked.

The PLL clock configuration is also owned by the CPU1 subsystem by default, but a clock control semaphore is provided by which CPU2 can grab access to the clock configuration registers.

Each CPU can be independently configured to accept interrupts from different peripherals. The interrupt path is divided into three stages – the peripheral, the PIE, and the CPU. All stages must be configured and enabled for an interrupt to propagate to the CPU.

Each CPU has their own NMI module to handle different exceptions during run time. If the NMI was on CPU1, any NMI exception that is not handled before the NMI Watchdog (NMIWD) timer expiration resets the entire device. If the NMI was on the CPU2 subsystem, then the CPU2 subsystem alone is reset, in which case the CPU1 subsystem is informed by another NMI that the CPU2 subsystem was reset because of NMIWD timer expiration.

Each CPU subsystem has their own watchdog timer module for software to use. Watchdog timer expiration on CPU2 resets the CPU2 subsystem alone when configured to generate a reset, but watchdog timer expiration on CPU1 resets the entire device.

Except for a CPU2 standalone internal reset, such as CPU2.NMIWD or CPU2.WD, each time the device is reset, the CPU2 subsystem is held under reset until the CPU1 subsystem brings the CPU2 subsystem out of reset. This is done by the boot ROM software running on the CPU1 core.

The register space of the device system control module can be found in [Section 3.18](#).

This chapter explains the system control module on both the CPU subsystems.

#### 3.1.1 SYSCTL Related Collateral

##### Foundational Materials

- [C2000 MCU JTAG Connectivity Debug Application Report](#)

##### Getting Started Materials

- [C28x Interrupt Nesting](#)
- [Debugging JTAG](#)
- [Enhancing Device Security by Using JTAGLOCK Feature Application Report](#)
- [Interrupt FAQ for C2000](#)
- [XDS Target Connection Guide](#)

##### Expert Materials

- [C2000 CPU Memory Built-In Self-Test Application Report](#)
- [Live Firmware Update Without Device Reset on C2000 MCUs Application Report](#)
- [Programming of External Nonvolatile Memory Using SDFlash for TMS320C28x Devices Application Report](#)
- [Software Phased-Locked Loop \(PLL\) Design Using C2000 Microcontrollers Application Report](#)

### 3.2 System Control Functional Description

The system control module provides the following capabilities:

- Device identification and configuration registers
- Reset control
- Exceptions and Interrupt control
- Safety and error handling features of the device
- Power control
- Clock control

- Low Power modes
- Security module
- Inter-Processor Communication (IPC)

### 3.2.1 Device Identification

Device identification registers provide information on device class, device family, revision, part number, pin count, and device qualification status.

All of the device information is part of the DEV\_CFG\_REGS space and is accessible only by the software running on the CPU1 subsystem.

The C28x device identification registers are: PARTIDL, PARTIDH, and REVID.

A 256-bit Unique ID (UID) is available in UID\_REGS. The 256 bits are separated into these registers:

- UID\_PSRAND0-4: 160 bits of pseudo-random data
- UID\_UNIQUE: 64-bit unique data; the value in this register is unique across all devices with the same PARTIDH
- UID\_CHECKSUM: 32-bit Fletcher checksum of UID\_PSRAND0-4 and UID\_UNIQUE and calculated as either little- or big-endian during factory testing

## 3.3 Resets

This section explains the types and effects of the different resets on this device.

### 3.3.1 Reset Sources

[Table 3-1](#) summarizes the various reset signals and the effect on the device.

**Table 3-1. Reset Signals**

Reset Source	CPU1 Core Reset (C28x, TMU, FPU, VCRC)	CPU1 Peripheral Reset	CPU2 Core Reset (C28x, TMU, FPU, VCRC)	CPU2 and Peripheral Reset	JTAG / Debug Logic Reset	IOs	XRSn Output
POR	Yes	Yes	Yes	Yes	Yes	Hi-Z	Yes
XRS Pin	Yes	Yes	Yes	Yes	-	Hi-Z	-
CPU1.SIMRESET.XRSn	Yes	Yes	Yes	Yes	-	Hi-Z	Yes
CPU1.WDRS	Yes	Yes	Yes	Yes	-	Hi-Z	Yes
CPU1.NMIWDRS	Yes	Yes	Yes	Yes	-	Hi-Z	Yes
CPU1.SYSRS (Debugger Reset)	Yes	Yes	Yes	Yes	-	Hi-Z	-
CPU1.SIMRESET.CPU1RSn	Yes	Yes	Yes	Yes	-	Hi-Z	-
CPU1.SCCRESET	Yes	Yes	Yes	Yes	-	Hi-Z	-
CPU1.HWBISTR	Yes	-	-	-	-	-	-
CPU2.SYSRS (Debugger Reset)	-	-	Yes	Yes	-	-	-
CPU2.WDRS	-	-	Yes	Yes	-	-	-
CPU2.NMIWDRS	-	-	Yes	Yes	-	-	-
CPU2.SCCRESET	-	-	Yes	Yes	-	-	-
CPU2.HWBISTR	-	-	Yes	-	-	-	-
ECAT_RESET_OUT	Yes	Yes	Yes	Yes	-	Hi-Z	Yes

---

**Note**

After a reset, the reset cause register (RESC) is updated with the reset cause. The bits in this register maintain the state across multiple resets. These can only be cleared by a power-on reset (POR) or by writing 1 to the corresponding bit in RESCCLR register (status can be cleared by also writing a 1 to the RESC register bits). Each CPU has a RESC register, referred to as CPU1.RESC and CPU2.RESC.

---

The resets can be divided into these groups:

- Chip-level resets ( $\overline{XRS}$ , POR, CPU1. $\overline{WDRS}$ , and CPU1. $\overline{NMIWDRS}$ , SIMRESET.XRSn, ECAT\_RESET\_OUT (if enabled)), which reset all or almost all of the device.
- System resets (CPU1.SYSRS and CPU1.SCCRESET, SIMRESET.CPU1RSn), which reset a large subset of the device but maintain some system-level configuration.
- CPU2 subsystem resets (CPU2.SYSRS, CPU2. $\overline{WDRS}$ , CPU2. $\overline{NMIWDRS}$ , and CPU2.SCCRESET), which reset only CPU2 and the peripherals.
- Special resets (CPU1.HWBISTRs, CPU2.HWBISTRs, and TRSTn), which enable specific device functions.

Whenever the CPU1 subsystem is reset, CPU2 also gets reset and held in reset until CPU1 brings CPU2 out of reset by writing to the CPU2RESCTL register. This is done by user application code on CPU1.

Many peripheral modules have individual resets accessible through the system control registers. For information about a module reset state, refer to the appropriate chapter for that module.

---

**Note**

After a POR, the boot ROMs clear all of the system and message RAMs on both CPUs.

---

### 3.3.2 External Reset ( $\overline{XRS}$ )

The external reset ( $\overline{XRS}$ ) is the main chip-level reset for the device and resets both C28x CPUs, all peripherals and I/O pin configurations, and most of the system control registers.  $\overline{XRS}$  also holds CPU2 in reset. There is a dedicated open-drain pin for  $\overline{XRS}$ . This pin can be used to drive reset pins for other ICs in the application, and can be driven by an external source. The  $\overline{XRS}$  is driven internally during watchdog, NMI, and power-on resets.

The XRSn bit in the RESC register is set whenever  $\overline{XRS}$  is driven low for any reason. This bit is then cleared by the boot ROM.

### 3.3.3 Simulate External Reset (SIMRESET. $\overline{XRS}$ )

The user can simulate an external reset ( $\overline{XRS}$ ) in software. This can be done by setting the XRSn bit to 1 in the SIMRESET register by CPU1 software. This toggles the  $\overline{XRS}$  pin; hence, resetting the full device (just like an external reset).

After this reset, the SIMRESET\_XRSn bit in the RESC register is set. Software can read this bit to know the cause of the reset and clear the status by writing a 1 into the corresponding bit in the RESCCLR register.

### 3.3.4 Power-On Reset (POR)

The power-on reset (POR) circuit creates a clean reset throughout the device during power-up, suppressing glitches on the GPIOs. The  $\overline{XRS}$  pin is held low for the duration of the POR. In most applications,  $\overline{XRS}$  is held low long enough to reset other system ICs, but some applications can require a longer pulse. In these cases,  $\overline{XRS}$  can be driven low externally to provide the correct reset duration. A POR resets everything that  $\overline{XRS}$  does, along with a few other registers – the reset cause register (RESC), the NMI shadow flag register (NMISHDFLG).

After a POR, the POR and XRSn bits in RESC are set. These bits are then cleared by the boot ROM.

### 3.3.5 Debugger Reset ( $\overline{\text{SYSRS}}$ )

During development, it is sometimes necessary to reset the CPU and the peripherals without disconnecting the debugger or disrupting the system-level configuration. To facilitate this, each CPU has a subsystem reset, which can be triggered by a debugger using Code Composer Studio IDE. CPU2 subsystem reset (CPU2. $\overline{\text{SYSRS}}$ ) resets only CPU2, the peripherals, and the clock gating and LPM configuration. The CPU2 subsystem does not hold the CPU2 in reset. CPU1 subsystem reset (CPU1. $\overline{\text{SYSRS}}$ ) resets CPU1, the peripherals, many system control registers (including the clock gating and LPM configuration and the peripheral CPU ownership), and all I/O pin configurations. The CPU1 subsystem also produces a CPU2. $\overline{\text{SYSRS}}$  (CCS Gel file can have code to release CPU2 out of reset on CPU1 debug reset).

Neither  $\overline{\text{SYSRS}}$  resets the ICEPick debug module, the device capability registers, the clock source and PLL configurations, the missing clock detection state, the PIE vector fetch error handler address, the NMI flags, the analog trims, or anything reset only by a POR (see [Section 3.3.4](#)).

### 3.3.6 Simulate CPU1 Reset ( $\text{SIMRESET}$ )

The user can simulate a CPU1 reset (CPU1. $\overline{\text{SYSRS}}$ ) in software. This can be done by setting the CPU1RSn bit to 1 in the SIMRESET register by CPU1 software. This toggles the CPU1. $\overline{\text{SYSRS}}$  signals; hence, resetting CPU1 as well as CPU2 (just like the debugger reset).

After this reset, the SIMRESET\_CPU1RSn bit in the RESC register is set. Software can read this bit to know the cause of the reset and clear the status by writing a 1 into the corresponding bit in the RESCCLR register.

### 3.3.7 Watchdog Reset ( $\overline{\text{WDRS}}$ )

Each CPU has a watchdog timer that can optionally trigger a reset that lasts for 512 INTOSC1 cycles. CPU1 watchdog reset (CPU1. $\overline{\text{WDRS}}$ ) produces an  $\overline{\text{XRS}}$ . CPU2 watchdog reset (CPU2. $\overline{\text{WDRS}}$ ) produces a CPU2. $\overline{\text{SYSRS}}$  and triggers an NMI on CPU1.

After a watchdog reset, the WDRSn bit in the RESC register is set. Software can read this bit to know the cause of reset and clear the status by writing a 1 into the corresponding bit in the RESCCLR register.

### 3.3.8 NMI Watchdog Reset ( $\overline{\text{NMIWDRS}}$ )

Each CPU has a nonmaskable interrupt (NMI) module that detects hardware errors in the system. Each NMI module has a watchdog timer that triggers a reset if the CPU does not respond to an error within a user-specified amount of time. CPU1 NMI watchdog reset (CPU1. $\overline{\text{NMIWDRS}}$ ) produces an  $\overline{\text{XRS}}$ . The CPU2 NMI watchdog reset (CPU2. $\overline{\text{NMIWDRS}}$ ) produces a CPU2. $\overline{\text{SYSRS}}$  and triggers an NMI on CPU1.

After an NMI watchdog reset, the NMIWDRSn bit in the RESC register is set.

### 3.3.9 Secure Code Copy Reset ( $\overline{\text{SCCRESET}}$ )

The Dual-zone Code Security Module (DCSM) on this device locks read access to secure memories of each CPU subsystem. To facilitate CRC checks and copying of CLA code, TI provides ROM functions to securely access those memory areas. To prevent security breaches, interrupts must be disabled before calling these functions. If a vector fetch occurs in a secure copy or CRC function, the DCSM triggers a reset. CPU1 security reset (CPU1. $\overline{\text{SCCRESET}}$ ) is similar to a CPU1. $\overline{\text{SYSRS}}$ , and CPU2 security reset (CPU2. $\overline{\text{SCCRESET}}$ ) is similar to a CPU2. $\overline{\text{SYSRS}}$ . However, the security reset also resets the debug logic to deny access to a potential attacker.

After a security reset, the SCCRESETn bit in the RESC register is set. Software can read this bit to know the cause of reset and clear the status by writing a 1 into the corresponding bit in the RESCCLR register.



### 3.3.10 EtherCAT SubDevice Controller (ESC) Module Reset Output

The EtherCAT Subordinate Device Controller (ESC) module can be configured to drive the  $\overline{XRS}$  pin low whenever the ESC module receives a reset by setting the `DEVICE_RESET_EN` bit to 1 in the `ECAT_RESET_DEST_CONFIG` register of the ESC module (EtherCAT subsystem). By default, this is not enabled. Since this toggles the  $\overline{XRS}$  pin, all effects of an external  $\overline{XRS}$  reset take effect.

After an `ECAT_RESET_OUT` reset, the `ECAT_RESET_OUT` bit in the `RESC` register is set. Software can read this bit to know the cause of reset and clear the status by writing a 1 into the corresponding bit in the `RESCCLR` register.

## 3.4 Peripheral Interrupts

This section explains the peripheral interrupt handling on the device. Non-maskable interrupts are covered in [Section 3.5](#). Software interrupts and emulation interrupts are not covered in this document. For information on those, see the [TMS320C28x CPU and Instruction Set Reference Guide](#).

### 3.4.1 Interrupt Concepts

An interrupt is a signal that causes the CPU to pause current execution and branch to a different piece of code known as an interrupt service routine (ISR). This is a useful mechanism for handling peripheral events, and involves less CPU overhead or program complexity than register polling. However, because interrupts are asynchronous to the program flow, care must be taken to avoid conflicts over resources that are accessed both in interrupts and in the main program code.

Interrupts propagate to the CPU through a series of flag and enable registers. The flag registers store the interrupt until the interrupt is processed. The enable registers block the propagation of the interrupt. When an interrupt signal reaches the CPU, the CPU fetches the appropriate ISR address from a list called the vector table.

### 3.4.2 Interrupt Architecture

The C28x CPU has fourteen peripheral interrupt lines. Two of the interrupt lines (`INT13` and `INT14`) are connected directly to CPU timers 1 and 2, respectively. The remaining twelve interrupt lines are connected to peripheral interrupt signals through the enhanced Peripheral Interrupt Expansion module (ePIE, or PIE as a shortened version). The PIE multiplexes up to sixteen peripheral interrupts into each CPU interrupt line and also expands the vector table to allow each interrupt to have an ISR. This allows the CPU to support a large number of peripherals.

An interrupt path is divided into three stages: the peripheral, the PIE, and the CPU. Each stage has enable and flag registers. This system allows the CPU to handle one interrupt while others are pending, implement and prioritize nested interrupts in software, and disable interrupts during certain critical tasks.

[Figure 3-1](#) shows the interrupt architecture for this device.




Figure 3-1. Device Interrupt Architecture

### 3.4.2.1 Peripheral Stage

Each peripheral has a unique interrupt configuration, which is described in that peripheral's chapter. Some peripherals allow multiple events to trigger the same interrupt signal. For example, a communications peripheral can use the same interrupt to indicate that data has been received or that there has been a transmission error. The cause of the interrupt can be determined by reading the peripheral's status register. Often, the bits in the status register must be cleared manually before another interrupt is generated.

### 3.4.2.2 PIE Stage

The PIE provides individual flag and enable register bits for each of the peripheral interrupt signals, which are sometimes called PIE channels. These channels are grouped according to their associated CPU interrupt. Each PIE group has one 16-bit enable register (PIEIERx), one 16-bit flag register (PIEIFRx), and one bit in the PIE acknowledge register (PIEACK). The PIEACK register bit acts as a common interrupt mask for the entire PIE group.

When the CPU receives an interrupt, the CPU fetches the address of the ISR from the PIE. The PIE returns the vector for the lowest-numbered channel in the group that is both flagged and enabled. This gives lower-numbered interrupts a higher priority when multiple interrupts are pending.

If no interrupt is both flagged and enabled, the PIE returns the vector for channel 1. This condition does not happen unless software changes the state of the PIE while an interrupt is propagating. Section 3.4.4 contains procedures for safely modifying the PIE configuration once interrupts have been enabled.

### 3.4.2.3 CPU Stage

Like the PIE, the CPU provides flag and enable register bits for each of the interrupts. There is one enable register (IER) and one flag register (IFR), both of which are internal CPU registers. There is also a global interrupt mask, which is controlled by the INTM bit in the ST1 register. This mask can be set and cleared using the CPU's SETC instruction. In C code, C2000Ware's DINT and EINT macros can be used for this purpose.

Writes to IER and INTM are atomic operations. In particular, if INTM is cleared, the next instruction in the pipeline runs with interrupts disabled. No software delays are needed.

### 3.4.2.4 Dual-CPU Interrupt Handling

Each CPU has its own PIE. Both PIEs must be configured independently.

Some interrupts come from shared peripherals that can be owned by either CPU, such as the ADCs and SPIs. These interrupts are sent to both PIEs regardless of the ownership of the peripheral. Thus, a peripheral owned by one CPU can cause an interrupt on the other CPU, if that interrupt is enabled in the other CPU's PIE.

### 3.4.3 Interrupt Entry Sequence

Figure 3-2 shows how peripheral interrupts propagate to the CPU.




Figure 3-2. Interrupt Propagation Path

When a peripheral generates an interrupt (on PIE group x, channel y), the interrupt triggers the following sequence of events:

1. The interrupt is latched in PIEIFRx.y.
2. If PIEIERx.y is set, the interrupt propagates.
3. If PIEACK.x is clear, the interrupt propagates and PIEACK.x is set.
4. The interrupt is latched in IFR.x.
5. If IER.x is set, the interrupt propagates.
6. If INTM is clear, the CPU receives the interrupt.
7. Any instructions in the D2 or later stage of the pipeline are run to completion. Instructions in earlier stages are flushed.
8. The CPU saves the context on the stack.
9. IFR.x and IER.x are cleared. INTM is set. EALLOW is cleared.
10. The CPU fetches the ISR vector from the PIE. PIEIFRx.y is cleared.
11. The CPU branches to the ISR.

The interrupt latency is the time between PIEIFRx.y latching the interrupt and the first ISR instruction entering the execution stage of the CPU pipeline. The minimum interrupt latency is 14 SYSCLK cycles. Wait states on the ISR or stack memories add to the latency. External interrupts add a minimum of 2 SYSCLK cycles for GPIO synchronization plus extra time for input qualification (if used). Loops created using the C28x RPT instruction cannot be interrupted.

### 3.4.4 Configuring and Using Interrupts

At power-up, no interrupts are enabled by default. The PIEIER and IER registers are cleared and INTM is set. The application code is responsible for configuring and enabling all peripheral interrupts.

#### 3.4.4.1 Enabling Interrupts

To enable a peripheral interrupt, perform the following steps:

1. Disable interrupts globally (DINT or SETC INTM).
2. Enable the PIE by setting the ENPIE bit of the PIECTRL register.
3. Write the ISR vector for each interrupt to the appropriate location in the PIE vector table, found in [Section 3.4.7](#).
4. Set the appropriate PIEIERx bit for each interrupt. The PIE group and channel assignments are found in [Section 3.4.7](#).
5. Set the CPU IER bit for any PIE group containing enabled interrupts.
6. Enable the interrupt in the peripheral.
7. Enable interrupts globally (EINT or CLRC INTM).

Step 4 does not apply to the Timer1 and Timer2 interrupts, which connect directly to the CPU.

#### 3.4.4.2 Handling Interrupts

ISRs are similar to normal functions, but must do the following:

1. Save and restore the state of certain CPU registers (if used).
2. Clear the PIEACK bit for the interrupt group.
3. Return using the IRET instruction.

Requirements 1 and 3 are handled automatically by the TMS320C28x C compiler if the function is defined using the `__interrupt` keyword. For information on this keyword, see the Keywords section of the [TMS320C28x Optimizing C/C++ Compiler v6.2.4 User's Guide](#). For information on writing assembly code to handle interrupts, see the Standard Operation for Maskable Interrupts section of the [TMS320C28x CPU and Instruction Set Reference Guide](#).

The PIEACK bit for the interrupt group must be cleared manually in user code. This is normally done at the end of the ISR. If the PIEACK bit is not cleared, the CPU does not receive any further interrupts from that group. This does not apply to the Timer1 and Timer2 interrupts, which do not go through the PIE.

#### 3.4.4.3 Disabling Interrupts

To disable all interrupts, set the CPUs global interrupt mask using DINT or SETC INTM. It is not necessary to add NOPs after setting INTM or modifying IER – the next instruction executes with interrupts disabled.

Individual interrupts can be disabled using the PIEIERx registers, but care must be taken to avoid race conditions. If an interrupt signal is already propagating when the PIEIER write completes, the interrupt can reach the CPU and trigger a spurious interrupt condition. To avoid this, use the following procedure:

1. Disable interrupts globally (DINT or SETC INTM).
2. Clear the PIEIER bit for the interrupt.
3. Wait 5 cycles to make sure that any propagating interrupt has reached the CPU IFR register.
4. Clear the CPU IFR bit for the interrupt's PIE group.
5. Clear the PIEACK bit for the interrupt's PIE group.
6. Enable interrupts globally (EINT or CLRC INTM).

Interrupt groups can be disabled using the CPU IER register. This cannot cause a race condition, so no special procedure is needed.

PIEIFR bits must never be cleared in software since the read/modify/write operation can cause incoming interrupts to be lost. The only safe way to clear a PIEIFR bit is to have the CPU take the interrupt. The following procedure can be used to bypass the normal ISR:

1. Disable interrupts globally (DINT or SETC INTM).
2. Modify the PIE vector table to map the PIEIFR bit's interrupt vector to an empty ISR. This ISR only contains a return from interrupt instruction (IRET).
3. Disable the interrupt in the peripheral registers.
4. Enable interrupts globally (EINT or CLRC INTM).
5. Wait for the pending interrupt to be serviced by the empty ISR.
6. Disable interrupts globally.
7. Modify the PIE vector table to map the interrupt vector back to the original ISR.
8. Clear the PIEACK bit for the interrupt's PIE group.
9. Enable interrupts globally.

#### 3.4.4.4 Nesting Interrupts

By default, interrupts do not nest. It is possible to nest and prioritize interrupts using software control of the IER and PIEIERx registers. Example code can be found in the C2000Ware and the documentation is available at [software-dl.ti.com/C2000/docs/c28x\\_interrupt\\_nesting/html/index.html](https://software-dl.ti.com/C2000/docs/c28x_interrupt_nesting/html/index.html).



### 3.4.5 PIE Channel Mapping

Table 3-2 shows the PIE group and channel assignments for each peripheral interrupt. Each row is a group, and each column is a channel within that group. When multiple interrupts are pending, the lowest-numbered channel in the lowest-numbered group is serviced first. Thus, the interrupts at the top of the table have the highest priority, and the interrupts at the bottom have the lowest priority.

**Note**

Cells marked "-" are Reserved. CPUx is CPU1 for CPU1 PIE and CPU2 for CPU2 PIE.

**Table 3-2. PIE Channel Mapping**

	INTx.1	INTx.2	INTx.3	INTx.4	INTx.5	INTx.6	INTx.7	INTx.8	INTx.9	INTx.10	INTx.11	INTx.12	INTx.13	INTx.14	INTx.15	INTx.16
INT1.y	ADCA1	ADCB1	ADCC1	XINT1	XINT2	-	TIMER0	WAKE	I2CA	SYS_ER R	ECAT_SYNC 0	ECAT_INTh	CIPC0	CIPC1	CIPC2	CIPC3
INT2.y	EPWM1 _TZ	EPWM2 _TZ	EPWM3 _TZ	EPWM4_ TZ	EPWM5_ TZ	EPWM6 T_TZ	EPWM7 _TZ	EPWM8 _TZ	EPWM9 _TZ	EPWM10 _TZ	EPWM11_TZ	EPWM12_T Z	EPWM13 _TZ	EPWM14 _TZ	EPWM15 _TZ	EPWM16_ TZ
INT3.y	EPWM1	EPWM2	EPWM3	EPWM4	EPWM5	EPWM6	EPWM7	EPWM8	EPWM9	EPWM10	EPWM11	EPWM12	EPWM13	EPWM14	EPWM15	EPWM16
INT4.y	ECAP1	ECAP2	ECAP3	ECAP4	ECAP5	ECAP6	ECAP7	-	FSITXA_ INT1	FSITXA_I NT2	FSITXB_INT 1	FSITXB_INT 2	FSIRXA_ INT1	FSIRXA_I NT2	FSIRXB_ INT1	FSIRXB_I NT2
INT5.y	EQEP1	EQEP2	EQEP3	EQEP4	CLB1	CLB2	CLB3	CLB4	SDFM1	SDFM2	ECAT_RST	ECAT_SYNC 1	SDFM1D R1	SDFM1D R2	SDFM1D R3	SDFM1D R4
INT6.y	SPIA_R X	SPIA_TX	SPIB_R X	SPIB_TX	LINA_0	LINA_1	LINB_0	LINB_1	SPIC_R X	SPIC_TX	SPID_RX	SPID_TX	SDFM2D R1	SDFM2D R2	SDFM2D R3	SDFM2D R4
INT7.y	DMA_C H1	DMA_C H2	DMA_C H3	DMA_CH 4	DMA_CH 5	DMA_C H6	EQEP_5	EQEP_ 6	FSITXA_ INT1	FSITXA_I NT2	FSIRXA_INT 1	FSIRXA_INT 2	SDFM3D R1	SDFM3D R2	SDFM3D R3	SDFM3D R4
INT8.y	I2CA	I2CA_FI FO	I2CB	I2CB_FIF O	UARTA_I NT	UARTB_ INT	EPWM1 7_TZ	EPWM1 8_TZ	-	-	SDFM3	SDFM4	CLB5	CLB6	-	-
INT9.y	SCIA_R X	SCIA_T X	SCIB_R X	SCIB_TX	DCANA_ 1	DCANA_ 2	EPWM1 7	EPWM1 8	MCANS S_A0	MCANSS _A1	MCANSS_A_ ECC_CORR_ _PLS	MCANSS_A_ WAKE_AN D_TS_PLS	PMBUSA	AES_INT	USBA	-
INT10.y	ADCA_E VT	ADCA2	ADCA3	ADCA4	ADCB_E VT	ADCB2	ADCB3	ADCB4	ADCC_E VT	ADCC2	ADCC3	ADCC4	-	-	-	ADCCHE CKINT
INT11.y	CPU1_C LA1_1	CPU1_C LA1_2	CPU1_ CLA1_3	CPU1_CL A1_4	CPU1_C LA1_5	CPU1_ CLA1_6	CPU1_C LA1_7	CPU1_ CLA1_8	MCANS S_B0	MCANSS _B1	MCANSS_B_ ECC_CORR_ _PLS	MCANSS_B_ WAKE_AN D_TS_PLS	SDFM4D R1	SDFM4D R2	SDFM4D R3	SDFM4D R4
INT12.y	XINT3	XINT4	XINT5	CPU1_M POST_IN T	FLSS_IN T	-	FPU_OF LOW	FPU_U FLOW	-	ECAP6_I NT2	ECAP7_INT2	-	CPU1_C RC_INT	CPU1_CL A1CRC_I NT	CPU1_C LA_OVE RFLOW	CPU1_CL A_UNDER FLOW

### 3.4.5.1 PIE Interrupt Priority

#### 3.4.5.1.1 Channel Priority

For every PIE group, the low-number channels in the group have the highest priority. For instance in PIE group 1, channel 1.1 has priority over channel 1.3. If those two enabled interrupts occurred simultaneously, channel 1.1 is serviced first with channel 1.3 left pending. Once the ISR for channel 1.1 completes and provided there are no other enabled and pending interrupts for PIE group 1, channel 1.3 is serviced. However, for the CPU to service any more interrupts from a PIE group, PIEACK for the group must be cleared. For this specific example, for channel 1.3 to be serviced, channel 1.1's ISR has to clear PIEACK for group 1.

The following example describes an alternative scenario: channel 1.1 is currently being serviced by the CPU, channel 1.3 is pending and before channel 1.1's ISR completes, channel 1.2 that is enabled also comes in. Since channel 1.2 has a higher priority than channel 1.3, the CPU services channel 1.2 and channel 1.3 remains pending. Using the steps from the Interrupt Entry Sequence ([Section 3.4.3](#)), channel 1.2 interrupt can happen as late as step 10 (The CPU fetches the ISR vector from the PIE. PIEIFRx.y is cleared) and the channel 1.2 interrupt is serviced ahead of channel 1.3.

#### 3.4.5.1.2 Group Priority

Generally, the lowest channel in the lowest PIE group has the highest priority. An example of this is channels 1.1 and 2.1. Those two channels have the highest priority in their respective groups. If the interrupts for those two enabled channels happened simultaneously and provided there are no other enabled and pending interrupts, channel 1.1 is serviced first by the CPU with channel 2.1 left pending.

However, there are cases where channel priority supersedes group priority. This special case happens depending on which step the CPU is currently at in the Interrupt Entry Sequence ([Section 3.4.3](#)).

The following illustrates an example of this special case.

The CPU is about to service channel 2.3 and is currently going through the steps in the Interrupt Entry Sequence ([Section 3.4.3](#)).

1. As the CPU reaches step 10 (The CPU fetches the ISR vector from the PIE. PIEIFRx.y is cleared), two enabled interrupts: channel 1.1 and channel 2.1 come in.
2. Due to channel priority, channel 2.1 is serviced ahead of channel 2.3. However, group priority dictates that channel 1.1 be serviced ahead of channels 2.1 and 2.3.
3. Channel priority supersedes here and channel 2.1 is serviced ahead of channels 1.1 and 2.3.
4. After channel 2.1 completes, channel 1.1 is serviced followed by channel 2.3.

Group priority is only maintained if no interrupts are currently being serviced, that is, the Interrupt Entry Sequence ([Section 3.4.3](#)) is not executing.

### 3.4.6 System Error Interrupts

SYS\_ERR consolidates several sources of interrupts. These sources set the respective bit in the SYS\_ERR\_INT\_FLG. Any set bit in the SYS\_ERR\_INT\_FLG registers also sets the GINT (Global Interrupt) bit. The GINT bit has to be cleared before anymore SYS\_ERR interrupt is generated. If the GINT bit is cleared with the source flags still set, another SYS\_ERR interrupt is fired; therefore, clear the source flags before clearing the GINT bit.

Figure 3-3 shows the sources for SYS\_ERR interrupts.




Figure 3-3. System Error Interrupt Sources

### 3.4.7 Vector Tables

Table 3-3 shows the CPU interrupt vector table. The vectors for INT1–INT12 are not used in this device. The reset vector is fetched from the boot ROM instead of from this table.

**Table 3-3. CPU Interrupt Vectors**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group Priority
Reset	0	0x0000 0D00	2	Reset is always fetched from location 0x003F_FFC0 in Boot ROM	1 (Highest)	-
INT1	1	0x0000 0D02	2	Not used. See PIE Group 1	5	-
INT2	2	0x0000 0D04	2	Not used. See PIE Group 2	6	-
INT3	3	0x0000 0D06	2	Not used. See PIE Group 3	7	-
INT4	4	0x0000 0D08	2	Not used. See PIE Group 4	8	-
INT5	5	0x0000 0D0A	2	Not used. See PIE Group 5	9	-
INT6	6	0x0000 0D0C	2	Not used. See PIE Group 6	10	-
INT7	7	0x0000 0D0E	2	Not used. See PIE Group 7	11	-
INT8	8	0x0000 0D10	2	Not used. See PIE Group 8	12	-
INT9	9	0x0000 0D12	2	Not used. See PIE Group 9	13	-
INT10	10	0x0000 0D14	2	Not used. See PIE Group 10	14	-
INT11	11	0x0000 0D16	2	Not used. See PIE Group 11	15	-
INT12	12	0x0000 0D18	2	Not used. See PIE Group 12	16	-
INT13	13	0x0000 0D1A	2	CPU TIMER1 Interrupt	17	-
INT14	14	0x0000 0D1C	2	CPU TIMER2 Interrupt (for TI/RTOS use)	18	-
DATALOG	15	0x0000 0D1E	2	CPU Data Logging Interrupt	19 (Lowest)	-
RTOSINT	16	0x0000 0D20	2	CPU Real-Time OS Interrupt	4	-
RSVD	17	0x0000 0D22	2	Reserved	2	-
NMI	18	0x0000 0D24	2	Non-Maskable Interrupt	3	-
ILLEGAL	19	0x0000 0D26	2	Illegal Instruction (ITRAP)	-	-
USER 1	20	0x0000 0D28	2	User-Defined Trap	-	-
USER 2	21	0x0000 0D2A	2	User-Defined Trap	-	-
USER 3	22	0x0000 0D2C	2	User-Defined Trap	-	-
USER 4	23	0x0000 0D2E	2	User-Defined Trap	-	-
USER 5	24	0x0000 0D30	2	User-Defined Trap	-	-
USER 6	25	0x0000 0D32	2	User-Defined Trap	-	-
USER 7	26	0x0000 0D34	2	User-Defined Trap	-	-
USER 8	27	0x0000 0D36	2	User-Defined Trap	-	-
USER 9	28	0x0000 0D38	2	User-Defined Trap	-	-
USER 10	29	0x0000 0D3A	2	User-Defined Trap	-	-
USER 11	30	0x0000 0D3C	2	User-Defined Trap	-	-
USER 12	31	0x0000 0D3E	2	User-Defined Trap	-	-

Table 3-4 shows the PIE interrupt vector table.

**Table 3-4. PIE Interrupt Vectors**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group Priority
INT1.1	32	0x0000 0D40	2	ADCA1 interrupt	5	1 (Highest)
INT1.2	33	0x0000 0D42	2	ADCB1 interrupt	5	2
INT1.3	34	0x0000 0D44	2	ADCC1 interrupt	5	3
INT1.4	35	0x0000 0D46	2	XINT1 interrupt	5	4
INT1.5	36	0x0000 0D48	2	XINT2 interrupt	5	5
INT1.6	37	0x0000 0D4A	2	Reserved	5	6
INT1.7	38	0x0000 0D4C	2	TIMER0 interrupt	5	7
INT1.8	39	0x0000 0D4E	2	WAKE/WDINT interrupt	5	8
INT1.9	128	0x0000 0E00	2	I2CA interrupt	5	9
INT1.10	129	0x0000 0E02	2	SYS_ERR interrupt	5	10
INT1.11	130	0x0000 0E04	2	ECAT SYNC0 interrupt	5	11
INT1.12	131	0x0000 0E06	2	ECAT INTn interrupt	5	12
INT1.13	132	0x0000 0E08	2	CIPC0 interrupt	5	13
INT1.14	133	0x0000 0E0A	2	CIPC1 interrupt	5	14
INT1.15	134	0x0000 0E0C	2	CIPC2 interrupt	5	15
INT1.16	135	0x0000 0E0E	2	CIPC3 interrupt	5	16 (Lowest)
INT2.1	40	0x0000 0D50	2	EPWM1_TZ interrupt	6	1 (Highest)
INT2.2	41	0x0000 0D52	2	EPWM2_TZ interrupt	6	2
INT2.3	42	0x0000 0D54	2	EPWM3_TZ interrupt	6	3
INT2.4	43	0x0000 0D56	2	EPWM4_TZ interrupt	6	4
INT2.5	44	0x0000 0D58	2	EPWM5_TZ interrupt	6	5
INT2.6	45	0x0000 0D5A	2	EPWM6_TZ interrupt	6	6
INT2.7	46	0x0000 0D5C	2	EPWM7_TZ interrupt	6	7
INT2.8	47	0x0000 0D5E	2	EPWM8_TZ interrupt	6	8
INT2.9	136	0x0000 0E10	2	EPWM9_TZ interrupt	6	9
INT2.10	137	0x0000 0E12	2	EPWM10_TZ interrupt	6	10
INT2.11	138	0x0000 0E14	2	EPWM11_TZ interrupt	6	11
INT2.12	139	0x0000 0E16	2	EPWM12_TZ interrupt	6	12
INT2.13	140	0x0000 0E18	2	EPWM13_TZ interrupt	6	13
INT2.14	141	0x0000 0E1A	2	EPWM14_TZ interrupt	6	14
INT2.15	142	0x0000 0E1C	2	EPWM15_TZ interrupt	6	15
INT2.16	143	0x0000 0E1E	2	EPWM16_TZ interrupt	6	16 (Lowest)
INT3.1	48	0x0000 0D60	2	EPWM1 interrupt	7	1 (Highest)
INT3.2	49	0x0000 0D62	2	EPWM2 interrupt	7	2
INT3.3	50	0x0000 0D64	2	EPWM3 interrupt	7	3
INT3.4	51	0x0000 0D66	2	EPWM4 interrupt	7	4
INT3.5	52	0x0000 0D68	2	EPWM5 interrupt	7	5
INT3.6	53	0x0000 0D6A	2	EPWM6 interrupt	7	6
INT3.7	54	0x0000 0D6C	2	EPWM7 interrupt	7	7
INT3.8	55	0x0000 0D6E	2	EPWM8 interrupt	7	8
INT3.9	144	0x0000 0E20	2	EPWM9 interrupt	7	9
INT3.10	145	0x0000 0E22	2	EPWM10 interrupt	7	10
INT3.11	146	0x0000 0E24	2	EPWM11 interrupt	7	11
INT3.12	147	0x0000 0E26	2	EPWM12 interrupt	7	12
INT3.13	148	0x0000 0E28	2	EPWM13 interrupt	7	13
INT3.14	149	0x0000 0E2A	2	EPWM14 interrupt	7	14

**Table 3-4. PIE Interrupt Vectors (continued)**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group Priority
INT3.15	150	0x0000 0E2C	2	EPWM15 interrupt	7	15
INT3.16	151	0x0000 0E2E	2	EPWM16 interrupt	7	16 (Lowest)
INT4.1	56	0x0000 0D70	2	ECAP1 interrupt	8	1 (Highest)
INT4.2	57	0x0000 0D72	2	ECAP2 interrupt	8	2
INT4.3	58	0x0000 0D74	2	ECAP3 interrupt	8	3
INT4.4	59	0x0000 0D76	2	ECAP4 interrupt	8	4
INT4.5	60	0x0000 0D78	2	ECAP5 interrupt	8	5
INT4.6	61	0x0000 0D7A	2	ECAP6 interrupt	8	6
INT4.7	62	0x0000 0D7C	2	ECAP7 interrupt	8	7
INT4.8	63	0x0000 0D7E	2	Reserved	8	8
INT4.9	152	0x0000 0E30	2	FSITXA_INT1 interrupt	8	9
INT4.10	153	0x0000 0E32	2	FSITXA_INT2 interrupt	8	10
INT4.11	154	0x0000 0E34	2	FSITXB_INT1 interrupt	8	11
INT4.12	155	0x0000 0E36	2	FSITXB_INT2 interrupt	8	12
INT4.13	156	0x0000 0E38	2	FSIRXA_INT1 interrupt	8	13
INT4.14	157	0x0000 0E3A	2	FSIRXA_INT2 interrupt	8	14
INT4.15	158	0x0000 0E3C	2	FSIRXB_INT1 interrupt	8	15
INT4.16	159	0x0000 0E3E	2	FSIRXB_INT2 interrupt	8	16 (Lowest)
INT5.1	64	0x0000 0D80	2	EQEP1 interrupt	9	1 (Highest)
INT5.2	65	0x0000 0D82	2	EQEP2 interrupt	9	2
INT5.3	66	0x0000 0D84	2	EQEP3 interrupt	9	3
INT5.4	67	0x0000 0D86	2	EQEP4 interrupt	9	4
INT5.5	68	0x0000 0D88	2	CLB1 interrupt	9	5
INT5.6	69	0x0000 0D8A	2	CLB2 interrupt	9	6
INT5.7	70	0x0000 0D8C	2	CLB3 interrupt	9	7
INT5.8	71	0x0000 0D8E	2	CLB4 interrupt	9	8
INT5.9	160	0x0000 0E40	2	SDFM1 interrupt	9	9
INT5.10	161	0x0000 0E42	2	SDFM2 interrupt	9	10
INT5.11	162	0x0000 0E44	2	ECATRSTINTn interrupt	9	11
INT5.12	163	0x0000 0E46	2	ECAT SYNC1 interrupt	9	12
INT5.13	164	0x0000 0E48	2	SDFM1 DR1 interrupt	9	13
INT5.14	165	0x0000 0E4A	2	SDFM1 DR2 interrupt	9	14
INT5.15	166	0x0000 0E4C	2	SDFM1 DR3 interrupt	9	15
INT5.16	167	0x0000 0E4E	2	SDFM1 DR4 interrupt	9	16 (Lowest)
INT6.1	72	0x0000 0D90	2	SPIA_RX interrupt	10	1 (Highest)
INT6.2	73	0x0000 0D92	2	SPIA_TX interrupt	10	2
INT6.3	74	0x0000 0D94	2	SPIB_RX interrupt	10	3
INT6.4	75	0x0000 0D96	2	SPIB_TX interrupt	10	4
INT6.5	76	0x0000 0D98	2	LINA_0 interrupt	10	5
INT6.6	77	0x0000 0D9A	2	LINA_1 interrupt	10	6
INT6.7	78	0x0000 0D9C	2	LINB_0 interrupt	10	7
INT6.8	79	0x0000 0D9E	2	LINB_1 interrupt	10	8
INT6.9	168	0x0000 0E50	2	SPIC_RX interrupt	10	9
INT6.10	169	0x0000 0E52	2	SPIC_TX interrupt	10	10
INT6.11	170	0x0000 0E54	2	SPID_RX interrupt	10	11
INT6.12	171	0x0000 0E56	2	SPID_TX interrupt	10	12
INT6.13	172	0x0000 0E58	2	SDFM2 DR1 interrupt	10	13
INT6.14	173	0x0000 0E5A	2	SDFM2 DR2 interrupt	10	14



**Table 3-4. PIE Interrupt Vectors (continued)**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group Priority
INT6.15	174	0x0000 0E5C	2	SDFM2 DR3 interrupt	10	15
INT6.16	175	0x0000 0E5E	2	SDFM2 DR4 interrupt	10	16 (Lowest)
INT7.1	80	0x0000 0DA0	2	DMA_CH1 interrupt	11	1 (Highest)
INT7.2	81	0x0000 0DA2	2	DMA_CH2 interrupt	11	2
INT7.3	82	0x0000 0DA4	2	DMA_CH3 interrupt	11	3
INT7.4	83	0x0000 0DA6	2	DMA_CH4 interrupt	11	4
INT7.5	84	0x0000 0DA8	2	DMA_CH5 interrupt	11	5
INT7.6	85	0x0000 0DAA	2	DMA_CH6 interrupt	11	6
INT7.7	86	0x0000 0DAC	2	EQEP5 interrupt	11	7
INT7.8	87	0x0000 0DAE	2	EQEP6 interrupt	11	8
INT7.9	176	0x0000 0E60	2	FSIRXC_INT1 interrupt	11	9
INT7.10	177	0x0000 0E62	2	FSIRXC_INT2 interrupt	11	10
INT7.11	178	0x0000 0E64	2	FSIRXD_INT1 interrupt	11	11
INT7.12	179	0x0000 0E66	2	FSIRXD_INT2 interrupt	11	12
INT7.13	180	0x0000 0E68	2	SDFM3 DR1 interrupt	11	13
INT7.14	181	0x0000 0E6A	2	SDFM3 DR2 interrupt	11	14
INT7.15	182	0x0000 0E6C	2	SDFM3 DR3 interrupt	11	15
INT7.16	183	0x0000 0E6E	2	SDFM3 DR4 interrupt	11	16 (Lowest)
INT8.1	88	0x0000 0DB0	2	I2CA interrupt	12	1 (Highest)
INT8.2	89	0x0000 0DB2	2	I2CA_FIFO interrupt	12	2
INT8.3	90	0x0000 0DB4	2	I2CB interrupt	12	3
INT8.4	91	0x0000 0DB6	2	I2CB_FIFO interrupt	12	4
INT8.5	92	0x0000 0DB8	2	UART0_INT interrupt	12	5
INT8.6	93	0x0000 0DBA	2	UART1_INT interrupt	12	6
INT8.7	94	0x0000 0DBC	2	EPWM17_TZ interrupt	12	7
INT8.8	95	0x0000 0DBE	2	EPWM18_TZ interrupt	12	8
INT8.9	184	0x0000 0E70	2	Reserved	12	9
INT8.10	185	0x0000 0E72	2	Reserved	12	10
INT8.11	186	0x0000 0E74	2	SDFM3 interrupt	12	11
INT8.12	187	0x0000 0E76	2	SDFM4 interrupt	12	12
INT8.13	188	0x0000 0E78	2	CLB5 interrupt	12	13
INT8.14	189	0x0000 0E7A	2	CLB6 interrupt	12	14
INT8.15	190	0x0000 0E7C	2	Reserved	12	15
INT8.16	191	0x0000 0E7E	2	Reserved	12	16 (Lowest)
INT9.1	96	0x0000 0DC0	2	SCIA_RX interrupt	13	1 (Highest)
INT9.2	97	0x0000 0DC2	2	SCIA_TX interrupt	13	2
INT9.3	98	0x0000 0DC4	2	SCIB_RX interrupt	13	3
INT9.4	99	0x0000 0DC6	2	SCIB_TX interrupt	13	4
INT9.5	100	0x0000 0DC8	2	CANA_0 interrupt	13	5
INT9.6	101	0x0000 0DCA	2	CANA_1 interrupt	13	6
INT9.7	102	0x0000 0DCC	2	EPWM17 interrupt	13	7
INT9.8	103	0x0000 0DCE	2	EPWM18 interrupt	13	8
INT9.9	192	0x0000 0E80	2	MCANASS_INT0 interrupt	13	9
INT9.10	193	0x0000 0E82	2	MCANASS_INT1 interrupt	13	10
INT9.11	194	0x0000 0E84	2	MCANSS_A_ECC_CORR_PUL_INT interrupt	13	11
INT9.12	195	0x0000 0E86	2	MCANSS_A_WAKE_AND_TS_PLS_INT interrupt	13	12
INT9.13	196	0x0000 0E88	2	PMBUSA interrupt	13	13

**Table 3-4. PIE Interrupt Vectors (continued)**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group Priority
INT9.14	197	0x0000 0E8A	2	AESINT interrupt	13	14
INT9.15	198	0x0000 0E8C	2	USBA interrupt	13	15
INT9.16	199	0x0000 0E8E	2	Reserved	13	16 (Lowest)
INT10.1	104	0x0000 0DD0	2	ADCA_EVT interrupt	14	1 (Highest)
INT10.2	105	0x0000 0DD2	2	ADCA2 interrupt	14	2
INT10.3	106	0x0000 0DD4	2	ADCA3 interrupt	14	3
INT10.4	107	0x0000 0DD6	2	ADCA4 interrupt	14	4
INT10.5	108	0x0000 0DD8	2	ADCB_EVT interrupt	14	5
INT10.6	109	0x0000 0DDA	2	ADCB2 interrupt	14	6
INT10.7	110	0x0000 0DDC	2	ADCB3 interrupt	14	7
INT10.8	111	0x0000 0DDE	2	ADCB4 interrupt	14	8
INT10.9	200	0x0000 0E90	2	ADCC_EVT interrupt	14	9
INT10.10	201	0x0000 0E92	2	ADCC2 interrupt	14	10
INT10.11	202	0x0000 0E94	2	ADCC3 interrupt	14	11
INT10.12	203	0x0000 0E96	2	ADCC4 interrupt	14	12
INT10.13	204	0x0000 0E98	2	Reserved	14	13
INT10.14	205	0x0000 0E9A	2	Reserved	14	14
INT10.15	206	0x0000 0E9C	2	Reserved	14	15
INT10.16	207	0x0000 0E9E	2	ADCCHECKINT interrupt	14	16 (Lowest)
INT11.1	112	0x0000 0DE0	2	CPU1-CLA1_1 interrupt	15	1 (Highest)
INT11.2	113	0x0000 0DE2	2	CPU1-CLA1_2 interrupt	15	2
INT11.3	114	0x0000 0DE4	2	CPU1-CLA1_3 interrupt	15	3
INT11.4	115	0x0000 0DE6	2	CPU1-CLA1_4 interrupt	15	4
INT11.5	116	0x0000 0DE8	2	CPU1-CLA1_5 interrupt	15	5
INT11.6	117	0x0000 0DEA	2	CPU1-CLA1_6 interrupt	15	6
INT11.7	118	0x0000 0DEC	2	CPU1-CLA1_7 interrupt	15	7
INT11.8	119	0x0000 0DEE	2	CPU1-CLA1_8 interrupt	15	8
INT11.9	208	0x0000 0E90	2	MCANBSS_INT0 interrupt	15	9
INT11.10	209	0x0000 0E92	2	MCANBSS_INT1 interrupt	15	10
INT11.11	210	0x0000 0E94	2	MCANSS_B_ECC_CORR_PUL_INT interrupt	15	11
INT11.12	211	0x0000 0E96	2	MCANSS_B_WAKE_AND_TS_PLS_INT interrupt	15	12
INT11.13	212	0x0000 0E98	2	SDFM4 DR1 interrupt	15	13
INT11.14	213	0x0000 0E9A	2	SDFM4 DR2 interrupt	15	14
INT11.15	214	0x0000 0E9C	2	SDFM4 DR3 interrupt	15	15
INT11.16	215	0x0000 0E9E	2	SDFM4 DR4 interrupt	15	16 (Lowest)
INT12.1	120	0x0000 0DF0	2	XINT3 interrupt	16	1 (Highest)
INT12.2	121	0x0000 0DF2	2	XINT4 interrupt	16	2
INT12.3	122	0x0000 0DF4	2	XINT5 interrupt	16	3
INT12.4	123	0x0000 0DF6	2	CPU1-MPOST interrupt	16	4
INT12.5	124	0x0000 0DF8	2	FLSS_INT interrupt	16	5
INT12.6	125	0x0000 0DFA	2	Reserved	16	6
INT12.7	126	0x0000 0DFC	2	FPU OVER FLOW interrupt	16	7
INT12.8	127	0x0000 0DFE	2	FPU UNDER FLOW interrupt	16	8
INT12.9	216	0x0000 0EA0	2	Reserved	16	9
INT12.10	217	0x0000 0EA2	2	ECAP6_INT2 interrupt	16	10
INT12.11	218	0x0000 0EA4	2	ECAP7_INT2 interrupt	16	11
INT12.12	219	0x0000 0EA6	2	Reserved	16	12

**Table 3-4. PIE Interrupt Vectors (continued)**

Name	Vector ID	Address	Size (x16)	Description	Core Priority	ePIE Group Priority
INT12.13	220	0x0000 0EA8	2	CPU1-CRC_INT interrupt	16	13
INT12.14	221	0x0000 0EAA	2	CPU1-CLA1CRC_INT interrupt	16	14
INT12.15	222	0x0000 0EAC	2	CPU1-CLA_OVERFLOW interrupt	16	15
INT12.16	223	0x0000 0EAE	2	CPU1-CLA_UNDERFLOW interrupt	16	16 (Lowest)

## 3.5 Exceptions and Non-Maskable Interrupts

This section describes system-level error conditions that can trigger a non-maskable interrupt (NMI). The interrupt allows the application to respond to the error.

### 3.5.1 Configuring and Using NMIs

Each CPU subsystem has an NMI module. This section provides detail of NMI on C28x subsystems. An incoming NMI sets a status bit in the NMIFLG register and starts the NMI watchdog counter. This counter is clocked by the SYSCLK, and if the counter reaches the value programmed in the NMIWDPDR register, the counter triggers an NMI watchdog reset (NMIWDRS). To prevent this, the NMI handler must clear the flag bit using the NMIFLGCLR register. Once all flag bits are clear, the NMIINT bit in the NMIFLG register must be cleared to allow future NMIs to be taken.

The NMI module is enabled by the boot ROM during the startup process. To respond to NMIs, an NMI handler vector must be written to the PIE vector table.

### 3.5.2 Emulation Considerations

The NMI watchdog counter behaves as follows under debug conditions:

CPU Suspended:	When the CPU is suspended, the NMI watchdog counter is suspended.
Run-Free Mode:	When the CPU is placed in run-free mode, the NMI watchdog counter resumes operation as normal.
Real-Time Single-Step Mode:	When the CPU is in real-time single-step mode, the NMI watchdog counter is suspended. The counter remains suspended even within real-time interrupts.
Real-Time Run-Free Mode:	When the CPU is in real-time run-free mode, the NMI watchdog counter operates as normal.

### 3.5.3 NMI Sources

There are several types of hardware errors that can trigger an NMI. Additional information about the error is usually available from the module that detects the error.

#### 3.5.3.1 Missing Clock Detection

The missing clock detection logic monitors OSCCLK for failure. If the OSCCLK source stops, the PLL is bypassed, OSCCLK is connected to INTOSC1, and NMIs are fired to both CPUs. For more information on missing clock detection, see [Section 3.7.8.1](#).

#### 3.5.3.2 RAM Uncorrectable Error

A single-bit parity error, double-bit ECC data error, or single-bit ECC address error in a RAM read triggers an NMI. This applies to CPU, CLA, and DMA reads. Single-bit ECC data errors do not trigger an NMI, but can optionally trigger a normal peripheral interrupt. For more information on RAM error detection, see [Section 3.12.9](#).

#### 3.5.3.3 Flash Uncorrectable ECC Error

A double-bit ECC data error or single-bit ECC address error in a Flash read triggers an NMI. Single-bit ECC data errors do not trigger an NMI, but can optionally trigger a normal peripheral interrupt.

#### 3.5.3.4 ROM Uncorrectable Error

On this device, ROM has a parity feature and a parity mismatch during read or execution triggers an NMI.

#### 3.5.3.5 NMI Vector Fetch Mismatch

Each CPU's Peripheral Interrupt Expansion module (PIE) has redundant vector tables. If a mismatch in these tables is detected during a vector fetch, a user-specified error handler is run instead of the ISR. If the vector fetch was caused by an NMI, a second NMI is fired to the other CPU. Mismatches for other interrupts do not trigger an NMI. For more information about the vector address check, see [Section 3.6.2](#).

### 3.5.3.6 CPU2 Watchdog or NMI Watchdog Reset

A watchdog reset or NMI watchdog reset on CPU2 triggers an NMI on CPU1. Since a CPU1 reset also resets CPU2, this NMI source is not available on CPU2. Watchdog interrupts do not trigger an NMI.

### 3.5.3.7 EtherCAT Reset Out

A reset out from EtherCAT module can generate NMI on CPU1. To enable this feature, you need to set the CPU\_NMI\_EN configuration bit in the ESCSS\_RESET\_DEST\_CONFIG register.

### 3.5.3.8 CRC Fail

A CRC fail result from the BGCRC module can generate an NMI to the respective CPU. By default, this NMI is enabled. To disable this feature, configure the NMIDIS configuration field in the BGCRC\_CTRL1 register with a value of 1010.

### 3.5.3.9 ERAD NMI

ERAD module can generate NMI based on different events which user can configure in ERAD.

## 3.5.4 Illegal Instruction Trap (ITRAP)

If the CPU tries to execute an illegal instruction, the CPU generates a special interrupt called an illegal instruction trap (ITRAP). This interrupt is non-maskable and has a vector in the PIE vector table. For more information about ITRAPs, see the Illegal-Instruction Trap section of the [TMS320C28x DSP CPU and Instruction Set Reference Guide](#).

---

#### Note

A RAM fetch access violation triggers an ITRAP in addition to the normal peripheral interrupt for RAM access violations. The CPU handles the ITRAP first.

---

## 3.6 Safety Features

This section gives details on features that monitor device operation during run-time to detect any error in operation.

### 3.6.1 Write Protection on Registers

#### 3.6.1.1 LOCK Protection on System Configuration Registers

Several system configuration registers are protected from spurious CPU writes by LOCK registers. Once these associated LOCK register bits are set, the respective locked registers can no longer be modified by software. See the register descriptions for details.

#### 3.6.1.2 EALLOW Protection

Several control registers are protected from spurious CPU writes by the EALLOW protection mechanism. The EALLOW bit in status register 1 (ST1) indicates the state of protection as shown in [Table 3-5](#).

**Table 3-5. Access to EALLOW-Protected Registers**

EALLOW Bit	CPU Writes	CPU Reads	JTAG Writes	JTAG Reads
0	Ignored	Allowed	Allowed <sup>(1)</sup>	Allowed
1	Allowed	Allowed	Allowed	Allowed

(1) The EALLOW bit is overridden using the JTAG port, allowing full access of protected registers during debug from the Code Composer Studio IDE.

At reset, the EALLOW bit is cleared, enabling EALLOW protection. While protected, all writes to protected registers by the CPU are ignored and only CPU reads, JTAG reads, and JTAG writes are allowed. If this bit is set, by executing the EALLOW instruction, the CPU is allowed to write freely to protected registers. After modifying registers, the registers can once again be protected by executing the EDIS instruction to clear the EALLOW bit.

### 3.6.2 CPU1 and CPU2 ePIE Vector Address Validity Check

The ePIE vector table on each CPU is duplicated into these two parts:

- Main ePIE Vector Table mapped from 0xD00 to 0xEFF in the C28x memory space
- Redundant ePIE Vector Table mapped from 0x1000D00 to 0x1000EFF in the C28x memory space

Following is the behavior of accesses to the ePIE memories:

- Data Writes to Main Vector Table: Writes to both memories
- Data Writes to Redundant Vector Table: Writes only to the Redundant Vector Table
- Vector Fetch: Data from both the vector tables are compared
- Data Read: Can read the Main and Redundant vector table separately

On every vector fetch from the ePIE, a hardware comparison (no cycle penalty is incurred to do the comparison) of both the vector table outputs is performed and if there is a mismatch between the two vector table outputs, the following occurs:

1. If the PIEVERRADDR register (default value = 0x3F FFFF) is not initialized, the default error handler at address 0x3F FFBE gets executed.

But, when the PIEVERRADDR register is initialized to the address of the user-defined routine, the user-defined routine is executed instead of the default error handler.

**Note:** Each CPU has a copy of the PIE Vector Fetch Error Handler register (CPU1.PIEVERRADDR and CPU2.PIEVERRADDR).

2. Hardware also generates EPWM Trip signals that trip the PWM outputs using TRIPIN15.
3. An NMI to the other CPU is sent if the current mismatch is during a vector fetch. For example, on an NMI vector fetch error for CPU2, an NMI is also fired to CPU1.NMIWD.

If there is no mismatch, the correct vector is jammed onto the C28x program control.

### 3.6.3 NMIWDs

Each CPU has user-programmable NMIWD period registers that set a limit on how much time to allocate for the device to acknowledge the NMI. If the NMI is not acknowledged, the NMI causes a device reset.

### 3.6.4 ECC and Parity Enabled RAMs, Shared RAMs Protection

Each CPU subsystem has different RAM blocks. Some RAM blocks are ECC-enabled and others are parity-enabled. All single-bit errors in ECC RAM are auto-corrected and an error counter is incremented every time a single bit error is detected. If the error counter reaches a predefined user configured limit, an interrupt is generated to the corresponding CPU. Refer to [Section 3.12](#) for more details on RAM errors.

All uncorrectable double-bit errors end up triggering an NMI to corresponding CPUs.

### 3.6.5 ECC Enabled Flash Memory

When ECC is programmed and enabled, Flash single-bit errors are corrected automatically by ECC logic before giving data to the CPU, but the Flash single-bit errors are not corrected in Flash memory. Flash memory still contains wrong data until another erase/program operation happens to correct the Flash contents. Irrespective of whether the error interrupt is enabled or disabled, single-bit errors are always corrected before giving data to the CPU. When the interrupt is disabled, users can check the single-bit error counter register for any single-bit error occurrences. The error counter stops incrementing once the value is equal to the threshold + 1. Set the threshold register to a non-zero value so that the error counter can increment. The user decides the threshold value to reprogram the Flash with the correct data.

When ECC is programmed and enabled, Flash uncorrectable errors end up triggering an NMI to the respective CPU. Refer to [Section 3.12](#) for more details on Flash error correction and error catching mechanisms.




### 3.6.6 ERRORSTS Pin

The ERRORSTS pin is an ‘always output’ pin and remains high until an error is detected inside the chip. On an error, the ERRORSTS pin goes low (default polarity) until the corresponding internal error status flag for that error source is cleared. [Figure 3-4](#) shows the functionality of the ERRORSTS pin.

The ERRORSTS pin is tri-stated until the chip power rails ramp up to the lower operational limit. As the ERRORSTS pin is an active-low pin (default polarity), users who care about the state of this pin during power-up can connect an external pull-down on this pin.

Following enhancement has been made on this device for ERRORSTS pin logic:

- Polarity of Error pin has been made configurable (default setting is active-low polarity).
- To enable testing of the Error pin, capability to force and clear the Error pin from software has been provided.
- Additional sources of Error have been added to ERRORSTS:
  - CPU1 Watchdog reset
  - Error on a PIE vector fetch



**Figure 3-4. ERRORSTS Pin Diagram**

## 3.7 Clocking

This section explains the clock sources and clock domains on this device, and how to configure them for application use. [Figure 3-5](#) provides an overview of the device clocking system.




Figure 3-5. Clocking System

### 3.7.1 Clock Sources

The needs of the application are what ultimately determine the clock configuration. Specific concerns such as application performance, power consumption, total system cost, and EMC are beyond the scope of this document, but the concerns must provide answers to the following questions:

1. What is the desired CPU frequency?
2. Are there any additional communication protocols or peripherals, such as CAN or USB, required?
3. What types of external oscillators or clock sources are available?

If CAN or USB is required, an external clock source with a precise frequency must be used as a reference clock. Otherwise, use only INTOSC2 and avoid the need for more external components.

All of the clocks in the device are derived from one of four clock sources.

#### 3.7.1.1 Primary Internal Oscillator (INTOSC2)

At power-up, the device is clocked from an on-chip 10MHz oscillator (INTOSC2). INTOSC2 is the primary internal clock source and is the default system clock at reset. INTOSC2 is used to run the boot ROM and can be used as the system clock source for the application.

#### Note

INTOSC2 frequency tolerance is too loose to meet the timing requirements for some peripherals such as CAN and USB, so an external clock must be used to support those features.


#### 3.7.1.2 Backup Internal Oscillator (INTOSC1)

The device also includes a redundant on-chip 10MHz oscillator (INTOSC1). INTOSC1 is a backup clock source that normally only clocks the watchdog timers and missing clock detection circuit (MCD). If MCD is enabled and a missing system clock is detected, the system PLL is bypassed and all system clocks are connected to INTOSC1 automatically. INTOSC1 can also be manually selected as the system and auxiliary clock source for debug purposes.

#### 3.7.1.3 External Oscillator (XTAL)


The dedicated X1 and X2 pins support an external clock source (XTAL), which can be used as the main system and auxiliary clock source. Frequency limits and timing requirements can be found in the [TMS320F28P65x Real-Time Microcontrollers Data Sheet](#). Three types of external clock sources are supported:

- A single-ended 3.3V external clock. The clock signal must be connected to X1 while X2 is left unconnected, as shown in [Figure 3-6](#).




**Figure 3-6. Single-ended 3.3V External Clock**

- An external crystal. The crystal must be connected across X1 and X2 with the load capacitors connected to VSSOSC as shown in [Figure 3-7](#).



**Figure 3-7. External Crystal**


- An external resonator. The resonator must be connected across X1 and X2 with the ground connected to VSSOSC as shown in [Figure 3-8](#).



**Figure 3-8. External Resonator**

### 3.7.1.4 Auxiliary Clock Input (AUXCLKIN)

An additional external clock source is supported on GPIO133 (AUXCLKIN). This must be a single-ended 3.3V external clock. AUXCLKIN can be used as the clock source for the USB, CAN, and Communication Manager Subsystem. Frequency limits and timing requirements can be found in the [TMS320F28P65x Real-Time Microcontrollers Data Sheet](#). The external clock must be connected directly to the GPIO133 pin, as shown in Figure 3-9.



**Figure 3-9. Auxiliary Clock Input (AUXCLKIN)**

## 3.7.2 Derived Clocks

The clock sources discussed in the previous section can be multiplied (using PLL) and divided down to produce the desired clock frequencies for the application. This process produces a set of derived clocks, which are described in this section.

### 3.7.2.1 Oscillator Clock (OSCCLK)

One of INTOSC2, XTAL, or INTOSC1 must be chosen to be the controller reference clock (OSCCLK) for the CPU and most of the peripherals. OSCCLK can be used directly or applied through the system PLL to reach a higher frequency. At reset, OSCCLK is the default system clock and is connected to INTOSC2.

### 3.7.2.2 System PLL Output Clock (PLLRAWCLK)

The system PLL allows the device to run at the maximum rated operating frequency and in most applications generates the main system clock. This PLL uses OSCCLK as a reference, and features a fractional multiplier and slip detection. For configuration instructions, see [Section 3.7.7](#).

### 3.7.2.3 Auxiliary Oscillator Clock (AUXOSCCLK)

One of INTOSC2, XTAL, or AUXCLKIN can be chosen to be the auxiliary reference clock (AUXOSCCLK) for the USB module. (This selection does not affect the CAN bit clock, which uses AUXCLKIN directly). AUXOSCCLK can be used directly or applied through the auxiliary PLL to reach a higher frequency. At reset, AUXOSCCLK is connected to INTOSC2, but only an external oscillator can meet the USB timing requirements.

### 3.7.2.4 Auxiliary PLL Output Clock (AUXPLLRAWCLK)

The auxiliary PLL is used to generate a clock for USB, CAN, and EtherCAT. This PLL uses AUXOSCCLK as a reference and features slip detection. For configuration instructions, see [Section 3.7.7](#).

## 3.7.3 Device Clock Domains

The device clock domains feed the clock inputs of the various modules in the device. They are connected to the derived clocks, either directly or through an additional divider.

### 3.7.3.1 System Clock (PLLSYSCLK)

The system control registers, GS RAMs, IPC module, GPIO qualification, and NMI watchdog timers each have a clock domain (PLLSYSCLK). Despite the name, PLLSYSCLK can be connected to the system PLL (PLLRAWCLK) or to OSCCLK. The chosen clock source is run through a frequency divider, which is configured using the SYSCLKDIVSEL register.

### 3.7.3.2 CPU Clock (CPUCLK)

Each CPU has a clock (CPU1.CPUCLK and CPU2.CPUCLK) that is used to clock the CPU, the coprocessors, the private RAMs (M0, M1, D0-D1 for CPU1, and D2-D5 for CPU2), and the boot ROM and Flash wrapper. This clock is identical to PLLSYSCLK, but is gated when the CPU enters IDLE or STANDBY mode.

### 3.7.3.3 CPU Subsystem Clock (SYSCLK and PERx.SYSCLK)

Each CPU provides a clock (CPU1.SYSCLK and CPU2.SYSCLK) to the CLA, DMA, and most owned peripherals. This clock is identical to PLLSYSCLK, but is gated when the CPU enters STANDBY mode.

Each peripheral clock can be connected to either CPU1.SYSCLK or CPU2.SYSCLK. This selection is made by CPU1 using the CPUSELx registers. Each peripheral clock also has an independent clock gating that is controlled by the CPU PCLKCRx registers. By default, the ePWM and EMIF1 clocks each have an additional /2 divider, which is required to support CPU frequencies over 100MHz. At slower CPU frequencies, these dividers can be disabled using the PERCLKDIVSEL register.

---

#### Note

The application needs to wait for 5 SYSCLK cycles after enabling the clock to the peripherals, when using PCLKCRx.

---

### 3.7.3.4 Low-Speed Peripheral Clock (LSPCLK and PERx.LSPCLK)

The SCI, SPI, and UART modules can communicate at bit rates that are much slower than the CPU frequency. These modules are connected to a shared clock divider, which generates a low-speed peripheral clock (LSPCLK) derived from SYSCLK. LSPCLK uses a /4 divider by default, but the ratio can be changed using the LOSPCP register. Each SCI, SPI, and McBSP module clock (PERx.LSPCLK) can be gated independently using the PCLKCRx registers.



### 3.7.3.5 USB Auxiliary Clock (AUXPLLCLK)

The USB module requires a fixed 60MHz clock for bit sampling. Since the main system clock is usually not a multiple of 60MHz, the correct frequency cannot be achieved with a simple divider. Instead, the USB clock is provided through an auxiliary clock path (AUXPLLCLK), which can use an independent clock source and PLL to generate the correct frequency.

USB clock tolerances are very tight. As stated in section 7.1.11 of the USB 2.0 specification, low-speed devices (1.50Mbps) have a tolerance of  $\pm 1.5\%$ , while high-speed devices (12.000Mbps) have a tolerance of  $\pm 0.25\%$ . Typically, these tolerances are achieved by using an external crystal or resonator as the source for AUXOSCCLK.

### 3.7.3.6 CAN Bit Clock

The required frequency tolerance for the CAN bit clock depends on the bit timing setup and network configuration, and can be as tight as 0.1%. Since the main system clock (in the form of PERx.SYSCLK) cannot be precise enough, the bit clock can also be connected to XTAL or AUXCLKIN using the CLKSRCCTL2 register. There is an independent selection for each CAN module.

### 3.7.3.7 CPU Timer2 Clock (TIMER2CLK)

CPU timers 0 and 1 are connected to PERx.SYSCLK. Timer 2 is connected to PERx.SYSCLK by default, but can also be connected to INTOSC1, INTOSC2, XTAL, or AUXPLLCLK using the TMR2CLKCTL register. This register also provides a separate prescale divider for timer 2. If a source other than SYSCLK is used, the SYSCLK frequency must be at least twice the source frequency to make sure of correct sampling. Each CPU has independent CPU timers and TMR2CLKCTL register.

The main reason to use a non-SYSCLK source is for internal frequency measurement. In most applications, timer 2 runs off of the SYSCLK.

### 3.7.4 External Clock Output (XCLKOUT)

It is sometimes necessary to observe a clock directly for debug and testing purposes. The external clock output (XCLKOUT) feature supports this by connecting a clock to external pins, GPIO73 and GPIO224. The available clock sources are PLLSYSCLK, PLLRAWCLK, CPU1.SYSCLK, AUXPLLRAWCLK, CPU2.SYSCLK, INTOSC1, and INTOSC2.

To use XCLKOUT, first select the clock source using the CLKSRCCTL3 register. Next, select the desired output divider using the XCLKOUTDIVSEL register. Finally, connect either GPIO73 or GPIO224 to mux channel 3 using the GPIO configuration registers.

### 3.7.5 Clock Connectivity

Table 3-6 provides details on the clock connections of every module present in the device.

**Table 3-6. Clock Connections Sorted by Clock Domain**

Clock Domain	CPU1 Subsystem	CPU2 Subsystem	Shared Modules
CPUx.CPUCLK	CPU1	CPU2	
	CPU1.VCRC	CPU2.VCRC	
	CPU1.FPU	CPU2.FPU	
	CPU1.TMU	CPU2.TMU	
	CPU1.Flash	CPU2.Flash	
	CPU1.DCSM	CPU2.DCSM	
	CPU1.HWBIST	CPU2.HWBIST	

**Table 3-6. Clock Connections Sorted by Clock Domain (continued)**

Clock Domain	CPU1 Subsystem	CPU2 Subsystem	Shared Modules
CPUx.SYSCLK	CPU1.ePIE CPU1.LS0-LS9 RAMs CPU1.M0-M1 RAMs CPU1.D0-D1 RAMs  CPU1.BootROM CPU1.CLA1 Message RAMs CPU1.Timer0-2 CPU1.DMA CPU1.XINT CPU1.CLA1 CPU1.BGCRC CPU1.ERAD	CPU2.ePIE  CPU2.M0-M1 RAMs  CPU2.BootROM  CPU2.Timer0-2 CPU2.DMA CPU2.XINT  CPU2.BGCRC CPU2.ERAD	D2-D5 RAMs mappable to CPU1 or CPU2
PLLSYSCLK	CPU1.NMIWD	CPU2.NMIWD	GS0-GS4 RAMs GPIO Input Sync and Qual IPC CPU1 and CPU2 MSG RAMs XBARS EMIF1 AnalogSubsys EPWM System Control Registers
PERx.SYSCLK	USB		ADC CAN CMPSS DAC eCAP eQEP FSI HRCAL I2C LIN MCAN PMBUS SDFM UART-HS
PERx.LSPCLK			SCI SPI
CAN Bit Clock			CAN
AUXPLLCLK	USB		
WDCLK (INTOSC1)	CPU1.Watchdog	CPU2.Watchdog	

### 3.7.6 Using an External Crystal or Resonator

The X1 and X2 pins double as GPIO221 and GPIO220. At power-up, these pins are in GPIO mode and the on-chip crystal oscillator is powered off. The following procedure can be used to switch the pins to X1 and X2 mode and enable the oscillator:

1. Clear the XTALCR.OSCOFF bit.
2. Wait for the crystal to power up. 1ms is the typical wait time but this depends on the crystal that is being used.
3. Clear the X1 counter by writing a 1 to X1CNT.CLR and keep clearing until the X1 counter value in the X1CNT register is no longer saturated 2047 (0x7FF).
4. Wait for the X1 counter value in the X1CNT register to reach 2047 (0x7FF).
5. Repeat steps 3-4 three additional times.
6. Select XTAL as the OSCCLK source by writing a 1 to CLKSRCCTL1.OSCCLKSRCSEL.
7. Check the MCLKSTS bit in the MCDCCR register. If the bit set, the oscillator has not finished powering up, and more time is required:
  - a. Clear the missing clock status by writing a 1 to MCDCCR.MCLKCLR.
  - b. Repeat steps 2-7. Do not reset the device. Doing so powers down the oscillator, which requires the procedure to be restarted from step 1.
  - c. If the oscillator has not finished powering up in 10ms, there is a real clock failure.
8. If MCDCCR.MCLKSTS is clear, the oscillator startup is a success. The system clock is now derived from XTAL.

#### 3.7.6.1 X1/X2 Precondition Circuit

The GPIO220/221 alternate functionality on X1/X2 can be used to speed up the start-up time of the crystal by as much as 30% if needed. This functionality is achieved by preconditioning the load capacitors CL1 and CL2 to a known state before the XTAL is turned on.

The steps below outline the procedure to precondition X1/X2 before turning on the XTAL:

1. DevCfgRegs.XTALCR2.bit.XIF = 1; // Precondition X1 to High
2. DevCfgRegs.XTALCR2.bit.XOF = 1; // Precondition X2 to High
3. DevCfgRegs.XTALCR2.bit.FEN = 1; // Enable X1/X2 Precondition
4. DEVICE\_DELAY\_US(1);
5. DevCfgRegs.XTALCR.bit.OSCOFF = 0; // Removes Precondition and Turns on the XTAL
6. DevCfgRegs.XTALCR2.bit.FEN = 0; // Disables X1/X2 Precondition

### 3.7.7 PLL/AUXPLL

The PLL/AUXPLL is responsible for synthesizing an output frequency from the input clock (from the oscillator). [Figure 3-10](#) shows a simple block diagram of the PLL/AUXPLL. The PLL/AUXPLL divides the reference input for a lower frequency input into the PLL/AUXPLL by (REFDIV + 1). Then multiplies this internal frequency by IMULT to get the VCO output clock. The PLL/AUXPLL output is divided by (ODIV + 1) to generate PLLRAWCLK/AUXPLLRAWCLK that is further divided by SYSCLKDIVSEL.PLLSYSCLKDIV/AUXCLKDIVSEL.AUXPLLDIV to generate PLLSYSCLK/AUXCLK.

There are two PLLs (SYSPLL and AUXPLL) and the equations shown in [Figure 3-10](#) can be used to configure the respective PLL.

- IMULT is the integer value of the multiplier
- REFDIV is the reference divider for the OSCCLK/AUXOSCCLK
- ODIV is the output divider of the PLLRAWCLK/AUXPLLRAWCLK
- PLLSYSCLKDIV is the system clock divider
- AUXPLLDIV is the auxiliary clock divider

For the permissible values of the multipliers and dividers, see the documentation for the respective registers.


Many combinations of multiplier and divider can produce the same output frequency. However, the product of the reference clock frequency and the multiplier (known as the VCO frequency) must be in the range specified in the data manual.

**Note**

The system clock frequency (PLLSYSCLK) cannot exceed the limit specified in the [TMS320F28P65x Real-Time Microcontrollers Data Sheet](#). This limit does not allow for oscillator tolerance.

The clock source and PLL configuration registers are shared between the two CPUs (CPU1 and CPU2). Register access is controlled by way of a semaphore, which is described in [Chapter 15](#).

**SYSPLL / AUXPLL**



$$f_{PLLRAWCLK} = \frac{f_{OSCCLK}}{(REFDIV+1)} \times \frac{IMULT}{(ODIV+1)}$$

$$f_{AUXPLLRAWCLK} = \frac{f_{AUXOSCCLK}}{(REFDIV+1)} \times \frac{IMULT}{(ODIV+1)}$$

**Figure 3-10. PLL/AUXPLL**

### 3.7.7.1 System Clock Setup

Once the application requirements are understood, a specific clock configuration can be determined. The default configuration is for INTOSC2 to be used as the system clock (PLLSYSCLK) with a divider of 1. The following procedure can be used to set up the desired application configuration:

Refer to your device SysCtl\_setClock() function inside C2000Ware installation for an example.

Recommended sequence to set up the system PLL:

1. Bypass the PLL by clearing SYSPLLCTL1[PLLCLKEN] and wait for at least 120 CPU clock cycles by adding 120 NOP instructions.
2. Power down the PLL by writing to SYSPLLCTL1.PPLEN = 0 and wait for at least 60 CPU clock cycles by adding 60 NOP instructions.
3. Select the reference clock source (OSCCLK) by writing to CLKSRCCTL1.OSCCLKSRCSEL and wait for at least 300 CPU clock cycles by adding 300 NOP instructions.
4. Set the system clock divider to /1 to make sure of the fastest PLL configuration by clearing SYSCLKDIVSEL[ PLLSYSCLKDIV].
5. Set the IMULT, REFDIV, and ODIV simultaneously by writing 32-bit value in SYSPLLMULT at once. This automatically enables the PLL. Be sure the settings for multiplier and dividers do not violate the frequency specifications as defined in the [TMS320F28P65x Real-Time Microcontrollers Data Sheet](#).
6. Wait for PLL to lock by polling for lock status bit to go high, that is, SYSPLLSTS.LOCKS = 1
7. Configure DCC with reference clock as OSCCLK and clock under measurement as PLLRAWCLK, and verify the frequency of the PLL. If the frequency is out of range, do not enable PLLRAWCLK as SYSCLK, stop here and troubleshoot. Refer to [Chapter 9](#) for more information on the configuration and usage.
8. If the PLLRAWCLK is within the valid range, then set the system clock divider one setting higher than the final desired value. For example ClkCfgRegs.SYSCLKDIVSEL.bit.PLLSYSCLKDIV = divsel + 1. This limits the current increase when switching to the PLL.
9. Switch to the PLL as the system clock by setting SYSPLLCTL1[PLLCLKEN] and wait for 200 PLLSYSCLK cycles for current to stabilize by adding 200 NOP instructions.
10. Change the system clock divider (PLLSYSCLKDIV) to the appropriate value.

---

#### Note

1. SYSPLL must be bypassed and powered down manually before changing the OSCCLK source.
  2. At least 120 CPU clock cycles delay is needed after bypassing PLL, that is, SYSPLLCTL1.PLLCLKEN = 0.
  3. At least 60 CPU clock cycles delay is needed after PLL is powered down, that is, SYSPLLCTL1.PPLEN = 0.
  4. At least 300 CPU clock cycles delay is needed after OSSCLK source is changed.
  5. PLL SLIP bit is not supported. DCC can be used to check the validity of the PLL clock. This feature is included as part of SysCtl\_setClock() function inside C2000Ware.
-

### 3.7.7.2 USB Auxiliary Clock Setup

Refer to your device SysCtl\_setAuxClock() function inside C2000Ware installation for an example.

If USB functionality is needed, the auxiliary clock (AUXPLLCLK) must be configured to produce 60MHz. The procedure is similar to the system clock setup:

1. Bypass the PLL by clearing AUXPLLCTL1[PLLCLKEN] and wait for at least 120 CPU clock cycles by adding 120 NOP instructions..
2. Power down the PLL by writing to AUXPLLCTL1.PLLEN = 0 and wait for at least 60 CPU clock cycles by adding 60 NOP instructions.
3. Select the reference clock source (AUXOSCCLK) by writing to CLKSRCCTL2.AUXOSCCLKSRCSEL and wait for at least 60 CPU clock cycles by adding 60 NOP instructions.
4. Set the IMULT, REFDIV, and ODIV simultaneously by writing 32-bit value in AUXPLLMULT at once. This automatically enables the PLL. Be sure the settings for multiplier and dividers do not violate the frequency specifications as defined in the [TMS320F28P65x Real-Time Microcontrollers Data Sheet](#) .
5. Wait for PLL to lock by polling for lock status bit to go high (AUXPLLSTS.LOCKS = 1)
6. Configure DCC with reference clock as AUXOSCCLK and clock under measurement as AUXPLLRAWCLK, and verify the frequency of the PLL. If the frequency is out of range, stop here and troubleshoot. Refer to [Chapter 9](#) for more information on the configuration and usage.
7. Connect the auxiliary PLL output clock (AUXPLLRAWCLK) to AUXPLLCLK by writing a 1 to AUXPLLCTL1.PLLCLKEN.

The auxiliary clock configuration can be changed at run time. Changing the AUXOSCCLK source automatically bypasses the PLL and sets the multiplier to zero. Changing the multiplier from one non-zero value to another temporarily bypasses the PLL until the PLL re-locks.

---

#### Note

1. AUXPLL must be bypassed and powered down manually before changing the AUXOSCCLK source.
  2. At least 120 CPU clock cycles delay is needed after bypassing PLL, that is, AUXPLLCTL1.PLLCLKEN = 0.
  3. At least 60 CPU clock cycles delay is needed after PLL is powered down, that is, AUXPLLCTL1.PLLEN = 0.
  4. At least 60 CPU clock cycles delay is needed after AUXOSCCLK source is changed.
  5. AUXPLL SLIP bit is not supported. DCC can be used to check the validity of the AUXPLL clock. This feature is included as part of SysCtl\_setAuxClock() function inside C2000Ware.
- 

### 3.7.7.3 SYS PLL/AUX PLL Bypass

If the application requires the PLL clock to be bypassed from the system, then the application needs to configure SYSPLLCTL1.PLLCLKEN = 0 or AUXPLLCTL1.PLLCLKEN = 0. It takes up to 120 CPU clock cycles before the bypass is effective. In the meantime, if PLLSYSCLKDIV/AUXPLLDIV is reduced to a lower value (for example, from /2 to /1 or /4 to /2), the device can be clocked above the maximum rated frequency and can lead to unpredictable device behavior. Hence, a delay of 120 CPU clock cycles is required after bypassing the PLL from the enable state, that is, going from PLLCLKEN = 1 to PLLCLKEN = 0.



### 3.7.8 Clock (OSCCLK) Failure Detection

To achieve safety diagnostic, Missing Clock Detection (MCD) can be used.

Table 3-7 lists the details.

**Table 3-7. Clock Source (OSCCLK) Failure Detection**

Clock Failure Detection Circuitry	Clocks Detected	Time for Detection (in Cycles)	Limitations
Missing Clock Detection (MCD)	INTOSC2, XTAL/X1	8192 INTOSC1 cycles	Cannot detect INTOSC1 clock failure.

#### 3.7.8.1 Missing Clock Detection Logic

The missing clock detect (MCD) logic detects OSCCLK failure, using INTOSC1 as the reference clock source. This circuit only detects complete loss of OSCCLK and does not do any detection of frequency drift on the OSCCLK.

This circuit monitors the OSCCLK (primary clock) using the 10MHz clock provided by the INTOSC1 (secondary clock) as a backup clock. This circuit functions as:

- The primary clock (OSCCLK) clock keeps ticking a 7-bit counter (named as MCDPCNT). This counter is asynchronously reset with XRSn.
- The secondary clock (INTOSC1) clock keeps ticking a 13-bit counter (named as MCDSCNT). This counter is asynchronously reset with XRSn.
- Each time MCDPCNT overflows, the MCDSCNT counter is reset. Thus, if OSCCLK is present or not slower than INTOSC1 by a factor of 64, MCDSCNT never overflows.
- If OSCCLK stops for some reason or is slower than INTOSC1 by at least a factor of 64, the MCDSCNT overflows and a missing clock condition is detected on OSCCLK.
- The above check is continuously active, unless the MCD is disabled using MCDCCR register (by making the MCLKOFF bit 1).
- If the circuit ever detects a missing OSCCLK, the following occurs:
  - The MCDSTS flag is set.
  - The MCDSCNT counter is frozen to prevent further missing clock detection.
  - The CLOCKFAIL signal goes high, which generates TRIP events to PWM modules and fires NMIs to CPU1.NMIWD and CPU2.NMIWD.
  - PLL is forcefully bypassed and OSCCLK source is switched to INTOSC1 (System Clock Frequency = INTOSC1 Frequency (10MHz)/SYSDIV). PLLMULT is zeroed out automatically in this case.
  - While the MCDSTS bit is set, the OSCCLKSRCSEL bits have no effect and OSCCLK is forcefully connected to INTOSC1.
  - PLLRAWCLK going to the system is switched to INTOSC1 automatically.
- If the MCLKCLR bit is written (this is a W = 1 bit), MCDSTS bit is cleared and OSCCLK source is decided by the OSCCLKSRCSEL bits. Writing to MCLKCLR also clears the MCDPCNT and MCDSCNT counters to allow the circuit re-evaluate missing clock detection. If the user wants to lock the PLL after missing clock detection, switch the clock source to INTOSC1 (using OSCCLKSRCSEL register), do a MCLKCLR, and relock the PLL.
- The MCD is enabled at power up.

Figure 3-11 shows the missing clock logic functional flow.




Figure 3-11. Missing Clock Detection Logic

**Note**

On a complete clock failure when OSCCLK is not operating, the operation can take a maximum time of 8192 INTOSC1 cycles (that is, 0.8192ms) before the CLOCKFAIL signal goes high, after which:

- NMI is generated
- OSCCLK is switched to INTOSC1
- PWM trip happens


### 3.8 Clock Configuration Semaphore

Both CPUs can access the PLL and peripheral clock configuration registers. The clock configuration semaphore allows one CPU to access the registers without being interrupted by the other CPU.

The clock configuration semaphore is implemented as a two-bit field in a register with special write protections. This register requires a key field to be written at the same time as the semaphore bits. The possible semaphore states are:

- 00 or 11      Either CPU can write to the semaphore. CPU1 has control of the clock configuration registers by default. 00 is the reset state.
- 01              CPU2 has exclusive control of the clock configuration registers and exclusive write access to the semaphore.
- 10              CPU1 has exclusive control of the clock configuration registers and exclusive write access to the semaphore.

Each CPU is only allowed to take control of the clock configuration registers for itself. However, CPU1 can force both semaphores into the default state (00) at any time by putting CPU2 into reset. [Figure 3-12](#) shows the allowed states and state transitions.



**Figure 3-12. Clock Configuration Semaphore (CLKSEM) State Transitions**

### 3.9 32-Bit CPU Timers 0/1/2

This section describes the three 32-bit CPU-Timers (TIMER0/1/2) shown in [Figure 3-13](#).

CPU-Timer2 is reserved for real-time operating system uses (for example, TI-RTOS), but if CPU-Timer2 is not used by real-time operating systems then, CPU-Timer2 can also be used for other applications. The CPU-Timer0 and CPU-Timer1 run off of SYSCLK. The CPU-Timer2 normally runs off of SYSCLK, but can also use INTOSC1, INTOSC2, XTAL, and AUXPLLCLK. The CPU-Timer interrupt signals (TINT0, TINT1, TINT2) are connected as shown in [Figure 3-14](#).

The general operation of the CPU-Timer is as follows:

- The 32-bit counter register, TIMH:TIM, is loaded with the value in the period register PRDH:PRD.
- The counter decrements once every  $(TPR[TDDRH:TDDR]+1)$  SYSCLKOUT cycles, where TDDRH:TDDR is the timer divider.
- When the counter reaches 0, a timer interrupt output signal generates an interrupt pulse.

The registers listed in Section 3.18 are used to configure the timers.





Figure 3-13. CPU Timers



- The timer registers are connected to the memory bus of the C28x processor.
- The CPU Timers are synchronized to SYSCLKOUT.

Figure 3-14. CPU Timer Interrupts Signals and Output Signal

### 3.10 Watchdog Timers

The watchdog module generates an output pulse 512 watchdog-clocks (WDCLKs) wide whenever the 8-bit watchdog up counter has reached its maximum value. The watchdog clock source is INTOSC1. Software must periodically write a 0x55 + 0xAA sequence into the watchdog key register to reset the watchdog counter. The counter can also be disabled. Figure 3-15 shows the various functional blocks within the watchdog module.




Figure 3-15. CPU Watchdog Timer Module

### 3.10.1 Servicing the Watchdog Timer

The watchdog counter (WDCNTR) is reset when the proper sequence is written to the WDKEY register before the 8-bit watchdog counter overflows. The WDCNTR is reset-enabled when a value of 0x55 is written to the WDKEY. When the next value written to the WDKEY register is 0xAA, then the WDCNTR is reset. Any value written to the WDKEY other than 0x55 or 0xAA causes no action. Any sequence of 0x55 and 0xAA values can be written to the WDKEY without causing a system reset; only a write of 0x55 followed by a write of 0xAA to the WDKEY resets the WDCNTR.

**Table 3-8. Example Watchdog Key Sequences**

Step	Value Written to WDKEY	Result
1	0xAA	No action
2	0xAA	No action
3	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
4	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
5	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
6	0xAA	WDCNTR is reset.
7	0xAA	No action
8	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
9	0xAA	WDCNTR is reset.
10	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
11	0x32	Improper value written to WDKEY. No action, WDCNTR no longer enabled to be reset by next 0xAA.
12	0xAA	No action due to previous invalid value.
13	0x55	WDCNTR is enabled to be reset if next value is 0xAA.
14	0xAA	WDCNTR is reset.

Step 3 in [Table 3-8](#) is the first action that enables the WDCNTR to be reset. The WDCNTR is not actually reset until step 6. Step 8 again re-enables the WDCNTR to be reset and step 9 resets the WDCNTR. Step 10 again re-enables the WDCNTR to be reset. Writing the wrong key value to the WDKEY in step 11 causes no action, however the WDCNTR is no longer enabled to be reset and the 0xAA in step 12 now has no effect.

If the watchdog is configured to reset the device, then a WDCNTR overflow or writing the incorrect value to the WDCR[WDCHK] bits resets the device and set the watchdog flag (WDRSn) in the reset cause register (RESC). After a reset, the program can read the state of this flag to determine whether the reset was caused by the watchdog. After doing this, the program must clear WDRSn to allow subsequent watchdog resets to be detected. Watchdog resets are not prevented when the flag is set.

### 3.10.2 Minimum Window Check

To complement the timeout mechanism, the watchdog also contains an optional "windowing" feature that requires a minimum delay between counter resets. This can help protect against error conditions that bypass large parts of the normal program flow but still include watchdog handling.

To set the window minimum, write the desired minimum watchdog count to the WDWCR register. This value takes effect after the next WDKEY sequence. From then on, any attempt to service the watchdog when WDCNTR is less than WDWCR triggers a watchdog interrupt or reset. When WDCNTR is greater than or equal to WDWCR, the watchdog can be serviced normally.

At reset, the window minimum is zero, which disables the windowing feature.



### 3.10.3 Watchdog Reset or Watchdog Interrupt Mode

The watchdog can be configured in the SCSR register to either reset the device ( $\overline{WDRST}$ ) or assert an interrupt ( $\overline{WDINT}$ ), if the watchdog counter reaches the maximum value. The behavior of each condition is:

- **Reset mode:** If the watchdog is configured to reset the device, then the  $\overline{WDRST}$  signal pulls the device reset ( $\overline{XRS}$ ) pin low for 512 INTOSC1 cycles when the watchdog counter reaches the maximum value.
- **Interrupt mode:** When the watchdog counter expires, the watchdog counter asserts an interrupt by driving the  $\overline{WDINT}$  signal low for 512 INTOSC1 cycles. The falling edge of  $\overline{WDINT}$  triggers a WAKEINT interrupt in the PIE, if the WAKEINT interrupt is enabled. Because the PIE is edge-triggered, re-enabling the WAKEINT interrupt while  $\overline{WDINT}$  is active does not produce a duplicate interrupt.

To avoid unexpected behavior, software must not change the configuration of the watchdog while  $\overline{WDINT}$  is active. For example, changing from interrupt mode to reset mode while  $\overline{WDINT}$  is active immediately resets the device. Disabling the watchdog while  $\overline{WDINT}$  is active causes a duplicate interrupt, if the watchdog is later re-enabled. If a debug reset is issued while  $\overline{WDINT}$  is active, the reset cause register (RESC) shows a watchdog reset. The WDINTS bit in the SCSR register can be read to determine the current state of  $\overline{WDINT}$ .

### 3.10.4 Watchdog Operation in Low-Power Modes

In IDLE mode, the watchdog interrupt ( $\overline{WDINT}$ ) signal can generate an interrupt to the CPU to take the CPU out of IDLE mode. As with any other peripheral, the watchdog interrupt triggers a WAKEINT interrupt in the PIE during IDLE mode. User software must determine which peripheral caused the interrupt.

In STANDBY mode, all of the clocks to the peripherals are turned off within the CPU subsystem. The only peripheral that remains functional is the watchdog since the watchdog module runs off the oscillator clock (OSCCLK). The  $\overline{WDINT}$  signal is applied to the Low Power Modes (LPM) block so that the LPM block can be used to wake the CPU from STANDBY low-power mode. This feature is enabled by setting LPMC.RWDINTE = 1. See [Section 3.11](#) for details.

#### Note

If the watchdog interrupt is used to wake-up from an IDLE or STANDBY low-power mode condition, software must make sure that the  $\overline{WDINT}$  signal goes back high before attempting to reenter the IDLE or STANDBY mode. The  $\overline{WDINT}$  signal is held low for 512 INTOSC1 cycles when the watchdog interrupt is generated. The current state of  $\overline{WDINT}$  can be determined by reading the watchdog interrupt status (WDINTS) bit in the SCSR register. WDINTS follows the state of  $\overline{WDINT}$  by two SYSCLKOUT cycles.

### 3.10.5 Emulation Considerations

The watchdog module behaves as follows under various debug conditions:

CPU Suspended:	When the CPU is suspended, the watchdog clock (WDCLK) is suspended
Run-Free Mode:	When the CPU is placed in run-free mode, then the watchdog module resumes operation as normal.
Real-Time Single-Step Mode:	When the CPU is in real-time single-step mode, the watchdog clock (WDCLK) is suspended. The watchdog remains suspended even within real-time interrupts.
Real-Time Run-Free Mode:	When the CPU is in real-time run-free mode, the watchdog operates as normal.

### 3.11 Low-Power Modes

This device has two clock-gating, low-power modes. All low-power modes are entered by setting the LPMCR register and executing the IDLE instruction. More information about this instruction can be found in the [TMS320C28x CPU and Instruction Set Reference Guide](#).

Low-power modes cannot be entered into while a Flash program or erase is ongoing.

The application can verify the following before entering STANDBY:

1. Check the value of the GPIODAT register of the pin selected for STANDBY(GPIOLPMSEL0/1) prior to entering the Low-Power mode to make sure that the wake event has not already been asserted.
2. The LPMCR.QUALSTDBY register can be set to a value greater than the ratio of INTOSC1/PLLSYSCLK to make sure proper wake up.

#### 3.11.1 IDLE

IDLE is a standard feature of the C28x CPU. In this mode, the CPU clock is gated while all peripheral clocks are left running. IDLE can thus be used to conserve power while a CPU is waiting for peripheral events. When one CPU is in IDLE, there is no effect on the other CPU subsystem.

Any enabled interrupt wakes up the CPU from IDLE mode.

To enter IDLE mode, set LPMCR.LPM to 0x0 and execute the IDLE instruction.

#### 3.11.2 STANDBY

STANDBY is a more aggressive low-power mode that gates both the CPU clock and any peripheral clocks derived from the CPU SYSCLK. The watchdog however, is left active. Like IDLE, this mode affects only one CPU subsystem. The other CPU subsystem and all of the peripherals are unaffected. STANDBY is good for an application where the wake-up signal comes from an external system (or CPU subsystem) rather than a peripheral input.

An NMI (or optionally) a watchdog interrupt or a configured GPIO can wake the CPU from STANDBY mode. Each GPIO from GPIO0-63 can be configured to wake the CPU when the GPIO are driven active low. Upon wakeup, the CPU receives the WAKEINT interrupt if configured.

IPC interrupt 1 (flag 0), an NMI fired to the other CPU, or (optionally) a watchdog interrupt, wakes the CPU subsystem up from STANDBY mode. Any of GPIO0-63 can also be configured to wake up the subsystem when the GPIO is driven active low. Upon wakeup, the CPU receives a WAKEINT interrupt, even if the CPU was woken by an IPCINT1 signal.

#### To enter STANDBY mode:

1. Set LPMCR.LPM to 0x1.
2. Enable the WAKEINT interrupt in the PIE.
3. For watchdog interrupt wakeup, set LPMCR.WDINTE to 1 and configure the watchdog to generate interrupts.
4. For GPIO wakeup, set GPIOLPMSEL0 and GPIOLPMSEL1 to connect the chosen GPIOs to the LPM module, and set LPMCR.QUALSTDBY to select the number of OSCCLK cycles for input qualification.
5. Execute the IDLE instruction to enter STANDBY.

#### To wake up from Standby mode:

1. Configure the desired GPIO to trigger the wakeup.
2. Drive the selected GPIO signal low; the signal must remain low for the number of OSCCLK cycles specified in the QUALSTDBY bits in the LPMCR register. If the signal is sampled high during this period, the count restarts.

At the end of the qualification period, the PLL enables the CLKIN to the CPU and the WAKEINT interrupt is latched in the PIE block. The WAKEINT interrupt can also triggered by IPCINT1 sent from the other CPU and a watchdog interrupt.

The CPU is now out of STANDBY mode and can resume normal execution.

If CPU2 is in STANDBY mode, writing a 1 to the RESET bit of the CPU2RESCTL register has no effect. CPU2 can be reset by any chip-level reset (POR, XRSn, CPU1.WDRSn, or CPU1.NMIWDRSn). Alternately, CPU2 can be woken up by any configured wake-up event.

If CPU2 is in STANDBY mode and the debugger is connected, executing a debug reset on CPU2 has no effect. To wake the CPU2 with the debugger, Click Run, Single Step, or Step over in the Debug toolbar. The CCS IDE prompts the user requesting to bring the CPU out of the low-power mode. Click Yes. This wakes CPU2 from STANDBY and continues execution.

### 3.11.3 HALT

HALT is a global low-power mode that gates almost all system clocks and allows for power-down of oscillators and analog blocks. This mode affects both CPU subsystems. HALT can be used for additional power savings over putting both CPU subsystems in STANDBY, although the options for wakeup are more limited.

Similar to STANDBY, any of GPIO0-63 can be configured to wake up the system from HALT. No other wakeup option is available. However, CPU1 watchdog can still be clocked, and can be configured to produce a watchdog reset if a timeout mechanism is needed. On wakeup, both CPUs receive a WAKEINT interrupt.

#### To enter HALT mode:

1. Disable all interrupts with the exception of the WAKEINT interrupt. The other interrupts can be reenabled after the device is brought out of HALT mode.
2. Put CPU2 into IDLE mode. (Using STANDBY causes a duplicate WAKEINT on CPU2). CPU1 must verify this by checking the LPMSTAT register.
3. Set LPMCR.LPM to 0x2. Set GPIOLPMSEL0 and GPIOLPMSEL1 to connect the chosen GPIOs to the LPM module.
4. Set CLKSRCCTL1.WDHALTI to 1 to keep the CPU1 watchdog active and INTOSC1 and INTOSC2 powered up in HALT.
5. Set CLKSRCCTL1.WDHALTI to 0 to disable the CPU1 watchdog and power down INTOSC1 and INTOSC2 in HALT.
6. Execute the IDLE instruction on CPU1 to enter HALT.

If an interrupt or NMI is received while the IDLE instruction is in the pipeline, the system begins executing the WAKEINT ISR. After HALT wakeup, ISR execution resumes where ISR execution left off.

---

#### Note

Before entering HALT mode, if the system PLL is locked (SYSPLL.LOCKS = 1), the PLL must also be connected to the system clock (PLLCTL1.PLLCLKEN = 1). Otherwise, the device never wakes up.

---

#### To wake up from HALT mode:

1. Drive the selected GPIO low for a minimum 5 $\mu$ s. This activates the CPU1.WAKEINT and CPU2.WAKEINT PIE interrupts.
2. Drive the wake-up GPIO high again to initiate the powering up of the SYSPLL and AUXPLL.
3. Wait 16  $\mu$ s plus 1024 OSCCLK cycles to allow the PLLs to lock and the WAKEINT ISR to be latched.
4. Execute the WAKEINT ISR.

The device is now out of HALT mode and can resume normal execution.

### 3.12 Memory Controller Module

This device has CPU1 subsystem and CPU2 subsystem. This section describes the memory controller used for CPU1 and CPU2 subsystems.

The different RAMs available on CPU1 and CPU2 subsystems have different characteristics. Some are:

- Dedicated to each CPU (M0, M1, and Dx RAMs),
- Shared between the CPU1 and CLA (LSx RAM),
- Shared between the CPU and DMA of both subsystems (GSx RAM), and
- Used to send and receive messages between processors (MSGRAM).
- Used to exchange data between CLA and DMA.

All these RAMs are highly configurable to achieve control for write access and fetch access from different controllers. There are also RAMs - called IPC MSGRAMs - that are used for interprocessor communication. All RAMs are enabled with the ECC or parity feature (both data and address). Some of the dedicated memories are secure memory as well. Refer to [Chapter 5](#) for more details. Each RAM has a controller that takes care of the access protection/security related checks and ECC/Parity features for that RAM. [Figure 3-16](#) shows the configuration of these RAMs.




Figure 3-16. Memory Architecture

**Note**

All RAMs on these devices are SRAMs.

### 3.12.1 Dedicated RAM (Dx RAM)

The CPU subsystem has dedicated RAM blocks: M0, M1, and Dx. M0/M1 memories are small blocks of memory that are tightly coupled with the CPU. Only the CPU has access to these memories. No other controllers (including DMA) have any access to these memories. Dx memories are secure blocks and also have the access-protection feature (CPU write/CPU fetch protection). D2-D5 memory blocks are mappable to either of the CPUs. Mapping of D2-D5 memory blocks is accomplished through MCUCNF1 register. When mapped to CPU1, D2-D5 memories cannot be accessed by CPU2. Conversely, when D2-D5 memories are mapped to CPU2, CPU1 does not have access to these memory blocks.

All dedicated RAMs have the ECC feature. All dedicated memories are secure memory (except for M0/M1) and have the access protection (CPU write protection/CPU fetch protection) feature. Each type of access protection for each RAM block can be enabled/disabled by configuring the specific bit in the access protection register, allocated to each subsystem (DxACCPROT).

### 3.12.2 Local Shared RAM (LSx RAM)

RAM blocks that are dedicated to each subsystem and are accessible to the CPU and CLA only, are called local shared RAMs (LSx RAMs). All such memories are secure memory and have the ECC feature. By default, these memories are dedicated to the CPU only, and the user can choose to share these memories with the CLA by appropriately configuring the MSEL\_LSx bit field in the LSxMSEL register. Further, when these memories are shared between the CPU and CLA, the user can choose to use these memories as CLA program memory by configuring the CLAPGM\_LSx bit field in the LSxCLAPGM registers. CPU access to all memory blocks, which are programmed as CLA program memory, are blocked.

All these RAMs have the access protection (CPU write and CPU fetch) feature. Each type of access protection for each RAM block can be enabled or disabled by configuring the specific bit in the local shared RAM access protection registers, mapped to each CPU subsystem. [Table 3-9](#) shows the LSx RAM features.

**Table 3-9. Local Shared RAM**

MSEL_LSx	CLAPGM_LSx	CPUx Allowed Access	CPUx.CLA1 Allowed Access	Comment
00	X	All	-	LSx memory is configured as CPU dedicated RAM
01	0	All	Data Read Data Write	LSx memory is shared between CPU and CLA1
01	1	Emulation Read Emulation Write	Fetch Only Emulation Read Emulation Write	LSx memory is CLA1 program memory

### 3.12.3 Global Shared RAM (GSx RAM)

RAM blocks that are accessible from both the CPU and the respective DMA are called global shared RAMs (GSx RAMs). Each shared RAM can be owned by either CPU subsystem based on the configuration of the respective bits (one bit for each GSx memory) in the GSxMSEL register. When a particular GSx RAM block is owned by the CPU1 subsystem, CPU1 and CPU1.DMA have full access to that RAM block, whereas CPU2 and CPU2.DMA have only read access to that RAM block (no fetch/write access). Similarly, when a particular GSx RAM block is owned by the CPU2 subsystem, CPU1 and CPU1.DMA have only read access (no fetch/write access) to that RAM block, whereas CPU2 and CPU2.DMA have full access to that RAM block. [Table 3-10](#) shows the features of the GSx RAM.

**Table 3-10. Global Shared RAM**

GSxMSEL	CPU1	CPU1	CPU1	CPU1. DMA	CPU1. DMA	CPU2	CPU2	CPU2	CPU2. DMA	CPU2. DMA
	Fetch	Read	Write	Read	Write	Fetch	Read	Write	Read	Write
0	Yes	Yes	Yes	Yes	Yes	No	Yes	No	Yes	No
1	No	Yes	No	Yes	No	Yes	Yes	Yes	Yes	Yes

#### Note

Emulation/Debugger access is allowed from both the CPUs, irrespective of the GSxMSEL setting.

Like other shared RAMs, these RAMs also have different levels of access protection that can be enabled or disabled by configuring specific bits in the GSxACCPROT registers mapped in each subsystem.

Controller select and access protection configuration for each GSx RAM block can be individually locked by the user to prevent further update to these bit fields. The user can also choose to permanently lock the configuration to individual bit fields by setting the specific bit fields in the GSxCOMMIT register (refer to the register description for more details). Once configuration is committed for a particular GSx RAM block, the configuration cannot be changed further until CPUx.SYSRS is issued. Only the CPU1 software can change the controller select configuration by writing into the GSxMSEL register, mapped on the CPU1. The GSxMSEL register, which is mapped to the CPU2 subsystem, is a status register which can only be used by CPU2 software to know the controller ownership for each GSx RAM block.

### 3.12.4 CPU Message RAM (CPU MSG RAM)

These RAM blocks can be used to share data between CPU1 and CPU2. Since these RAMs are used for interprocessor communication, the RAMs are also called IPC RAMs. The CPU MSGRAMs have CPU and DMA read and write access from the CPU subsystem, and has CPU and DMA read only access from the other subsystem.

This RAM has parity.

### 3.12.5 CLA Message RAM (CLA MSGRAM)

These RAM blocks can be used to share data between the CPU and CLA. The CLA has read and write access to the CLA to CPU MSGRAM. The CPU has read and write access to the CPU to CLA MSGRAM. The CPU and CLA both have read access to both MSGRAMs.

This RAM has parity.

### 3.12.6 CLA-DMA MSG RAM

These RAMs blocks can be used to share data between CLA and DMA. The CLA has read and write access to the CLA to DMA MSGRAM. The DMA has read and write access to the DMA to CLA MSGRAM. The CLA and DMA both have read access to both MSGRAMs.



### 3.12.7 Access Arbitration

For a shared RAM, multiple accesses can happen at a given time. The maximum number of accesses to any shared RAM at any given time depends on the type of shared RAM. On this device, a combination of a fixed and round robin scheme is followed to arbitrate multiple access at any given time. Accesses from the same controllers are arbitrated in a fixed priority manner, but the accesses from different controllers are arbitrated using the round robin scheme.

The following is the order of fixed priority for CPU accesses:


1. Data Write/Program Write
2. Data Read
3. Program Read/Program Fetch

The following is the order of fixed priority for CLA accesses:


1. Data Write
2. Data Read/Program Fetch

Figure 3-17 represents the arbitration scheme on global shared memories:

Figure 3-18 represents the arbitration scheme on local shared memories.



**Figure 3-17. Arbitration Scheme on Global Shared Memories**



**Figure 3-18. Arbitration Scheme on Local Shared Memories**

### 3.12.8 Access Protection

All RAM blocks on both subsystems have different levels of protection. This feature allows the user to enable or disable specific access to individual RAM blocks from individual controllers. There is no protection for read accesses; hence, reads are always allowed from all the controllers that have access to that RAM block.

The following sections describe the different kinds of protection available for RAM blocks on this device.

#### Note

For debug accesses, all the protections are disabled.

#### 3.12.8.1 CPU Fetch Protection

A CPU has execution permission from a memory, only if that memory is dedicated to that CPU or the respective subsystem is controller for that memory (in case of GSx memory). When fetch accesses are allowed based on the permission, the fetch accesses can be further protected by setting the FETCHPROTx bit of the specific register to 1. If fetch access is done by the CPU to a memory where CPU fetch protection is enabled, a fetch protection violation occurs.

There are two types of fetch protection violations:

- Non-controller CPU fetch protection violation
- Controller CPU fetch protection violation

If a fetch access is made to a memory by a non-controller CPU, the violation is called a non-controller fetch protection violation. If a fetch access is made to a dedicated or shared memory by the controller CPU and FETCHPROTx is set to 1 for that memory, the violation is called a controller CPU fetch protection violation.

If a fetch protection violation occurs, the violation results in an ITRAP for CPU. A flag gets set into the appropriate access violation flag register, and the memory address for which the access violation occurred gets latched into the appropriate CPU fetch access violation address register.

### 3.12.8.2 CPU Write Protection

A CPU has write permission to a memory only if that memory is dedicated to that CPU, or if the respective subsystem is the controller for that memory (in case of GSx memory). When write accesses are allowed based on the permission, the write can be further protected by setting the CPUWRPROTx bit of the specific register to 1. If write access is done by a CPU to memory where the write is protected, a write protection violation occurs.

There are two types of CPU write protection violations:

- Non-controller CPU write protection violation
- Controller CPU write protection violation

If a write access is made to a dedicated or shared memory by the controller CPU and CPUWRPROTx is set to 1 for that memory, the violation is called a controller CPU write protection violation.

If a write protection violation occurs, write gets ignored, a flag gets set into the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched into the appropriate CPU write access violation address register. Also, an access violation interrupt is generated if enabled in the interrupt enable register.

### 3.12.8.3 CPU Read Protection

For local shared RAM, if memory is shared between the CPU and the CLA, the CPU only has access if the memory is configured as data RAM for the CLA. If the data RAM is programmed as program RAM, all the access from the CPU, including a read, are blocked and the violation is considered as a non-controller access violation.

If a read protection violation occurs, a flag gets set into the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched into the appropriate CPU read access violation address register. Also, if enabled in the interrupt enable register, an access violation interrupt is generated.

### 3.12.8.4 CLA Fetch Protection

If local shared RAM is configured as dedicated RAM for the CPU, or if the RAM is configured as data RAM for the CLA, any fetch access from the CLA to that particular LSx RAM results in a CLA fetch protection violation, which is a non-controller access violation.

If a CLA fetch protection violation occurs, the violation results in a MSTOP, a flag gets set into the appropriate access violation flag register, and the memory address for which the access violation occurred gets latched into the appropriate CLA fetch access violation address register. Also, an access violation interrupt is generated to the controller CPU if the interrupt is enabled in the interrupt enable register.

### 3.12.8.5 CLA Write Protection

If local shared RAM is configured as dedicated RAM for the CPU, or if the RAM is configured as program RAM for the CLA, any data write access from the CLA to that particular LSx RAM results in a CLA write protection violation, which is a non-controller access violation. Similarly, any data write access from CLA to CPUTOCLA or DMATTOCLA MSGRAM results in a CLA write protection violation, which is a non-controller access violation.

If a CLA write protection violation occurs, the write gets ignored, a flag gets set into the appropriate access violation flag register, and the memory address for which the access violation occurred gets latched into the appropriate CLA write access violation address register. Also, an access violation interrupt is generated to the controller CPU if the interrupt is enabled in the interrupt enable register.

### 3.12.8.6 CLA Read Protection

If local shared RAM is configured as dedicated RAM for the CPU, or if the local shared RAM is configured as program RAM for the CLA, any data read access from the CLA to that particular LSx RAM results in a CLA read protection violation, which is a non-controller access violation.

If a CLA read protection violation occurs, a flag gets set into the appropriate access violation flag register, and the memory address for which the access violation occurred, gets latched into the appropriate CLA read access violation address register. Also, an access violation interrupt is generated to the controller CPU if enabled in the interrupt enable register.

### 3.12.8.7 DMA Write Protection

The CPU1 or CPU2 DMA has write permission to a GSx memory only if the respective subsystem is controller for that memory. When write accesses from a DMA are allowed based on the permission, the write accesses can be further protected by setting the DMAWRPROTx bit of a specific register to 1. If a write access is done by the DMA to a protected memory, a write protection violation occurs.

There are two types of DMA write protection violations:

- Non-controller DMA write protection violation (applicable to GSx RAMs and DMATOC LA MSGRAM)
- Controller DMA write protection violation

If a write access is made to GSx memory by a non-controller DMA, the violation is called a non-controller write protection violation. If a write access is made to a dedicated or shared memory by a controller DMA and DMAWRPROTx is set to 1 for that memory, the violation is called a controller DMA write protection violation.

If a write protection violation occurs on CPU1, the write is ignored and a DMAERR interrupt gets generated, whereas in the case of CPU2, a write is ignored and an access violation interrupt is generated if the interrupt is enabled in the interrupt enable register. A flag gets set in the DMA access violation flag register and the memory address where the violation happened gets latched in the DMA fetch access violation address register. These are dedicated registers for each subsystem.

**Note 1:** All access protections are ignored during debug accesses. Write access to a protected memory goes through when the write access is done using the debugger, irrespective of the write protection configuration for that memory.

**Note 2:** In the case of local shared RAM, if memory is shared between the CPU and the CLA, the CPU only has access if the memory is configured as data RAM for the CLA. If the data RAM is programmed as program RAM, all the access from the CPU (including read) and data access from the CLA is blocked, and the violation is considered a non-controller access violation. If the memory is configured as dedicated to the CPU, all access from the CLA is blocked and the violation is considered a non-controller access violation.

### 3.12.9 Memory Error Detection, Correction, and Error Handling

These devices have memory error detection and correction features to satisfy safety standards requirements. These requirements warrant the addition of detection mechanisms for finite dangerous failures.

In this device, all dedicated RAMs and LSx RAMs support error correction code (ECC) protection and other shared RAMs have parity protection. The ECC scheme used is Single Error Correction Double Error Detection (SECCDED). The parity scheme used is even parity. ECC/Parity covers the data bits stored in memory as well as address.

ECC/Parity calculation is done inside the memory controller module and then calculated. ECC/Parity is written into the memory along with the data. ECC/Parity is computed for 16-bit data; hence, for each 32-bit data, there are three 7-bit ECC codes (or 3-bit parity), two of which are for data and a third one is for the address.

#### 3.12.9.1 Error Detection and Correction

Error detection is done while reading the data from memory. The error detection is performed for data as well as address. For parity memory, only a single-bit error gets detected, whereas in the case of ECC memory, along with a single-bit error, a double-bit error also gets detected. These errors are called correctable error and uncorrectable errors. The following are characteristics of these errors:

- Parity errors are always uncorrectable errors
- Single-bit ECC errors are correctable errors
- Double-bit ECC errors are uncorrectable errors
- Address ECC errors are also uncorrectable errors

Correctable errors get corrected by the memory controller module and then correct data is given back as read data to the controller. The data is also written back into the memory to prevent double-bit error due to another single-bit error at the same memory address.

---

#### Note

ECC/Parity for the address is calculated for the address offset only (based on RAM block size) of the corresponding 32-bit aligned address. In the case of LSx RAM that is a 4KB RAM block, only the 11 LSBs of the 32-bit aligned address are used. So if the address is 0x8F8F, the address ECC (or Parity) is calculated for address 0x78E (11-bit offset of the 32-bit aligned address). Similarly for a 8KB RAM block, the 12-bit address offset is used.

---

### 3.12.9.2 Error Handling

For each correctable error, the count in the correctable error count register increments by one. When the value in this count register becomes equal to the value configured into the correctable error threshold register, an interrupt is generated to the respective CPU, that is, if the interrupt is enabled in the correctable interrupt enable register. The user needs to configure the correctable error threshold register based on the system requirements. Also, the address for which the error occurred, gets latched into the controller-specific status register and a flag gets set. Each of these registers are dedicated for each CPU subsystem.

If there are uncorrectable errors, an NMI gets generated for the respective CPU. In this case, the address for which the error occurred, also gets latched into the controller-specific address status register, and a flag gets set.

[Table 3-11](#) summarizes different error situations that can arise. These need to be handled appropriately in the software, using the status and interrupt indications provided.

**Table 3-11. Error Handling in Different Scenarios**

Access Type	Error Found In	Error Type	Status Indication	Error Notification
Reads	Data read from memory	Uncorrectable Error (Single-bit error for Parity RAMs OR Double bit Error for ECC RAMs)	Yes -CPUx/CPUx.DMA/CPUx.CLA1 CPU/DMA/CLA Read Error Address Register Data returned to CPUx/ CPUx.DMA/CPUx.CLA1 is incorrect	NMI for CPUx access NMI for CPUx.DMA access NMI to CPU for CPUx.CLA1 access
Reads	Data read from memory	Single-bit error for ECC RAMs	Yes - CPUx/CPUx.DMA CPU/DMA Read Error Address Register Increment single error counter	Interrupt when error counter reaches the user programmable threshold for single errors
Reads	Address	Address error	Yes - CPUx/CPUx.DMA/CPUx.CLA1 CPU/DMA/CLA Read Address Error Register Data returned to CPUx/ CPUx.DMA/CPUx.CLA1 is incorrect	NMI to CPU for CPUx access NMI to CPU for CPUx.DMA access NMI to CPU for CPUx.CLA1 access

#### Note

In the case of an uncorrectable error during fetch on the CPU, there is the possibility of getting an ITRAP before an NMI exception, since garbage instructions enter into the CPU pipeline before the NMI gets generated.

During debug accesses, correctable as well as uncorrectable errors are masked.



### 3.12.10 Application Test Hooks for Error Detection and Correction

Since error detection and correction logic is part of safety critical logic, safety applications need to make sure that the logic is always working fine (during run time also). To enable this, different test modes are provided to generate an ECC/parity error in RAM locations. These test modes can be configured in RAM Test registers of different RAM blocks. (for example, for D0 RAM, TEST\_D0 bit in DxTEST register). Different test modes are for different usage. In test mode, the user can modify the data bits (without modifying the ECC/Parity bits) or ECC/Parity bits directly. Using this feature, an ECC/Parity error can be injected into data. Since an uncorrectable error generates NMI, some users can avoid generating this during test mode and one of the test modes (11) is provided where NMI generation gets disabled. This mode is just like the functional mode except NMI generation on an uncorrectable error.

#### Note

The memory map for ECC/Parity bits and data bits are the same. The user must choose a different test mode (10) to access ECC/Parity bits.

The following tables show the bit mapping for the ECC and Parity bits when the bits are read in RAMTEST mode using their respective addresses.

**Table 3-12. Mapping of ECC Bits in Read Data from ECC/Parity Address Map**

Data Bits Location in Read Data	Content (ECC Memory)
6:0	ECC Code for lower 16 bits of data
7	Not Used
14:8	ECC Code for upper 16 bits of data
15	Not Used
22:16	ECC Code for address
31:23	Not Used

**Table 3-13. Mapping of Parity Bits in Read Data from ECC/Parity Address Map**

Data Bits Location in Read Data	Content (Parity Memory)
0	Parity for lower 16 bits of data
7:1	Not Used
8	Parity for upper 16 bits of data
15:9	Not Used
16	Parity for address
31:17	Not Used

Following is the sequence that can be followed to test the ECC/parity logic:

- Set the test mode to 01 or 10, depending on whether data field or ECC/parity field needs to be written.
- Write the data pattern into the memory.
- Set the test mode to 11 to read from memory and exercise the ECC/parity logic.
- Check the test log registers to verify the correctness of the logic.
- The above sequence can be repeated for any number of data patterns.
- Once the test is complete, re-initialize the locations used in test, and set the test mode to 00 that changes the RAM block back into functional mode.

### 3.12.11 ROM Test

ROMs are read-only memory, unlike RAMs, data or parity bits cannot be modified to introduce errors for diagnostic coverage of parity checking logic. The following method is used to check health of parity checking logic in ROMs.

- Added duplicate Parity check logic and feed the same data into duplicate parity checker
- Generate uncorrectable error if parity check status of these two separate parity checkers do not match

The probability of both circuits having fault is unlikely; hence, Parity Errors are certainly detected.

To generate the error, a test bit FORCE\_ERROR is added. When the FORCE\_ERROR bit is set, the parity bit going to one of the party checkers is inverted; thereby, introducing an uncorrectable error. An uncorrectable error is generated only if there is an error on all parity checkers: address, data [15:0], and data [31:16]. This makes sure that all three parity checkers are working as expected. See [Figure 3-19](#).




Figure 3-19. ROM Parity Checking Logic

### 3.12.12 RAM Initialization

To make sure that read/fetch from uninitialized RAM locations do not cause ECC or parity errors, the RAM\_INIT feature is provided for each memory block. Using this feature, any RAM block can be initialized with 0x0 data and the respective ECC/Parity bits accordingly. This can be initiated by setting the INIT bit to 1 for the specific RAM block in the INIT registers. To check the status of RAM initialization, software must poll the INITDONE bit for that RAM block in the INITDONE register to be set. Unless this bit gets set, no access must be made to that RAM memory block.

In the case of GSx memory, only the CPU of the subsystem that is configured as the controller for the particular GSx RAM block can initiate the RAM initialization.

#### Note

None of the controllers must access the memory while initialization is taking place. If memory is accessed before RAMINITDONE is set, the memory read/write as well as initialization does not happen correctly.

### 3.13 JTAG

Gel files perform certain initialization tasks. This helps the users in a debug environment. However, when executed standalone (without the emulator connected), the application does not work as expected, since there is no gel file to perform those initializations. For example, the gel file disables the watchdog. If user code does not service the watchdog in the application (or fails to disable the watchdog), there is a difference in how the application behaves with the debugger and without.

Common tasks performed by the gel files (but not boot-ROM):

- On Reset:
  - Disable Flash ECC on some devices.
    - Disabling ECC only when using Flash API functions, see the Flash API User Guide for details. Otherwise, TI suggests to always program ECC and enable ECC-check.
  - Disable Watchdog
  - Enable CLA clock
  - Select real-time mode or C28x mode
- On Restart:
  - Select real-time mode or C28x mode
  - Clear IER and IFR
- On Target Connect:
  - Select real-time mode or C28x mode

For more information, see [C2000 MCU JTAG Connectivity Debug](#).

#### 3.13.1 JTAG Noise and TAP\_STATUS

The TAP\_STATUS register reflects the status of the JTAG TAP at any given time. Normally when no JTAG is connected to the device, the status can be IDLE. In some cases with excessive PCB noise, there can be unwanted TMS and TCK toggles that take JTAG out of the IDLE state. When persistent, this can ultimately lead to unwanted activation of the JTAG Boundary Scan or some other JTAG mode that can interfere with the intended application. To avoid this scenario, place strong enough pull resistors on the board to prevent noise from activating JTAG. As a debug tool, the TAP\_STATUS register can be polled by the application code to detect if this is a cause of device disturbance. The SOFTPRES40[JTAG\_nTRST] register can also be used to reset the JTAG TAP through software. Use this reset register with caution, as this prevents connecting a debugger unless the code qualifies writes to this register with some other GPIO state or other means to distinguish between noise and debugger accesses.

The TAP\_CONTROL register can be used to disable the TAP state machine's control of the device. Using the TAP\_CONTROL register can help to prevent noise from activating JTAG.

### 3.14 Live Firmware Update (LFU)

This device includes hardware hooks to streamline firmware updates. These hardware hooks enable seamless switching from the old firmware to the new firmware without resetting the application.

This section discusses the Live Firmware Update (LFU) and the hardware features present on the device to support LFU.

#### 3.14.1 LFU Background

End equipment like Server Power Supply (PSU) are high availability systems that need to have minimum downtime, even during firmware upgrades. Firmware upgrades are essential to add additional functionality, enhance performance and fix software bugs/vulnerabilities. LFU helps update firmware while the application is running, thus eliminating downtime (with respect to critical real-time interrupts) and also providing a more cost-effective alternative compared to manually updating firmware.

LFU has traditionally been implemented in the C2000 family of MCUs using software-only techniques. This impacts LFU switchover time, which is the time to switchover to new firmware once the transition has begun.

User application code initiates this transition, typically by jumping to an entry point in the new firmware. There, a compiler provided initialization routine specific to LFU is called. This initializes user-specified data variables. When execution arrives in main() of the new application, user application code performs minimal initialization to get the new application running.

### 3.14.2 LFU Switchover Steps

A simplified representation of the LFU switchover is shown in [Figure 3-20](#), and is described in the following steps:

1. In typical systems, a host – typically a PC or another MCU, initiates LFU (depicted as LFU Request) on the application MCU (in this case, the C2000 MCU) that is executing the real-time control application. This initiates the Flash Program sequence in the application MCU. This runs as a background process even as the application MCU continues executing firmware (depicted as Firmware - 1).
2. Since the compiler can move existing PIE vectors and function pointers to new locations between firmware versions, or PIE vectors or function pointers can get added or removed between firmware versions, the user application code needs to manage these properly and efficiently during LFU. In the absence of Flash remapping (where different Flash memory banks can be mapped to the same address), PIE vector table remapping, that is “swapping” and RAM memory block swapping are features supported on the device. Without swapping, the user application code needs to individually update each PIE vector and each function pointer, adding valuable cycles to the LFU switchover time. With swapping, prior to LFU switchover, the user application code can populate a different PIE vector table (depicted as PIE Swap Memory Update) and a different LS RAM region (depicted as LSx Swap Memory Update).
3. When complete, at an appropriate time (depicted as LFU Switchover – waiting for appropriate time), the user application code initiates the transition to new firmware. Once the compiler LFU initialization routine completes and transfers execution to the new application (depicted as Firmware – 2), the user application code needs to perform necessary initialization before the new application can begin running. Since PIE vectors and function pointers have already been populated in the “swap” locations, all that is required is a PIE vector table swap and LSx RAM Memory Swap (depicted as PIE Vector Swap, LSx Memory Swap).




Figure 3-20. Simplified LFU Representation

### 3.14.3 Device Features Supporting LFU

The new hardware capabilities implemented in the device to support LFU are:

1. Multi-Bank Flash
2. PIE Vector Table Swap
3. LS0/LS1 RAM Memory Swap for CPU1
4. D2/D3 RAM Memory Swap for CPU2

#### 3.14.3.1 Multi-Bank Flash

The device has up to three Flash banks, each of size 128KB. With multiple banks, it is possible to Program/Erase a bank while other banks are in read mode.

#### 3.14.3.2 PIE Vector Table Swap

The device contains an additional PIE vector table, in addition to the typical PIE vector table that is present. This allows PIE vector addresses for the new firmware to be populated prior to the LFU switchover. During LFU switchover, a simple swap operation which activates the PIE vector swap table and deactivates the previously active PIE vector table is initiated by user application code, and this operation takes just 1 CPU clock cycle. To initiate the swap, user application code sets `LFUConfig.PieVectorSwap = 1`. The PIE vector table swap features are also implemented on a redundant PIE vector table implemented for safety. Therefore, to implement PIE vector table swap, the sizes of PIE vector memory and redundant PIE vector memory are both doubled.

The changes are summarized in [Figure 3-21](#). In previous devices, PIE vector RAM and redundant PIE vector RAM are present. In this device, these are duplicated. There are now four physical PIE vector RAM memories – Block A, Block B, Block C, and Block D. By default, Block A and Block B are *active*, and are mapped to addresses `0x0000_0D00-0x0000_0EFF` and `0x0100_0D00-0x0100_0EFF` respectively. Block C and Block D are *inactive*, and are mapped to addresses `0x0100_0900-0x0100_0AFF` and `0x0100_0B00-0x0100_0CFF`, respectively.

When user application code initiates a PIE vector table swap by setting `LFUConfig.PieVectorSwap = 1`, Block C and Block D *become active*, and are mapped to addresses `0x0000_0D00-0x0000_0EFF` and `0x0100_0D00-0x0100_0EFF` respectively. Block A and Block B *become inactive*, and are mapped to addresses `0x0100_0900-0x0100_0AFF` and `0x0100_0B00-0x0100_0CFF`, respectively.

Thus, note that the active addresses are always `0x0000_0D00-0x0000_0EFF`, and `0x0100_0D00-0x0100_0EFF` (for redundancy). The inactive addresses are always `0x0100_0900-0x0100_0AFF`, and `0x0100_0B00-0x0100_0CFF` (for redundancy). As mentioned above, prior to the LFU switchover, the user application code needs to write to the inactive addresses with the PIE vector locations corresponding to the new firmware.

The register bit `LFUStatus.PieVectorSwap` provides the status of Pie Vector Swap.

Writes to addresses `0x0000_0D00-0x0000_0EFF` update both the currently active block and the redundant counterpart. Writes to addresses `0x0100_0900-0x0100_0AFF` update both the currently inactive block and the redundant counterpart.

Reads from addresses `0x0000_0D00-0x0000_0EFF` issue reads from both addresses `0x0000_0D00-0x0000_0EFF` and the redundant counterpart `0x0100_0D00-0x0100_0EFF`. The read values are compared and any data mismatches generate the same error response as that of the existing PIE vector fetch mismatch (refer to `PIEVERRADDR`). A read from or write to the redundant PIE vector RAM (`0x0100_0D00-0x0100_0EFF` or `0x0100_0B00-0x0100_0CFF`) impacts only the redundant PIE vector RAM.




Figure 3-21. PIE Vector Table Swap

### 3.14.3.3 LS0/LS1 RAM Memory Swap for CPU1


Similar to PIE Vector Table Swap, LS0 and LS1 physical RAM memory blocks can also be swapped. LS0/LS1 memory swapping is for CPU1. The memory architecture is similar to PIE vector table swap, and is shown in Figure 3-22. By default, physical Block 1 is assigned to addresses 0x8000-0x87FF (that is, the address range for LS0), and physical Block 2 is assigned to addresses 0x8800-0x8FFF (that is, the address range for LS1). By configuring LFUConfig.LS01Swap = 1, user application code can execute a swap, where physical *Block 2* is now assigned to addresses 0x8000-0x87FF (that is, the address range for LS0), and physical *Block 1* is now assigned to addresses 0x8800-0x8FFF (that is, the address range for LS1).

If physical memory Block 1 contains function pointers for the current firmware, the same relative locations in physical memory Block 2 can be populated with function pointers for the new firmware prior to LFU switchover. During LFU switchover, a simple swap operation is initiated by user application code, and this operation takes just 1 CPU clock cycle. This allows user application code to always have function pointers in LS0, yet have two different physical blocks that can map to the LS0 address range.

For example, if current firmware contains 10 function pointers present at the start of Block 1 (LS0 address space). If the new firmware contains the same 10 function pointers that now need to be updated, the user application code can place these at the start of Block 2 (LS1 address space) prior to LFU switchover. During LFU switchover, the user application code can execute a LS0/LS1 RAM memory swap, where the physical RAM block previously mapped to the LS1 address space is now mapped to the LS0 address space, and hence can be used seamlessly for function pointer addressing for the new firmware.

The register bit LFUStatus.LS01Swap provides the status of LS0/LS1 RAM memory swap.





**Figure 3-22. LS0/LS1 RAM Memory Swap**

### 3.14.3.3.1 Applicability to CLA LFU

The device does not support a swap table for the CLA task vectors (MVECTs). CLA LFU is implemented typically on the CPU side, where the MVECTs are updated sequentially at an appropriate time. The techniques for when to update the MVECTs are described in the LFU system reference design guide, but is noted that the approach is different from the CPU PIE vector table case, where a simple single cycle swap achieves the switch to the new PIE vector table.

For the LS0/LS1 RAM memory swap feature to be useful for CLA LFU switchover, two conditions need to be satisfied:

- CLA code has to fit into a single LSx block. The MVECT table contains CLA task vectors, whose addresses correspond to locations in the LSx block. For example, if the current firmware CLA code is present in LS0, MVECTs points to various locations in LS0. If the new firmware CLA code is present in LS1, MVECTs points to various locations in LS1.
- When switching over from current to new firmware, the MVECTs needs to be updated, unless the MVECTs reside at the same relative location in both LS0 and LS1. If that is the case, then simply swapping LS0/LS1 RAM memory blocks effectively updates the MVECT table, without the need to sequentially update the MVECTs.

### 3.14.3.4 D2/D3 RAM Memory Swap for CPU2

For CPU2, D2 and D3 physical RAM memory blocks can be swapped. The memory architecture is shown in [Figure 3-23](#). By default, physical Block 1 is assigned to addresses 0x8000-0x9FFF (that is, the address range for D2), and physical Block 2 is assigned to addresses 0xA000-0xCFFF (that is, the address range for D3). By configuring LFUConfig.D23Swap = 1, user application code can execute a swap, where physical *Block 2* is now assigned to addresses 0x8000-0x9FFF (that is, the address range for D2), and physical *Block 1* is now assigned to addresses 0xA000-0xCFFF (that is, the address range for D3).

If physical memory Block 1 contains function pointers for the current firmware, the same relative locations in physical memory Block 2 can be populated with function pointers for the new firmware prior to LFU switchover. During LFU switchover, a simple swap operation is initiated by user application code, and this operation takes just 1 CPU clock cycle. This allows user application code to always have function pointers in D2, yet have two different physical blocks that can map to the D2 address range.

For example, if current firmware contains 10 function pointers present at the start of Block 1 (D2 address space). If the new firmware contains the same 10 function pointers that now need to be updated, the user application code can place these at the start of Block 2 (D3 address space) prior to LFU switchover. During LFU switchover, the user application code can execute a D2/D3 RAM memory swap, where the physical RAM block previously mapped to the D3 address space is now mapped to the D2 address space, and hence can be used seamlessly for function pointer addressing for the new firmware.

The register bit LFUStatus.D23Swap provides the status of D2/D3 RAM memory swap.




Figure 3-23. D2/D3 RAM Memory Swap

### 3.14.3.5 Additional Points Pertaining to LS0/LS1 and D2/D3 RAM Memory Swap

1. LFU registers can be accessed from both CPU and CLA.
2. Only LS0 and LS1 blocks can be swapped for CPU1 and only D2 and D3 memories can be swapped for CPU2. LS2 to LS9 and DS4, D5 blocks cannot be swapped.
3. LS0/LS1 and D2/D3 blocks have parity protection.
4. For dual core devices, the respective Dx memory (D2, D3, D4, D5) is mapped to CPU2 address space and the LFUConfig.D23Swap bit can be used to swap the D2 and D3 blocks when MCUCNF0.DUAL\_CORE = '1' and MCUCNF1.MSEL\_Dx = '1'. For other configurations, writing to LFUConfig.D23Swap bit does not have any effect.
5. A number of LSx RAM registers are available to the user application code to configure options such as controller select (LSxMSEL.MSEL\_LS0, LSxMSEL.MSEL\_LS1), fetch protect (LSxACCPROT0.FETCHPROT\_LS0, LSxACCPROT0.FETCHPROT\_LS1), write protect (LSxACCPROT0.CPUWRPROT\_LS0, LSxACCPROT0.CPUWRPROT\_LS1), CLA program memory (LSxCLAPGM.CLAPGM\_LS0, LSxCLAPGM.CLAPGM\_LS1). These register bits indicate the status of the memory block that is deemed as LS0 (CPU address 0x8000 to 0x87FF) and LS1 (CPU address 0x8800 to 0x8FFF) at any point of time. When a LS0/LS1 RAM memory swap occurs, the corresponding control/status bits are also automatically swapped.
6. Service all pending errors (access violation, ECC, parity) associated with memory before initiating a LS0/LS1 and D2/D3 RAM memory swap.
7. LS0/LS1 and D2/D3 RAM memory swap must be initiated only after completion of RAM initialization for LS0/LS1 or D2/D3 memories (LSxINITDONE.INITDONE\_LS0 = 1, LSxINITDONE.INITDONE\_LS1 = 1, DxINITDONE.INITDONE\_D2 = 1, DxINITDONE.INITDONE\_D3 = 1).
8. LS0/LS1 RAM memory swap must not be initiated when RAM-test (LSxTEST.TEST\_LS0 = 1 or LSxTEST.TEST\_LS1 = 1) is in progress for LS0 or LS1 blocks. D2/D3 RAM memory swap must not be initiated when RAM-test (DxTEST.TEST\_D2 = 1 or DxTEST.TEST\_D3 = 1) is in progress for D2 or D3 blocks.
9. With DCSM security on the device, in general, LS0/LS1 or D2/D3 RAM blocks can be assigned to different security zones. However, with LS0/LS1 or D2/D3 RAM memory swaps, different physical RAM blocks can get mapped to the same address space. Application software must therefore make sure that both LS0/LS1 or D2/D3 have the same security settings (for example, zone, EXE protection), if there is a plan to implement LS0/LS1 or D2/D3 RAM memory swap. Hardware logic is implemented on the device to prevent swap of LS0/LS1 or D2/D3, if the blocks have different security configurations.
10. To prevent security vulnerabilities, LS0/LS1 or D2/D3 RAM memory swap is not allowed if the memory swap is initiated by code from a different zone. For example,
  - a. if LS0 and LS1 are part of Zone1, swap is not allowed if code that initiates the swap resides in Zone2 or unsecure zone
  - b. if LS0 and LS1 are part of Zone2, swap is not allowed if code that initiates the swap resides in Zone1 or unsecure zone
  - c. if LS0 and LS1 are part of the same zone that is unsecure, swap is allowed in all cases irrespective of where the code that initiates the swap resides
  - d. if LS0 and LS1 are part of the same zone and the zone is unlocked, the swap can be initiated from code residing anywhere (including from the debugger)
11. Once swap is initiated, the swap happens in the next cycle itself, subject to the swap meeting the security requirements mentioned above. After initiation of a swap, application software must check if the swap was correctly configured by checking the LFUStatus.LS01Swap status register. Consistency between LFUStatus.LS01Swap and LFUConfig.LS01Swap helps determine if the swap was correctly configured. If LFUStatus.LS01Swap does not match LFUConfig.LS01Swap, LFUConfig.LS01Swap needs to be cleared by the user application code.
12. Since the logical address accessed by BGCRC changes with LS0/LS1 or D2/D3 RAM memory swap, the computed CRC values for these memories need to be updated after the LS0/LS1 or D2/D3 RAM memory swap.

### 3.14.4 LFU Switchover

After the new firmware has been programmed to Flash, the user application code needs to determine when appropriate to switchover to the new firmware. The techniques to determine this differ between real-time critical firmware running on the CPU and CLA. These techniques are beyond the scope of this document and are described in detail in the LFU system reference design guide.

The device supports two register bits that can be set or reset to indicate that LFU switchover is in progress on the CPU (LFUConfig.LFU\_CPU) and CLA (LFUConfig.LFU\_CLA1). These bits do not impact any hardware logic on the device. For example, LFUConfig.LFU\_CPU can be set by user application code at the start of switchover, and then tested in the initialization code in main(). This can enable only LFU switchover specific initialization to be performed (for example, PIE vector table swap, LS0/LS1 RAM memory swap), while bypassing all other initialization that typically happens after a device reset.

### 3.14.5 LFU Resources

The following are additional LFU resources available.

- [Live Firmware Update Without Device Reset on C2000™ MCUs User's Guide](#)
- [Live Firmware Update With Device Reset on C2000™ MCUs User's Guide](#)
- [Live Firmware Update Reference Design with C2000™ Real-Time MCUs](#)

## 3.15 System Control Register Configuration Restrictions

Memory-mapped registers in System Control operate on the INTOSC1 clock domain; hence, any CPU writes to these registers requires a delay between subsequent writes otherwise the second write can be lost. The application needs to take this into consideration and check the SYNCBUSY and SYNCBUSYWD status registers after every write to the registers that are mentioned in [Table 3-14](#).

**Table 3-14. System Control Registers Impacted**

Registers Requiring Delay After Every Write
AUXCLKDIVSEL
AUXPLLMULT
CLBCLKCTL
ETHERCATCLKCTL
PERCLKDIVSEL
SYSCLKDIVSEL
SYSPLLCTL1
SYSPLLMULT
XCLKOUTDIVSEL
XTALCR
CLKSRCCTL1
CLKSRCCTL2
CLKSRCCTL3
CPU1TMR2CTL
CPU2TMR2CTL
WDCR

### 3.16 MCU Configuration (MCUCNFx)

MCU Configuration registers (MCUCNFx) have been implemented to enable customers to emulate a sub-set device on a super-set device. Table 3-15 shows the list of the available MCUCNF registers and the sub-set features that can be emulated. See the MCUCNFx register descriptions for more details. This feature only works when emulating a sub-set device on a super-set device but not the other way around.

**Table 3-15. MCUCNF Registers**

Register	Feature to Modify
MCUCNF0	Dual to Single core
MCUCNF1	D2 - D5 CPU1/CPU2 memory allocation
MCUCNF2	With EtherCAT to no EtherCAT
MCUCNF3	Flash Bank1 sector allocation if bank is present
MCUCNF4	Flash Bank2 sector allocation if bank is present
MCUCNF5	Flash Bank3 sector allocation if bank is present
MCUCNF6	Flash Bank4 sector allocation if bank is present
MCUCNF7	Flash Bank5 sector allocation if bank is present

### 3.17 Software

#### 3.17.1 SYSTL Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/sysctl

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

##### 3.17.1.1 Missing clock detection (MCD) - SINGLE\_CORE

FILE: sysctl\_ex1\_missing\_clock\_detection.c

This example demonstrates the missing clock detection functionality and the way to handle it. Once the MCD is simulated by disconnecting the OSCCLK to the MCD module an NMI would be generated. This NMI determines that an MCD was generated due to a clock failure which is handled in the ISR.

Before an MCD the clock frequency would be as per device initialization (200Mhz). Post MCD the frequency would move to 10Mhz or INTOSC1.

The example also shows how we can lock the PLL after missing clock, detection, by first explicitly switching the clock source to INTOSC1, resetting the missing clock detect circuit and then re-locking the PLL. Post a re-lock the clock frequency would be 200Mhz but using the INTOSC1 as clock source.

##### External Connections

- None.

##### Watch Variables

- *fail* - Indicates that a missing clock was either not detected or was not handled correctly.
- *mcd\_clkfail\_isr* - Indicates that the missing clock failure caused an NMI to be triggered and called an the ISR to handle it.
- *mcd\_detect* - Indicates that a missing clock was detected.
- *result* - Status of a successful handling of missing clock detection

##### 3.17.1.2 XCLKOUT (External Clock Output) Configuration - SINGLE\_CORE

FILE: sysctl\_ex2\_xclkout.c

This example demonstrates how to configure the XCLKOUT pin for observing internal clocks through an external pin, for debugging and testing purposes.

In this example, we are using INTOSC1 as the XCLKOUT clock source and configuring the divider as 8. Expected frequency of XCLKOUT = (INTOSC1 freq)/8 = 10/8 = 1.25MHz

View the XCLKOUT on GPIO73 using an oscilloscope.

### 3.17.2 MEMCFG Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/memcfg

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 3.17.2.1 Correctable & Uncorrectable Memory Error Handling

FILE: memcfg\_ex1\_error\_handling.c

This example demonstrates error handling in case of various erroneous memory read/write operations. Error handling in case of CPU read/write violations, correctable & uncorrectable memory errors has been demonstrated. Correctable memory errors & violations can generate SYS\_INT interrupt to CPU while uncorrectable errors lead to NMI generation.

##### External Connections

- None

##### Watch Variables

- *testStatusGlobal* - Equivalent to *TEST\_PASS* if test finished correctly, else the value is set to *TEST\_FAIL*
- *errCountGlobal* - Error counter

#### 3.17.2.2 Shared RAM Management (CPU1) - C28X\_DUAL

FILE: memcfg\_ex1\_ram\_management\_cpu1.c

This example shows how to assign shared RAM for use by both the CPU2 and CPU1 core. Shared RAM regions are defined in both the CPU2 and CPU1 linker files. In this example GS0 and GS4 are assigned to/owned by CPU2. The remaining shared RAM regions are owned by CPU1.

In this example, a pattern is written to cpu1RWArray and then an IPC flag is sent to notify CPU2 that data is ready to be read. CPU2 then reads the data from cpu2RArray and writes a modified pattern to cpu2RWArray. Once CPU2 acknowledges the IPC flag, CPU1 reads the data from cpu1RArray and compares with expected result.

A timer ISR is also serviced in both CPUs. The ISRs are copied into the shared RAM region owned by the respective CPUs. Each ISR toggles a GPIO. Watch the GPIOs on an oscilloscope, or if using the controlCARD, watch LED1 and LED2 blink at different rates.

Following are the memory allocation details of CPU Timer interrupt ISRs & read(R)/read write(RW) arrays in CPU1 & CPU2 as configured in the example.

- cpu1RWArray[] is mapped to shared RAM GS1
- cpu1RArray[] is mapped to shared RAM GS0
- cpu2RArray[] is mapped to shared RAM GS1
- cpu2RWArray[] is mapped to shared RAM GS0
- cpuTimer0ISR in CPU2 is copied to shared RAM GS4, toggles LED1
- cpuTimer0ISR in CPU1 is copied to shared RAM GS3, toggles LED2

NOTE: In the default CPU2 linker cmd file, GS4, FLASH\_BANK3 and FLASH\_BANK4 are used for allocating various CPU2 sections. The CPU1 application assigns the ownership of these memory regions to CPU2. Please note that CPU2 .out file can be loaded only after CPU1 completes this configuration

The erase setting (CPU1/CPU2 On-Chip Flash -> erase setting) needs to be configured as selected banks only (Choose the corresponding BANKS allocated for CPUs) or necessary sectors only before loading CPU1/ CPU2.out file (This is applicable only for FLASH configuration)



### Watch Variables

- error Indicates that the data written is not correctly received by the other CPU.

#### 3.17.2.3 Shared RAM Management (CPU2) - C28X\_DUAL

FILE: memcfg\_ex1\_ram\_management\_cpu2.c

This example shows how to assign shared RAM for use by both the CPU2 and CPU1 core. Shared RAM regions are defined in both the CPU2 and CPU1 linker files. In this example GS0 and GS4 are assigned to/owned by CPU2. The remaining shared RAM regions are owned by CPU1.

In this example, a pattern is written to cpu1RWArray and then an IPC flag is sent to notify CPU2 that data is ready to be read. CPU2 then reads the data from cpu2RArray and writes a modified pattern to cpu2RWArray. Once CPU2 acknowledges the IPC flag, CPU1 reads the data from cpu1RArray and compares with expected result.

A timer ISR is also serviced in both CPUs. The ISRs are copied into the shared RAM region owned by the respective CPUs. Each ISR toggles a GPIO. Watch the GPIOs on an oscilloscope, or if using the controlCARD, watch LED1 and LED2 blink at different rates.

Following are the memory allocation details of CPU Timer interrupt ISRs & read(R)/read write(RW) arrays in CPU1 & CPU2 as configured in the example.

- cpu1RWArray[] is mapped to shared RAM GS1
- cpu1RArray[] is mapped to shared RAM GS0
- cpu2RArray[] is mapped to shared RAM GS1
- cpu2RWArray[] is mapped to shared RAM GS0
- cpuTimer0ISR in CPU2 is copied to shared RAM GS4, toggles LED1
- cpuTimer0ISR in CPU1 is copied to shared RAM GS3, toggles LED2

#### 3.17.3 NMI Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/nmi

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

##### 3.17.3.1 NMI handling - C28X\_DUAL

FILE: nmi\_ex1\_cpu1handling.c

This example demonstrates how to handle an NMI.

The watchdog of CPU2 is configured to reset the core once the watchdog overflows and in the CPU1 the NMI is triggered. The NMI status is read and is verified to be due to CPU2 Watchdog reset. The NMI ISR reboots the CPU2 core and the process is repeated.

NOTE: In the default CPU2 linker cmd file, GS4, FLASH\_BANK3 and FLASH\_BANK4 are used for allocating various CPU2 sections. The CPU1 application assigns the ownership of these memory regions to CPU2. Please note that CPU2 .out file can be loaded only after CPU1 completes this configuration

The erase setting (CPU1/CPU2 On-Chip Flash -> erase setting) needs to be configured as selected banks only (Choose the corresponding BANKS allocated for CPUs) or necessary sectors only before loading CPU1/ CPU2.out file (This is applicable only for FLASH configuration)

### Watch Variables

- nmi\_isr\_count Indicates the number of times the NMI ISR was hit because of CPU2 watchdog reset.

##### 3.17.3.2 Watchdog Reset - C28X\_DUAL

FILE: nmi\_ex1\_cpu2wdreset.c

This example shows how to configure the watchdog to reset CPU2 which will trigger an NMI in CPU1. LED1 is toggled at the start of main indicating CPU reset.

### External Connections

- None.

### Watch Variables

- loopCount - The number of loops performed while not in ISR

### 3.17.4 TIMER Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/timer

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 3.17.4.1 CPU Timers - SINGLE\_CORE

FILE: timer\_ex1\_cputimers.c

This example configures CPU Timer0, 1, and 2 and increments a counter each time the timer asserts an interrupt.

### External Connections

- None

### Watch Variables

- cpuTimer0IntCount
- cpuTimer1IntCount
- cpuTimer2IntCount

#### 3.17.4.2 CPU Timers - SINGLE\_CORE

FILE: timer\_ex2\_cputimers\_syscfg.c

This example configures CPU Timer0, 1, and 2 and increments a counter each time the timer asserts an interrupt.

The interrupt priorities are configured as follows :

- RTINT Threshold = 15
- Timer 0 Interrupt priority = 10 -> RTINT
- Timer 1 Interrupt priority = 20 -> INT
- Timer 2 Interrupt priority = 30 -> INT

Sysconfig inserts the required attributes to the ISR functions to inform the compiler that the function is an interrupt / realtime interrupt.

### External Connections

- None

### Watch Variables

- cpuTimer0IntCount
- cpuTimer1IntCount
- cpuTimer2IntCount

### 3.17.5 WATCHDOG Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/watchdog

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 3.17.5.1 Watchdog - SINGLE\_CORE

FILE: watchdog\_ex1\_service.c

This example shows how to service the watchdog or generate a watchdog interrupt using the watchdog. By default the example will generate a watchdog interrupt. To service the watchdog and not generate the interrupt, uncomment the SysCtl\_serviceWatchdog() line in the main for loop.

#### External Connections

- None.

#### Watch Variables

- ISRCCount - The number of times entered into the watchdog ISR
- loopCount - The number of loops performed while not in ISR

### 3.18 System Control Registers

This section describes the various System Control Registers.

#### 3.18.1 SYSCCTRL Base Address Table

**Table 3-16. SYSCCTRL Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
CpuTimer0Regs	CPUTIMER_REGS	CPUTIMER0_BASE	0x0000_0C00	YES	-	-	YES	-	-
CpuTimer1Regs	CPUTIMER_REGS	CPUTIMER1_BASE	0x0000_0C08	YES	-	-	YES	-	-
CpuTimer2Regs	CPUTIMER_REGS	CPUTIMER2_BASE	0x0000_0C10	YES	-	-	YES	-	-
PieCtrlRegs	PIE_CTRL_REGS	PIECTRL_BASE	0x0000_0CE0	YES	-	-	YES	-	-
PieVectTableMain	PIE_VECT_TABLE	PIEVECTTABLEMAIN_BASE	0x0000_0D00	YES	-	-	YES	-	-
PieVectTableExtension	PIE_VECT_TABLE	PIEVECTTABLEEXTENSION_BASE	0x0000_0E00	YES	-	-	YES	-	-
WdRegs	WD_REGS	WD_BASE	0x0000_7000	YES	-	-	YES	-	YES
NmiIntruptRegs	NMI_INTRUPT_REGS	NMI_BASE	0x0000_7060	YES	-	-	YES	-	YES
XintRegs	XINT_REGS	XINT_BASE	0x0000_7070	YES	-	-	YES	-	YES
SyncSocRegs	SYNC_SOC_REGS	SYNCSOC_BASE	0x0000_78F8	YES	-	-	-	-	YES
Cpu1DmaClasrcSelRegs, Cpu2DmaClasrcSelRegs	CPU1_DMA_CLA_SRC_SEL_REGS, CPU2_DMA_CLA_SRC_SEL_REGS	CPU1DMACLASRCSEL_BASE, CPU2DMACLASRCSEL_BASE	0x0000_7980	YES	-	-	YES	-	YES
DevCfgRegs	DEV_CFG_REGS	DEVCFG_BASE	0x0005_D000	YES	-	-	YES	-	YES
ClkCfgRegs	CLK_CFG_REGS	CLKCFG_BASE	0x0005_D200	YES	-	-	YES	-	YES
Cpu1SysRegs, Cpu2SysRegs	CPU1_SYS_REGS, CPU2_SYS_REGS	CPU1SYS_BASE, CPU2SYS_BASE	0x0005_D300	YES	-	-	YES	-	YES
Cpu1SysStatusRegs, Cpu2SysStatusRegs	CPU1_SYS_STATUS_REGS, CPU2_SYS_STATUS_REGS	CPU1SYSSTATUS_BASE, CPU2SYSSTATUS_BASE	0x0005_D400	YES	-	-	YES	-	YES
Cpu1PeriphAcRegs, Cpu2PeriphAcRegs	CPU1_PERIPH_AC_REGS, CPU2_PERIPH_AC_REGS	CPU1PERIPHAC_BASE, CPU2PERIPHAC_BASE	0x0005_D500	YES	-	-	YES	-	YES
MemCfgRegs	MEM_CFG_REGS	MEMCFG_BASE	0x0005_F400	YES	-	-	YES	-	YES

**Table 3-16. SYSCTRL Base Address Table (continued)**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
AccessProtectionRegs	<a href="#">ACCESS_PROTECTION_REGS</a>	ACCESSPROTECTION_BASE	0x0005_F500	YES	-	-	YES	-	YES
MemoryErrorRegs	<a href="#">MEMORY_ERROR_REGS</a>	MEMORYERROR_BASE	0x0005_F540	YES	-	-	YES	-	YES
RomWaitStateRegs	<a href="#">ROM_WAIT_STATE_REGS</a>	ROMWAITSTATE_BASE	0x0005_F580	YES	-	-	YES	-	YES
TestErrorRegs	<a href="#">TEST_ERROR_REGS</a>	TESTERROR_BASE	0x0005_F590	YES	-	-	YES	-	YES
UidRegs	<a href="#">UID_REGS</a>	UID_BASE	0x0007_2168	YES	-	-	-	-	-

### 3.18.2 LFU Base Address Table

**Table 3-17. LFU Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
Cpu1LfuRegs, Cpu2LfuRegs	<a href="#">CPU1_LFU_REGS</a> , <a href="#">CPU2_LFU_REGS</a>	CPU1LFU_BASE, CPU2LFU_BASE	0x0000_7FE0	YES	-	YES	YES	-	YES

### 3.18.3 CPUTIMER\_REGS Registers

Table 3-18 lists the memory-mapped registers for the CPUTIMER\_REGS registers. All register offset addresses not listed in Table 3-18 should be considered as reserved locations and the register contents should not be modified.

**Table 3-18. CPUTIMER\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	TIM	CPU-Timer, Counter Register		<a href="#">Go</a>
2h	PRD	CPU-Timer, Period Register		<a href="#">Go</a>
4h	TCR	CPU-Timer, Control Register		<a href="#">Go</a>
6h	TPR	CPU-Timer, Prescale Register		<a href="#">Go</a>
7h	TPRH	CPU-Timer, Prescale Register High		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-19 shows the codes that are used for access types in this section.

**Table 3-19. CPUTIMER\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
Reset or Default Value		
-n		Value after reset or the default value

### 3.18.3.1 TIM Register (Offset = 0h) [Reset = 0000FFFFh]

TIM is shown in [Figure 3-24](#) and described in [Table 3-20](#).

Return to the [Summary Table](#).

CPU-Timer, Counter Register

**Figure 3-24. TIM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSW																LSW															
R/W-0h																R/W-FFFFh															

**Table 3-20. TIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	MSW	R/W	0h	<p>CPU-Timer Counter Registers</p> <p>The TIMH register holds the high 16 bits of the current 32-bit count of the timer. The TIMH:TIM decrements by one every (TDDRH:TDDR+1) clock cycles, where TDDRH:TDDR is the timer prescale dividedown value. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers. The timer interrupt (TINT) signal is generated.</p> <p>Reset type: SYSRSn</p>
15-0	LSW	R/W	FFFFh	<p>CPU-Timer Counter Registers</p> <p>The TIM register holds the low 16 bits of the current 32-bit count of the timer. The TIMH:TIM decrements by one every (TDDRH:TDDR+1) clock cycles, where TDDRH:TDDR is the timer prescale dividedown value. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers. The timer interrupt (TINT) signal is generated.</p> <p>Reset type: SYSRSn</p>



### 3.18.3.2 PRD Register (Offset = 2h) [Reset = 0000FFFFh]

PRD is shown in [Figure 3-25](#) and described in [Table 3-21](#).

Return to the [Summary Table](#).

CPU-Timer, Period Register

**Figure 3-25. PRD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSW																LSW															
R/W-0h																R/W-FFFFh															

**Table 3-21. PRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	MSW	R/W	0h	CPU-Timer Period Registers The PRDH register holds the high 16 bits of the 32-bit period. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers, at the start of the next timer input clock cycle (the output of the prescaler). The PRDH:PRD contents are also loaded into the TIMH:TIM when you set the timer reload bit (TRB) in the Timer Control Register (TCR). Reset type: SYSRSn
15-0	LSW	R/W	FFFFh	CPU-Timer Period Registers The PRD register holds the low 16 bits of the 32-bit period. When the TIMH:TIM decrements to zero, the TIMH:TIM register is reloaded with the period value contained in the PRDH:PRD registers, at the start of the next timer input clock cycle (the output of the prescaler). The PRDH:PRD contents are also loaded into the TIMH:TIM when you set the timer reload bit (TRB) in the Timer Control Register (TCR). Reset type: SYSRSn

### 3.18.3.3 TCR Register (Offset = 4h) [Reset = 0001h]

TCR is shown in [Figure 3-26](#) and described in [Table 3-22](#).

Return to the [Summary Table](#).

CPU-Timer, Control Register

**Figure 3-26. TCR Register**

15		14		13		12		11		10		9		8	
TIF		TIE		RESERVED				FREE		SOFT		RESERVED			
R/W1C-0h		R/W-0h		R-0h				R/W-0h		R/W-0h		R-0h			
7		6		5		4		3		2		1		0	
RESERVED				TRB		TSS		RESERVED							
R-0h				R/W-0h		R/W-0h		R-1h							

**Table 3-22. TCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	TIF	R/W1C	0h	CPU-Timer Overflow Flag. TIF indicates whether a timer overflow has happened since TIF was last cleared. TIF is not cleared automatically and does not need to be cleared to enable the next timer interrupt. Reset type: SYSRSn 0h (R/W) = The CPU-Timer has not decremented to zero. Writes of 0 are ignored. 1h (R/W) = This flag gets set when the CPU-timer decrements to zero. Writing a 1 to this bit clears the flag.
14	TIE	R/W	0h	CPU-Timer Interrupt Enable. Reset type: SYSRSn 0h (R/W) = The CPU-Timer interrupt is disabled. 1h (R/W) = The CPU-Timer interrupt is enabled. If the timer decrements to zero, and TIE is set, the timer asserts its interrupt request.
13-12	RESERVED	R	0h	Reserved
11	FREE	R/W	0h	If the FREE bit is set to 1, then, upon a software breakpoint, the timer continues to run. If FREE is 0, then the SOFT bit controls the emulation behavior. Reset type: SYSRSn 0h (R/W) = Stop after the next decrement of the TIMH:TIM (hard stop) (SOFT bit controls the emulation behavior) 1h (R/W) = Free Run (SOFT bit is don't care, counter is free running)
10	SOFT	R/W	0h	If the FREE bit is set to 1, then, upon a software breakpoint, the timer continues to run (that is, free runs). In this case, SOFT is a don't care. But if FREE is 0, then SOFT takes effect. Reset type: SYSRSn 0h (R/W) = Stop after the next decrement of the TIMH:TIM (hard stop). (ONLY if FREE=0, if FREE=1 this bit is don't care) 1h (R/W) = Stop after the TIMH:TIM decrements to 0 (soft stop) In the SOFT STOP mode, the timer generates an interrupt before shutting down (since reaching 0 is the interrupt causing condition). (ONLY if FREE=0, if FREE=1 this bit is don't care)
9-6	RESERVED	R	0h	Reserved

**Table 3-22. TCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	TRB	R/W	0h	Timer reload Reset type: SYSRSn 0h (R/W) = The TRB bit is always read as zero. Writes of 0 are ignored. 1h (R/W) = When you write a 1 to TRB, the TIMH:TIM is loaded with the value in the PRDH:PRD, and the prescaler counter (PSCH:PSC) is loaded with the value in the timer dividedown register (TDDRH:TDDR).
4	TSS	R/W	0h	CPU-Timer stop status bit. TSS is a 1-bit flag that stops or starts the CPU-timer. Reset type: SYSRSn 0h (R/W) = Reads of 0 indicate the CPU-timer is running. To start or restart the CPU-timer, set TSS to 0. At reset, TSS is cleared to 0 and the CPU-timer immediately starts. 1h (R/W) = Reads of 1 indicate that the CPU-timer is stopped. To stop the CPU-timer, set TSS to 1.
3-0	RESERVED	R	1h	Reserved

### 3.18.3.4 TPR Register (Offset = 6h) [Reset = 0000h]

TPR is shown in [Figure 3-27](#) and described in [Table 3-23](#).

Return to the [Summary Table](#).

CPU-Timer, Prescale Register

**Figure 3-27. TPR Register**

15	14	13	12	11	10	9	8
PSC							
R-0h							
7	6	5	4	3	2	1	0
TDDR							
R/W-0h							

**Table 3-23. TPR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	PSC	R	0h	CPU-Timer Prescale Counter. These bits hold the current prescale count for the timer. For every timer clock source cycle that the PSCH:PSC value is greater than 0, the PSCH:PSC decrements by one. One timer clock (output of the timer prescaler) cycle after the PSCH:PSC reaches 0, the PSCH:PSC is loaded with the contents of the TDDRH:TDDR, and the timer counter register (TIMH:TIM) decrements by one. The PSCH:PSC is also reloaded whenever the timer reload bit (TRB) is set by software. The PSCH:PSC can be checked by reading the register, but it cannot be set directly. It must get its value from the timer divide-down register (TDDRH:TDDR). At reset, the PSCH:PSC is set to 0. Reset type: SYSRSn
7-0	TDDR	R/W	0h	CPU-Timer Divide-Down. Every (TDDRH:TDDR + 1) timer clock source cycles, the timer counter register (TIMH:TIM) decrements by one. At reset, the TDDRH:TDDR bits are cleared to 0. To increase the overall timer count by an integer factor, write this factor minus one to the TDDRH:TDDR bits. When the prescaler counter (PSCH:PSC) value is 0, one timer clock source cycle later, the contents of the TDDRH:TDDR reload the PSCH:PSC, and the TIMH:TIM decrements by one. TDDRH:TDDR also reloads the PSCH:PSC whenever the timer reload bit (TRB) is set by software. Reset type: SYSRSn

### 3.18.3.5 TPRH Register (Offset = 7h) [Reset = 0000h]

TPRH is shown in [Figure 3-28](#) and described in [Table 3-24](#).

Return to the [Summary Table](#).

CPU-Timer, Prescale Register High

**Figure 3-28. TPRH Register**

15	14	13	12	11	10	9	8
PSCH							
R-0h							
7	6	5	4	3	2	1	0
TDDRH							
R/W-0h							

**Table 3-24. TPRH Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	PSCH	R	0h	See description of TIMERxTPR. Reset type: SYSRSn
7-0	TDDRH	R/W	0h	See description of TIMERxTPR. Reset type: SYSRSn

### 3.18.4 PIE\_CTRL\_REGS Registers

Table 3-25 lists the memory-mapped registers for the PIE\_CTRL\_REGS registers. All register offset addresses not listed in Table 3-25 should be considered as reserved locations and the register contents should not be modified.

**Table 3-25. PIE\_CTRL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	PIECTRL	ePIE Control Register		<a href="#">Go</a>
1h	PIEACK	Interrupt Acknowledge Register		<a href="#">Go</a>
2h	PIEIER1	Interrupt Group 1 Enable Register		<a href="#">Go</a>
3h	PIEIFR1	Interrupt Group 1 Flag Register		<a href="#">Go</a>
4h	PIEIER2	Interrupt Group 2 Enable Register		<a href="#">Go</a>
5h	PIEIFR2	Interrupt Group 2 Flag Register		<a href="#">Go</a>
6h	PIEIER3	Interrupt Group 3 Enable Register		<a href="#">Go</a>
7h	PIEIFR3	Interrupt Group 3 Flag Register		<a href="#">Go</a>
8h	PIEIER4	Interrupt Group 4 Enable Register		<a href="#">Go</a>
9h	PIEIFR4	Interrupt Group 4 Flag Register		<a href="#">Go</a>
Ah	PIEIER5	Interrupt Group 5 Enable Register		<a href="#">Go</a>
Bh	PIEIFR5	Interrupt Group 5 Flag Register		<a href="#">Go</a>
Ch	PIEIER6	Interrupt Group 6 Enable Register		<a href="#">Go</a>
Dh	PIEIFR6	Interrupt Group 6 Flag Register		<a href="#">Go</a>
Eh	PIEIER7	Interrupt Group 7 Enable Register		<a href="#">Go</a>
Fh	PIEIFR7	Interrupt Group 7 Flag Register		<a href="#">Go</a>
10h	PIEIER8	Interrupt Group 8 Enable Register		<a href="#">Go</a>
11h	PIEIFR8	Interrupt Group 8 Flag Register		<a href="#">Go</a>
12h	PIEIER9	Interrupt Group 9 Enable Register		<a href="#">Go</a>
13h	PIEIFR9	Interrupt Group 9 Flag Register		<a href="#">Go</a>
14h	PIEIER10	Interrupt Group 10 Enable Register		<a href="#">Go</a>
15h	PIEIFR10	Interrupt Group 10 Flag Register		<a href="#">Go</a>
16h	PIEIER11	Interrupt Group 11 Enable Register		<a href="#">Go</a>
17h	PIEIFR11	Interrupt Group 11 Flag Register		<a href="#">Go</a>
18h	PIEIER12	Interrupt Group 12 Enable Register		<a href="#">Go</a>
19h	PIEIFR12	Interrupt Group 12 Flag Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-26 shows the codes that are used for access types in this section.

**Table 3-26. PIE\_CTRL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		



**Table 3-26. PIE\_CTRL\_REGS Access Type Codes  
(continued)**

Access Type	Code	Description
-n		Value after reset or the default value

### 3.18.4.1 PIECTRL Register (Offset = 0h) [Reset = 0000h]

PIECTRL is shown in [Figure 3-29](#) and described in [Table 3-27](#).

Return to the [Summary Table](#).

ePIE Control Register

**Figure 3-29. PIECTRL Register**

15	14	13	12	11	10	9	8
PIEVECT							
R-0h							
7	6	5	4	3	2	1	0
PIEVECT							ENPIE
R-0h							R/W-0h

**Table 3-27. PIECTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	PIEVECT	R	0h	These bits indicate the vector address of the vector fetched from the ePIE vector table. The least significant bit of the address is ignored and only bits 1 to 15 of the address are shown. The vector value can be read by the user to determine which interrupt generated the vector fetch. Note: When a NMI is serviced, the PIEVECT bit-field does not reflect the vector as it does for other interrupts. Reset type: SYSRSn
0	ENPIE	R/W	0h	Enable vector fetching from ePIE block. This bit must be set to 1 for peripheral interrupts to work. All ePIE registers (PIEACK, PIEIFR, PIEIER) can be accessed even when the ePIE block is disabled. Reset type: SYSRSn

### 3.18.4.2 PIEACK Register (Offset = 1h) [Reset = 0000h]

PIEACK is shown in [Figure 3-30](#) and described in [Table 3-28](#).

Return to the [Summary Table](#).

#### Acknowledge Register

When an interrupt propagates from the ePIE to a CPU interrupt line, the interrupt group's PIEACK bit is set. This prevents other interrupts in that group from propagating to the CPU while the first interrupt is handled. Writing a 1 to a PIEACK bit clears it and allows another interrupt from the corresponding group to propagate. ISRs for PIE interrupts should clear the group's PIEACK bit before returning from the interrupt.

Writes of 0 are ignored.

**Figure 3-30. PIEACK Register**

15	14	13	12	11	10	9	8
RESERVED				ACK12	ACK11	ACK10	ACK9
R-0-0h				R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h
7	6	5	4	3	2	1	0
ACK8	ACK7	ACK6	ACK5	ACK4	ACK3	ACK2	ACK1
R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h

**Table 3-28. PIEACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11	ACK12	R/W1S	0h	Acknowledge PIE Interrupt Group 12 Reset type: SYSRSn
10	ACK11	R/W1S	0h	Acknowledge PIE Interrupt Group 11 Reset type: SYSRSn
9	ACK10	R/W1S	0h	Acknowledge PIE Interrupt Group 10 Reset type: SYSRSn
8	ACK9	R/W1S	0h	Acknowledge PIE Interrupt Group 9 Reset type: SYSRSn
7	ACK8	R/W1S	0h	Acknowledge PIE Interrupt Group 8 Reset type: SYSRSn
6	ACK7	R/W1S	0h	Acknowledge PIE Interrupt Group 7 Reset type: SYSRSn
5	ACK6	R/W1S	0h	Acknowledge PIE Interrupt Group 6 Reset type: SYSRSn
4	ACK5	R/W1S	0h	Acknowledge PIE Interrupt Group 5 Reset type: SYSRSn
3	ACK4	R/W1S	0h	Acknowledge PIE Interrupt Group 4 Reset type: SYSRSn
2	ACK3	R/W1S	0h	Acknowledge PIE Interrupt Group 3 Reset type: SYSRSn
1	ACK2	R/W1S	0h	Acknowledge PIE Interrupt Group 2 Reset type: SYSRSn
0	ACK1	R/W1S	0h	Acknowledge PIE Interrupt Group 1 Reset type: SYSRSn

### 3.18.4.3 PIEIER1 Register (Offset = 2h) [Reset = 0000h]

PIEIER1 is shown in [Figure 3-31](#) and described in [Table 3-29](#).

Return to the [Summary Table](#).

#### Interrupt Group 1 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-31. PIEIER1 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-29. PIEIER1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 1.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 1.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 1.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 1.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 1.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 1.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 1.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 1.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 1.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 1.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 1.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 1.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 1.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 1.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 1.2 Reset type: SYSRSn

**Table 3-29. PIEIER1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 1.1 Reset type: SYSRSn

### 3.18.4.4 PIEIFR1 Register (Offset = 3h) [Reset = 0000h]

PIEIFR1 is shown in [Figure 3-32](#) and described in [Table 3-30](#).

Return to the [Summary Table](#).

#### Interrupt Group 1 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-32. PIEIFR1 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-30. PIEIFR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 1.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 1.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 1.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 1.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 1.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 1.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 1.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 1.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 1.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 1.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 1.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 1.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 1.4 Reset type: SYSRSn



**Table 3-30. PIEIFR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 1.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 1.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 1.1 Reset type: SYSRSn

### 3.18.4.5 PIEIER2 Register (Offset = 4h) [Reset = 0000h]

PIEIER2 is shown in [Figure 3-33](#) and described in [Table 3-31](#).

Return to the [Summary Table](#).

#### Interrupt Group 2 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-33. PIEIER2 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-31. PIEIER2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 2.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 2.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 2.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 2.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 2.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 2.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 2.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 2.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 2.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 2.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 2.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 2.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 2.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 2.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 2.2 Reset type: SYSRSn

**Table 3-31. PIEIER2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 2.1 Reset type: SYSRSn

### 3.18.4.6 PIEIFR2 Register (Offset = 5h) [Reset = 0000h]

PIEIFR2 is shown in [Figure 3-34](#) and described in [Table 3-32](#).

Return to the [Summary Table](#).

#### Interrupt Group 2 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-34. PIEIFR2 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-32. PIEIFR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 2.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 2.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 2.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 2.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 2.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 2.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 2.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 2.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 2.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 2.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 2.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 2.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 2.4 Reset type: SYSRSn

**Table 3-32. PIEIFR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 2.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 2.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 2.1 Reset type: SYSRSn

### 3.18.4.7 PIEIER3 Register (Offset = 6h) [Reset = 0000h]

PIEIER3 is shown in [Figure 3-35](#) and described in [Table 3-33](#).

Return to the [Summary Table](#).

#### Interrupt Group 3 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-35. PIEIER3 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-33. PIEIER3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 3.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 3.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 3.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 3.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 3.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 3.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 3.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 3.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 3.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 3.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 3.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 3.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 3.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 3.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 3.2 Reset type: SYSRSn



**Table 3-33. PIEIER3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 3.1 Reset type: SYSRSn

### 3.18.4.8 PIEIFR3 Register (Offset = 7h) [Reset = 0000h]

PIEIFR3 is shown in [Figure 3-36](#) and described in [Table 3-34](#).

Return to the [Summary Table](#).

#### Interrupt Group 3 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-36. PIEIFR3 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-34. PIEIFR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 3.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 3.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 3.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 3.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 3.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 3.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 3.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 3.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 3.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 3.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 3.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 3.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 3.4 Reset type: SYSRSn

**Table 3-34. PIEIFR3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 3.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 3.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 3.1 Reset type: SYSRSn

### 3.18.4.9 PIEIER4 Register (Offset = 8h) [Reset = 0000h]

PIEIER4 is shown in [Figure 3-37](#) and described in [Table 3-35](#).

Return to the [Summary Table](#).

#### Interrupt Group 4 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-37. PIEIER4 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-35. PIEIER4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 4.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 4.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 4.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 4.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 4.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 4.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 4.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 4.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 4.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 4.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 4.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 4.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 4.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 4.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 4.2 Reset type: SYSRSn

**Table 3-35. PIEIER4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 4.1 Reset type: SYSRSn

### 3.18.4.10 PIEIFR4 Register (Offset = 9h) [Reset = 0000h]

PIEIFR4 is shown in [Figure 3-38](#) and described in [Table 3-36](#).

Return to the [Summary Table](#).

#### Interrupt Group 4 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-38. PIEIFR4 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-36. PIEIFR4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 4.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 4.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 4.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 4.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 4.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 4.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 4.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 4.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 4.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 4.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 4.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 4.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 4.4 Reset type: SYSRSn



**Table 3-36. PIEIFR4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 4.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 4.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 4.1 Reset type: SYSRSn

### 3.18.4.11 PIEIER5 Register (Offset = Ah) [Reset = 0000h]

PIEIER5 is shown in [Figure 3-39](#) and described in [Table 3-37](#).

Return to the [Summary Table](#).

#### Interrupt Group 5 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-39. PIEIER5 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-37. PIEIER5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 5.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 5.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 5.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 5.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 5.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 5.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 5.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 5.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 5.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 5.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 5.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 5.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 5.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 5.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 5.2 Reset type: SYSRSn

**Table 3-37. PIEIER5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 5.1 Reset type: SYSRSn

### 3.18.4.12 PIEIFR5 Register (Offset = Bh) [Reset = 0000h]

PIEIFR5 is shown in [Figure 3-40](#) and described in [Table 3-38](#).

Return to the [Summary Table](#).

#### Interrupt Group 5 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-40. PIEIFR5 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-38. PIEIFR5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 5.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 5.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 5.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 5.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 5.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 5.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 5.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 5.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 5.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 5.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 5.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 5.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 5.4 Reset type: SYSRSn

**Table 3-38. PIEIFR5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 5.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 5.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 5.1 Reset type: SYSRSn

### 3.18.4.13 PIEIER6 Register (Offset = Ch) [Reset = 0000h]

PIEIER6 is shown in [Figure 3-41](#) and described in [Table 3-39](#).

Return to the [Summary Table](#).

#### Interrupt Group 6 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-41. PIEIER6 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-39. PIEIER6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 6.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 6.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 6.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 6.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 6.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 6.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 6.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 6.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 6.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 6.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 6.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 6.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 6.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 6.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 6.2 Reset type: SYSRSn



**Table 3-39. PIEIER6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 6.1 Reset type: SYSRSn

### 3.18.4.14 PIEIFR6 Register (Offset = Dh) [Reset = 0000h]

PIEIFR6 is shown in [Figure 3-42](#) and described in [Table 3-40](#).

Return to the [Summary Table](#).

#### Interrupt Group 6 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-42. PIEIFR6 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-40. PIEIFR6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 6.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 6.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 6.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 6.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 6.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 6.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 6.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 6.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 6.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 6.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 6.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 6.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 6.4 Reset type: SYSRSn

**Table 3-40. PIEIFR6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 6.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 6.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 6.1 Reset type: SYSRSn

### 3.18.4.15 PIEIER7 Register (Offset = Eh) [Reset = 0000h]

PIEIER7 is shown in [Figure 3-43](#) and described in [Table 3-41](#).

Return to the [Summary Table](#).

#### Interrupt Group 7 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-43. PIEIER7 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-41. PIEIER7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 7.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 7.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 7.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 7.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 7.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 7.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 7.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 7.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 7.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 7.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 7.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 7.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 7.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 7.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 7.2 Reset type: SYSRSn

**Table 3-41. PIEIER7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 7.1 Reset type: SYSRSn

### 3.18.4.16 PIEIFR7 Register (Offset = Fh) [Reset = 0000h]

PIEIFR7 is shown in [Figure 3-44](#) and described in [Table 3-42](#).

Return to the [Summary Table](#).

#### Interrupt Group 7 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-44. PIEIFR7 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-42. PIEIFR7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 7.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 7.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 7.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 7.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 7.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 7.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 7.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 7.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 7.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 7.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 7.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 7.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 7.4 Reset type: SYSRSn

**Table 3-42. PIEIFR7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 7.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 7.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 7.1 Reset type: SYSRSn



### 3.18.4.17 PIEIER8 Register (Offset = 10h) [Reset = 0000h]

PIEIER8 is shown in [Figure 3-45](#) and described in [Table 3-43](#).

Return to the [Summary Table](#).

#### Interrupt Group 8 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-45. PIEIER8 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-43. PIEIER8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 8.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 8.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 8.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 8.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 8.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 8.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 8.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 8.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 8.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 8.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 8.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 8.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 8.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 8.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 8.2 Reset type: SYSRSn

**Table 3-43. PIEIER8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 8.1 Reset type: SYSRSn

### 3.18.4.18 PIEIFR8 Register (Offset = 11h) [Reset = 0000h]

PIEIFR8 is shown in [Figure 3-46](#) and described in [Table 3-44](#).

Return to the [Summary Table](#).

#### Interrupt Group 8 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-46. PIEIFR8 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-44. PIEIFR8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 8.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 8.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 8.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 8.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 8.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 8.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 8.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 8.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 8.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 8.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 8.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 8.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 8.4 Reset type: SYSRSn

**Table 3-44. PIEIFR8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 8.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 8.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 8.1 Reset type: SYSRSn

### 3.18.4.19 PIEIER9 Register (Offset = 12h) [Reset = 0000h]

PIEIER9 is shown in [Figure 3-47](#) and described in [Table 3-45](#).

Return to the [Summary Table](#).

#### Interrupt Group 9 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-47. PIEIER9 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-45. PIEIER9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 9.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 9.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 9.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 9.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 9.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 9.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 9.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 9.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 9.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 9.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 9.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 9.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 9.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 9.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 9.2 Reset type: SYSRSn

**Table 3-45. PIEIER9 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 9.1 Reset type: SYSRSn

### 3.18.4.20 PIEIFR9 Register (Offset = 13h) [Reset = 0000h]

PIEIFR9 is shown in [Figure 3-48](#) and described in [Table 3-46](#).

Return to the [Summary Table](#).

#### Interrupt Group 9 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-48. PIEIFR9 Register**

15		14		13		12		11		10		9		8	
INTx16		INTx15		INTx14		INTx13		INTx12		INTx11		INTx10		INTx9	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7		6		5		4		3		2		1		0	
INTx8		INTx7		INTx6		INTx5		INTx4		INTx3		INTx2		INTx1	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-46. PIEIFR9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 9.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 9.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 9.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 9.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 9.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 9.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 9.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 9.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 9.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 9.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 9.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 9.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 9.4 Reset type: SYSRSn



**Table 3-46. PIEIFR9 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 9.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 9.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 9.1 Reset type: SYSRSn

### 3.18.4.21 PIEIER10 Register (Offset = 14h) [Reset = 0000h]

PIEIER10 is shown in [Figure 3-49](#) and described in [Table 3-47](#).

Return to the [Summary Table](#).

#### Interrupt Group 10 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-49. PIEIER10 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-47. PIEIER10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 10.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 10.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 10.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 10.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 10.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 10.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 10.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 10.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 10.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 10.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 10.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 10.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 10.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 10.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 10.2 Reset type: SYSRSn

**Table 3-47. PIEIER10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 10.1 Reset type: SYSRSn

### 3.18.4.22 PIEIFR10 Register (Offset = 15h) [Reset = 0000h]

PIEIFR10 is shown in [Figure 3-50](#) and described in [Table 3-48](#).

Return to the [Summary Table](#).

#### Interrupt Group 10 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-50. PIEIFR10 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-48. PIEIFR10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 10.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 10.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 10.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 10.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 10.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 10.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 10.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 10.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 10.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 10.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 10.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 10.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 10.4 Reset type: SYSRSn

**Table 3-48. PIEIFR10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 10.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 10.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 10.1 Reset type: SYSRSn

### 3.18.4.23 PIEIER11 Register (Offset = 16h) [Reset = 0000h]

PIEIER11 is shown in [Figure 3-51](#) and described in [Table 3-49](#).

Return to the [Summary Table](#).

#### Interrupt Group 11 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-51. PIEIER11 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-49. PIEIER11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 11.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 11.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 11.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 11.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 11.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 11.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 11.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 11.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 11.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 11.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 11.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 11.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 11.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 11.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 11.2 Reset type: SYSRSn

**Table 3-49. PIEIER11 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 11.1 Reset type: SYSRSn



### 3.18.4.24 PIEIFR11 Register (Offset = 17h) [Reset = 0000h]

PIEIFR11 is shown in [Figure 3-52](#) and described in [Table 3-50](#).

Return to the [Summary Table](#).

#### Interrupt Group 11 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-52. PIEIFR11 Register**

15		14		13		12		11		10		9		8	
INTx16		INTx15		INTx14		INTx13		INTx12		INTx11		INTx10		INTx9	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7		6		5		4		3		2		1		0	
INTx8		INTx7		INTx6		INTx5		INTx4		INTx3		INTx2		INTx1	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-50. PIEIFR11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 11.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 11.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 11.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 11.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 11.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 11.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 11.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 11.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 11.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 11.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 11.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 11.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 11.4 Reset type: SYSRSn

**Table 3-50. PIEIFR11 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 11.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 11.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 11.1 Reset type: SYSRSn

### 3.18.4.25 PIEIER12 Register (Offset = 18h) [Reset = 0000h]

PIEIER12 is shown in [Figure 3-53](#) and described in [Table 3-51](#).

Return to the [Summary Table](#).

#### Interrupt Group 12 Enable Register

These register bits individually enable an interrupt within a group. They behave very much like the bits in the CPU interrupt enable register (IER).

Setting a bit to 1 allows the corresponding interrupt to propagate to the CPU.

Setting a bit to 0 prevents the corresponding interrupt from propagating. Note that a peripheral interrupt signal can still set the PIEIFR bit for the disabled interrupt.

**Figure 3-53. PIEIER12 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-51. PIEIER12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Enable for Interrupt 12.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Enable for Interrupt 12.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Enable for Interrupt 12.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Enable for Interrupt 12.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Enable for Interrupt 12.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Enable for Interrupt 12.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Enable for Interrupt 12.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Enable for Interrupt 12.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Enable for Interrupt 12.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Enable for Interrupt 12.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Enable for Interrupt 12.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Enable for Interrupt 12.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Enable for Interrupt 12.4 Reset type: SYSRSn
2	INTx3	R/W	0h	Enable for Interrupt 12.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Enable for Interrupt 12.2 Reset type: SYSRSn

**Table 3-51. PIEIER12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INTx1	R/W	0h	Enable for Interrupt 12.1 Reset type: SYSRSn

### 3.18.4.26 PIEIFR12 Register (Offset = 19h) [Reset = 0000h]

PIEIFR12 is shown in [Figure 3-54](#) and described in [Table 3-52](#).

Return to the [Summary Table](#).

#### Interrupt Group 12 Flag Register

These register bits indicate whether each interrupt in the group is currently pending. They behave very much like the bits in the CPU interrupt flag register (IFR).

When a peripheral sends an interrupt, the corresponding bit is set. This bit is cleared when the interrupt propagates to the CPU, at which point PIEACK is set.

NOTE: PIE IFR flags can be written to create software interrupts.

The IFR flag will be cleared on a write of zero. Hence, when the intent is to fire an interrupt it may cause inadvertent cancellation of other interrupts. It is recommended to use this only for testing or with extreme caution in the application code. Reading the PIE IFR registers is safe.

**Figure 3-54. PIEIFR12 Register**

15	14	13	12	11	10	9	8
INTx16	INTx15	INTx14	INTx13	INTx12	INTx11	INTx10	INTx9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INTx8	INTx7	INTx6	INTx5	INTx4	INTx3	INTx2	INTx1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-52. PIEIFR12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	INTx16	R/W	0h	Flag for Interrupt 12.16 Reset type: SYSRSn
14	INTx15	R/W	0h	Flag for Interrupt 12.15 Reset type: SYSRSn
13	INTx14	R/W	0h	Flag for Interrupt 12.14 Reset type: SYSRSn
12	INTx13	R/W	0h	Flag for Interrupt 12.13 Reset type: SYSRSn
11	INTx12	R/W	0h	Flag for Interrupt 12.12 Reset type: SYSRSn
10	INTx11	R/W	0h	Flag for Interrupt 12.11 Reset type: SYSRSn
9	INTx10	R/W	0h	Flag for Interrupt 12.10 Reset type: SYSRSn
8	INTx9	R/W	0h	Flag for Interrupt 12.9 Reset type: SYSRSn
7	INTx8	R/W	0h	Flag for Interrupt 12.8 Reset type: SYSRSn
6	INTx7	R/W	0h	Flag for Interrupt 12.7 Reset type: SYSRSn
5	INTx6	R/W	0h	Flag for Interrupt 12.6 Reset type: SYSRSn
4	INTx5	R/W	0h	Flag for Interrupt 12.5 Reset type: SYSRSn
3	INTx4	R/W	0h	Flag for Interrupt 12.4 Reset type: SYSRSn

**Table 3-52. PIEIFR12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INTx3	R/W	0h	Flag for Interrupt 12.3 Reset type: SYSRSn
1	INTx2	R/W	0h	Flag for Interrupt 12.2 Reset type: SYSRSn
0	INTx1	R/W	0h	Flag for Interrupt 12.1 Reset type: SYSRSn

### 3.18.5 WD\_REGS Registers

Table 3-53 lists the memory-mapped registers for the WD\_REGS registers. All register offset addresses not listed in Table 3-53 should be considered as reserved locations and the register contents should not be modified.

**Table 3-53. WD\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
22h	SCSR	System Control & Status Register	EALLOW	<a href="#">Go</a>
23h	WDCNTR	Watchdog Counter Register	EALLOW	<a href="#">Go</a>
25h	WDKEY	Watchdog Reset Key Register	EALLOW	<a href="#">Go</a>
28h	SYNCBUSYWD	SYNCBUSY status for Watchdog Register	EALLOW	<a href="#">Go</a>
29h	WDCR	Watchdog Control Register	EALLOW	<a href="#">Go</a>
2Ah	WDWCR	Watchdog Windowed Control Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-54 shows the codes that are used for access types in this section.

**Table 3-54. WD\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 3.18.5.1 SCSR Register (Offset = 22h) [Reset = 0005h]

SCSR is shown in [Figure 3-55](#) and described in [Table 3-55](#).

Return to the [Summary Table](#).

System Control & Status Register

**Figure 3-55. SCSR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					WDINTS	WDENINT	WDOVERRIDE
R-0-0h					R-1h	R/W-0h	R/W1S-1h

**Table 3-55. SCSR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R-0	0h	Reserved
2	WDINTS	R	1h	Watchdog Interrupt Status This bit indicates the state of the active-low watchdog interrupt signal (synchronized to SYSCLK). If the watchdog interrupt is used to wake the system from a low-power mode, then that mode should only be entered while this bit is high. Likewise, this bit must go high before the watchdog can be safely disabled and re-enabled. Reset type: SYSRSn
1	WDENINT	R/W	0h	Watchdog Interrupt Enable/Reset Disable This bit determines whether the watchdog triggers an interrupt (WAKE/WDOG) or a reset (WDRS) when the counter expires. Reset type: SYSRSn
0	WDOVERRIDE	R/W1S	1h	Watchdog Enable Lock Writing a 1 to this bit clears it and locks the WDDIS bit in the WDCR register. The bit will remain in this state until the next system reset. Reads of this bit return its current value. Writing a 0 to this bit has no effect. Reset type: SYSRSn

### 3.18.5.2 WDCNTR Register (Offset = 23h) [Reset = 0000h]

WDCNTR is shown in [Figure 3-56](#) and described in [Table 3-56](#).

Return to the [Summary Table](#).

Watchdog Counter Register

**Figure 3-56. WDCNTR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
WDCNTR							
R-0h							

**Table 3-56. WDCNTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-0	WDCNTR	R	0h	Watchdog Counter These bits contain the current value of the watchdog counter. This counter increments with each WDCLK (INTOSC1) cycle. If the counter overflows, either an interrupt or a reset is generated based on the value of the WDINTEN bit in the SCSR register. If the correct value is written to the WDKEY register, this counter is reset to zero. Reset type: IORSn

### 3.18.5.3 WDKEY Register (Offset = 25h) [Reset = 0000h]

WDKEY is shown in [Figure 3-57](#) and described in [Table 3-57](#).

Return to the [Summary Table](#).

Watchdog Reset Key Register

**Figure 3-57. WDKEY Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
WDKEY							
R/W-0h							

**Table 3-57. WDKEY Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-0	WDKEY	R/W	0h	Watchdog Counter Reset Writing 0x55 followed by 0xAA will cause the watchdog counter to reset to zero, preventing an overflow. Writing other values has no effect. Reads of this register return the value of the WDCR register. Reset type: IORSn

### 3.18.5.4 SYNCBUSYWD Register (Offset = 28h) [Reset = 0000h]

SYNCBUSYWD is shown in [Figure 3-58](#) and described in [Table 3-58](#).

Return to the [Summary Table](#).

SYNCBUSY status for Watchdog Register

**Figure 3-58. SYNCBUSYWD Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						WDCR	BUSY
R-0-0h						R-0h	R-0h

**Table 3-58. SYNCBUSYWD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R-0	0h	Reserved
1	WDCR	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
0	BUSY	R	0h	This status bit indicates write to any of the following registers (OR_REDUCE) is in progress or not. WDCR 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn

### 3.18.5.5 WDCR Register (Offset = 29h) [Reset = 0000h]

WDCR is shown in [Figure 3-59](#) and described in [Table 3-59](#).

Return to the [Summary Table](#).

#### Watchdog Control Register

This memory mapped register requires a delay of 69 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 69 NOP instructions.

**Figure 3-59. WDCR Register**

15	14	13	12	11	10	9	8
RESERVED				WDPRECLKDIV			
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
RESERVED	WDDIS	WDCHK		WDPS			
R/W1S-0h	R/W-0h	R-0/W-0h		R/W-0h			

**Table 3-59. WDCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-8	WDPRECLKDIV	R/W	0h	Watchdog Clock Pre-divider These bits determine the watchdog clock pre-divider, which is the first of the two dividers between INTOSC1 and the watchdog counter clock (WDCLK). The frequency of WDCLK is given by the formulas: $PREDIVCLK = INTOSC1 / \text{Pre-divider}$ $WDCLK = PREDIVCLK / \text{Prescaler}$ The watchdog reset or interrupt pulse is 512 INTOSC1 cycles long, so the counter period must be longer. To guarantee this, the product of the prescaler and pre-divider must be greater than or equal to four. The default pre-divider value is 512. Reset type: IORSn
7	RESERVED	R/W1S	0h	Reserved
6	WDDIS	R/W	0h	Watchdog Disable Setting this bit disables the watchdog module. Clearing this bit enables the watchdog module. This bit can be locked by the WDOVERRIDE bit in the SCSR register. The watchdog is enabled on reset. Reset type: IORSn
5-3	WDCHK	R-0/W	0h	Watchdog Check Bits During any write to this register, these bits must be written with the value 101 (binary). Writing any other value will immediately trigger the watchdog reset or interrupt. Reset type: IORSn
2-0	WDPS	R/W	0h	Watchdog Clock Prescaler These bits determine the watchdog clock prescaler, which is the second of the two dividers between INTOSC1 and the watchdog counter clock (WDCLK). The frequency of WDCLK is given by the formulas: $PREDIVCLK = INTOSC1 / \text{Pre-divider}$ $WDCLK = PREDIVCLK / \text{Prescaler}$ The watchdog reset or interrupt pulse is 512 INTOSC1 cycles long, so the counter period must be longer. To guarantee this, the product of the prescaler and pre-divider must be greater than or equal to four. The default prescaler value is 1. Reset type: IORSn

### 3.18.5.6 WDWCR Register (Offset = 2Ah) [Reset = 0000h]

WDWCR is shown in [Figure 3-60](#) and described in [Table 3-60](#).

Return to the [Summary Table](#).

Watchdog Windowed Control Register

**Figure 3-60. WDWCR Register**

15	14	13	12	11	10	9	8
RESERVED							RESERVED
R-0-0h							R-0h
7	6	5	4	3	2	1	0
MIN							
R/W-0h							

**Table 3-60. WDWCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R-0	0h	Reserved
8	RESERVED	R	0h	Reserved
7-0	MIN	R/W	0h	Watchdog Window Threshold These bits specify the lower limit of the watchdog counter reset window. If the counter is reset via the WDKEY register before the counter value reaches the value in this register, the watchdog immediately triggers a reset or interrupt. Reset type: IORSn

### 3.18.6 NMI\_INTRUPT\_REGS Registers

Table 3-61 lists the memory-mapped registers for the NMI\_INTRUPT\_REGS registers. All register offset addresses not listed in Table 3-61 should be considered as reserved locations and the register contents should not be modified.

**Table 3-61. NMI\_INTRUPT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	NMICFG	NMI Configuration Register	EALLOW	<a href="#">Go</a>
1h	NMIFLG	NMI Flag Register (SYSRsn Clear)		<a href="#">Go</a>
2h	NMIFLGCLR	NMI Flag Clear Register	EALLOW	<a href="#">Go</a>
3h	NMIFLGFRC	NMI Flag Force Register	EALLOW	<a href="#">Go</a>
4h	NMIWDCNT	NMI Watchdog Counter Register		<a href="#">Go</a>
5h	NMIWDPRD	NMI Watchdog Period Register	EALLOW	<a href="#">Go</a>
6h	NMISHDFLG	NMI Shadow Flag Register		<a href="#">Go</a>
7h	ERRORSTS	Error pin status (One copy of same register, readable from both CPU1 and CPU2 )		<a href="#">Go</a>
8h	ERRORSTSCLR	ERRORSTS clear register	EALLOW	<a href="#">Go</a>
9h	ERRORSTSFRC	ERRORSTS force register	EALLOW	<a href="#">Go</a>
Ah	ERRORCTL	Error pin control register (CPU2 can only read the register, CPU1 can R/W)	EALLOW	<a href="#">Go</a>
Bh	ERRORLOCK	Lock register to Error pin registers. (Available only for CPU1)	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-62 shows the codes that are used for access types in this section.

**Table 3-62. NMI\_INTRUPT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
WOnce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 3.18.6.1 NMICFG Register (Offset = 0h) [Reset = 0000h]

NMICFG is shown in [Figure 3-61](#) and described in [Table 3-63](#).

Return to the [Summary Table](#).

NMI Configuration Register

**Figure 3-61. NMICFG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							NMIE
R-0-0h							R/W1S-0h

**Table 3-63. NMICFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	NMIE	R/W1S	0h	When set to 1 any condition will generate an NMI interrupt to the C28 CPU and kick off the NMI watchdog counter. As part of boot sequence this bit should be set after the device security related initialization is complete. 0 NMI disabled 1 NMI enabled Reset type: SYSRSn

### 3.18.6.2 NMIFLG Register (Offset = 1h) [Reset = 0000h]

NMIFLG is shown in [Figure 3-62](#) and described in [Table 3-64](#).

Return to the [Summary Table](#).

NMI Flag Register (SYSRSn Clear)

**Figure 3-62. NMIFLG Register**

15	14	13	12	11	10	9	8
SWERR	CRC_FAIL	ECATNMIn	LSCMPERR	RESERVED	CPU2NMIWDR Sn	CPU2WDRSn	CLBNMI
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SYSDBGMI	PIEVECTERR	RESERVED	CPU1HWBISTE RR	REGPARITYER R	UNCERR	CLOCKFAIL	NMIINT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-64. NMIFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SWERR	R	0h	SW Error Force NMI Flag: This bit indicates if an NMI was forced through the NMIFLGFRC register. This bit can only be cleared by the user writing to the respective bit in the NMIFLGCLR register or by an SYSRSn reset: 0 No SW Error force Generated 1 SW Error NMI is forced by SW. No further NMI pulses are generated until this flag is cleared by the user. Reset type: SYSRSn
14	CRC_FAIL	R	0h	0 Background CRC check on memories has not failed. 1 Background CRC check on memories has failed. Reset type: SYSRSn
13	ECATNMIn	R	0h	EtherCAT NMI Flag 0 No reset request from EtherCAT IP. 1 NMI generated from EtherCAT IP. No further NMI pulses are generated until this flag is cleared by the user. Reset type: SYSRSn
12	LSCMPERR	R	0h	Lockstep Compare Error NMI Flag: This bit indicates if a lockstep compare error has happened. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0, No Lockstep error condition pending 1, Lockstep Error condition generated Note: Both CPU1 and CPU2 can get NMI triggered based on this error Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	CPU2NMIWDRSn	R	0h	CPU2 NMIWDRSn Reset Indication Flag: This bits indicates if CPU2s NMIWDRSn was fired or not. 0 No CPU2.NMIWDRsn was fired 1 CPU2.NMIWDRSn was fired to CPU2 Note: [1] This bits is reserved for CPU2.NMIFLG register Reset type: SYSRSn

**Table 3-64. NMIFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	CPU2WDRSn	R	0h	CPU2 WDRSn Reset Indication Flag: This bits indicates if CPU2s WDRSn was fired or not. 0 No CPU2.WDRSn was fired 1 CPU2.WDRSn was fired to CPU2 Note: [1] This bits is reserved for CPU2.NMIFLG register Reset type: SYSRSn
8	CLBNMI	R	0h	Reconfigurable Logic NMI Flag: This bit indicates if an NMI was generated by the Reconfigurable Logic. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0,No Reconfigurable Logic NMI pending 1,Reconfigurable Logic NMI generated Reset type: SYSRSn
7	SYSDBGNMI	R	0h	System Debug Module NMI Flag: This bit indicates if an NMI was generated by the System Debug Module. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0,No System Debug NMI pending 1,System Debug NMI generated Reset type: SYSRSn
6	PIVECTERR	R	0h	PIE Vector Fetch Error Flag: This bit indicates if an error occurred on an Vector Fecth by the CPU in the device. In Dual core system CPU1.NMIWD gets an NMI on an Vector fetch Error on CPU2. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0,No Vector Fetch Error condition (on the other CPU) pending 1,Vector Fetch error condition (on the other CPU) generated Reset type: SYSRSn
5	RESERVED	R	0h	Reserved
4	CPU1HWBISTERR	R	0h	HW BIST Error NMI Flag: This bit indicates if the time out error or a signature mismatch error condition during hardware BIST of C28 CPU1 occurred. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0,No C28 HWBIST error condition pending 1,C28 BIST error condition generated Note: Both CPU1 and CPU2 can get NMI triggered based on this error Reset type: SYSRSn
3	REGPARITYERR	R	0h	Register Parity Error NMI Flag: This bit indicates if a register parity mismatch has happened. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0,No register parity error condition pending 1, Register parity error condition generated Note: Both CPU1 and CPU2 can get NMI triggered based on this error Reset type: SYSRSn
2	UNCERR	R	0h	Flash/RAM/ROM Uncorrectable Error NMI Flag: This bit indicates if an uncorrectable error occurred on a memory access (by any controller) and that condition is latched. This bit can only be cleared by the user writing to the corresponding clear bit in the NMIFLGCLR register or by SYSRSn reset: 0,No uncorrectable error condition pending 1, uncorrectable error condition generated Reset type: SYSRSn

**Table 3-64. NMIFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CLOCKFAIL	R	0h	Clock Fail Interrupt Flag: These bits indicates if the CLOCKFAIL condition is latched. These bits can only be cleared by the user writing to the respective bit in the NMIFLGCLR register or by SYSRSn reset: 0, No CLOCKFAIL Condition Pending 1, CLOCKFAIL Condition Generated Reset type: SYSRSn
0	NMIINT	R	0h	NMI Interrupt Flag: This bit indicates if an NMI interrupt was generated. This bit can only be cleared by the user writing to the respective bit in the NMIFLGCLR register or by SYSRSn reset: 0 No NMI Interrupt Generated 1 NMI Interrupt Generated No further NMI interrupts pulses are generated until this flag is cleared by the user. Reset type: SYSRSn

### 3.18.6.3 NMIFLGCLR Register (Offset = 2h) [Reset = 0000h]

NMIFLGCLR is shown in [Figure 3-63](#) and described in [Table 3-65](#).

Return to the [Summary Table](#).

NMI Flag Clear Register

**Figure 3-63. NMIFLGCLR Register**

15	14	13	12	11	10	9	8
SWERR	CRC_FAIL	ECATNMIn	LSCMPERR	RESERVED	CPU2NMIWDR Sn	CPU2WDRSn	CLBNMI
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
SYSDBGNMI	PIEVECTERR	RESERVED	CPU1HWBISTE RR	REGPARITYER R	UNCERR	CLOCKFAIL	NMIINT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-65. NMIFLGCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SWERR	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
14	CRC_FAIL	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
13	ECATNMIn	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
12	LSCMPERR	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
11	RESERVED	R-0/W1S	0h	Reserved

**Table 3-65. NMIFLGCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	CPU2NMIWDRSn	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
9	CPU2WDRSn	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. [3] CPU2WDRSn and CPU2NMIWDRSn bits are reserved for CPU2.NMIFLGCLR registers Reset type: SYSRSn
8	CLBNMI	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
7	SYSDBGNMI	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
6	PIEVECTERR	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
5	RESERVED	R-0/W1S	0h	Reserved
4	CPU1HWBISTERR	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn

**Table 3-65. NMIFLGCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	REGPARITYERR	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
2	UNCERR	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
1	CLOCKFAIL	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn
0	NMIINT	R-0/W1S	0h	Writing a 1 to the respective bit clears the corresponding flag bit in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. Notes: [1] If hardware is trying to set a bit to 1 while software is trying to clear a bit to 0 on the same cycle, hardware has priority. [2] Users should clear the pending FAIL flag first and then clear the NMIINT flag. Reset type: SYSRSn



### 3.18.6.4 NMIFLGFR Register (Offset = 3h) [Reset = 0000h]

NMIFLGFR is shown in [Figure 3-64](#) and described in [Table 3-66](#).

Return to the [Summary Table](#).

NMI Flag Force Register

**Figure 3-64. NMIFLGFR Register**

15	14	13	12	11	10	9	8
SWERR	CRC_FAIL	ECATNMIn	LSCMPERR	RESERVED	CPU2NMIWDR Sn	CPU2WDRSn	CLBNMI
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
SYSDBGMI	PIEVECTERR	RESERVED	CPU1HWBISTE RR	REGPARITYER R	UNCERR	CLOCKFAIL	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0-0h

**Table 3-66. NMIFLGFR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SWERR	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
14	CRC_FAIL	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
13	ECATNMIn	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
12	LSCMPERR	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
11	RESERVED	R-0/W1S	0h	Reserved
10	CPU2NMIWDRSn	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Note: [1] CPU2WDRSn and CPU2NMIWDRSn bits are reserved for CPU2.NMIFLGCLR registers Reset type: SYSRSn
9	CPU2WDRSn	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Note: [1] CPU2WDRSn and CPU2NMIWDRSn bits are reserved for CPU2.NMIFLGCLR registers Reset type: SYSRSn

**Table 3-66. NMIFLGFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	CLBNMI	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
7	SYSDBGNMI	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
6	PIEVECTERR	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
5	RESERVED	R-0/W1S	0h	Reserved
4	CPU1HWBISTERR	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
3	REGPARITYERR	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
2	UNCERR	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
1	CLOCKFAIL	R-0/W1S	0h	Writing a 1 to these bits will set the respective FAIL flag in the NMIFLG and NMISHDFLG registers. Writes of 0 are ignored. Always reads back 0. This can be used as a means to test the NMI mechanisms. Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

### 3.18.6.5 NMIWDCNT Register (Offset = 4h) [Reset = 0000h]

NMIWDCNT is shown in [Figure 3-65](#) and described in [Table 3-67](#).

Return to the [Summary Table](#).

NMI Watchdog Counter Register

**Figure 3-65. NMIWDCNT Register**

15	14	13	12	11	10	9	8
NMIWDCNT							
R-0h							
7	6	5	4	3	2	1	0
NMIWDCNT							
R-0h							

**Table 3-67. NMIWDCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	NMIWDCNT	R	0h	<p>NMI Watchdog Counter: This 16-bit incremental counter will start incrementing whenever any one of the enabled FAIL flags are set. If the counter reaches the period value, an NMIRSn signal is fired which will then resets the system. The counter will reset to zero when it reaches the period value and will then restart counting if any of the enabled FAIL flags are set.</p> <p>If no enabled FAIL flag is set, then the counter will reset to zero and remain at zero until an enabled FAIL flag is set.</p> <p>Normally, the software would respond to the NMI interrupt generated and clear the offending FLAG(s) before the NMI watchdog triggers a reset. In some situations, the software may decide to allow the watchdog to reset the device anyway.</p> <p>The counter is clocked at the SYSCLKOUT rate.</p> <p>Reset type: SYSRSn</p>

### 3.18.6.6 NMIWDPRD Register (Offset = 5h) [Reset = FFFFh]

NMIWDPRD is shown in [Figure 3-66](#) and described in [Table 3-68](#).

Return to the [Summary Table](#).

NMI Watchdog Period Register

**Figure 3-66. NMIWDPRD Register**

15	14	13	12	11	10	9	8
NMIWDPRD							
R/W-FFFFh							
7	6	5	4	3	2	1	0
NMIWDPRD							
R/W-FFFFh							

**Table 3-68. NMIWDPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	NMIWDPRD	R/W	FFFFh	<p>NMI Watchdog Period: This 16-bit value contains the period value at which a reset is generated when the watchdog counter matches. At reset this value is set at the maximum. The software can decrease the period value at initialization time.</p> <p>Writing a PERIOD value that is smaller than the current counter value will automatically force an NMIRSn and hence reset the watchdog counter.</p> <p>Reset type: SYSRSn</p>

### 3.18.6.7 NMISHDFLG Register (Offset = 6h) [Reset = 0000h]

NMISHDFLG is shown in [Figure 3-67](#) and described in [Table 3-69](#).

Return to the [Summary Table](#).

NMI Shadow Flag Register

**Figure 3-67. NMISHDFLG Register**

15	14	13	12	11	10	9	8
SWERR	CRC_FAIL	ECATNMIn	LSCMPERR	RESERVED	CPU2NMIWDR Sn	CPU2WDRSn	CLBNMI
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SYSDBGNMI	PIEVECTERR	RESERVED	CPU1HWBISTE RR	REGPARITYER R	UNCERR	CLOCKFAIL	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0-0h

**Table 3-69. NMISHDFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SWERR	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFR and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
14	CRC_FAIL	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFR and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
13	ECATNMIn	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFR and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
12	LSCMPERR	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFR and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
11	RESERVED	R	0h	Reserved

**Table 3-69. NMISHDFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	CPU2NMIWDRSn	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
9	CPU2WDRSn	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. [2] CPU2WDRSn and CPU2NMIWDRSn bits are reserved for CPU2.NMIFLGCLR registers Reset type: PORESETn
8	CLBNMI	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
7	SYSDBGNMI	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
6	PIVECTERR	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
5	RESERVED	R	0h	Reserved
4	CPU1HWBISTERR	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn

**Table 3-69. NMISHDFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	REGPARITYERR	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
2	UNCERR	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
1	CLOCKFAIL	R	0h	Shadow NMI Flags: When an NMIFLG bit is set due to any of the possible NMI source in the device, the corresponding bit in this register is also set. Note that NMIFLGFRC and NMIFLGCLR register also affects the bits of this register in the same way as they do for the NMIFLG register. This register is resetted only by PORESETn. Notes: [1] This register is added to keep the definition of System Control Reset Cause Register Clean. Reset type: PORESETn
0	RESERVED	R-0	0h	Reserved



### 3.18.6.8 ERRORSTS Register (Offset = 7h) [Reset = 0000h]

ERRORSTS is shown in [Figure 3-68](#) and described in [Table 3-70](#).

Return to the [Summary Table](#).

Error pin status (One copy of same register, readable from both CPU1 and CPU2 )

**Figure 3-68. ERRORSTS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						PINSTS	ERROR
R-0-0h						R-0h	R-0h

**Table 3-70. ERRORSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R-0	0h	Reserved
1	PINSTS	R	0h	0, Error Pin is 0 1, Error Pin is 1 Reset type: PORESETn
0	ERROR	R	0h	0, None of the error sources were triggered. 1, One or more of the error sources triggered, or ERRORSTS.ERROR was set by a write of 1 to ERRORSTSFRC.ERROR bit. Once set, the ERROR flag can be cleared by writing 1 to ERRORSTSCLR.ERROR bit. Following are the events/triggers which can set this bit: 1. nmi interrupt on C28x 2. Watchdog reset 3. Error on a Pie vector fetch 4. Efuse error On a read of this bit, the pin Error pin state will be returned. Reset type: PORESETn

### 3.18.6.9 ERRORSTSCLR Register (Offset = 8h) [Reset = 0000h]

ERRORSTSCLR is shown in [Figure 3-69](#) and described in [Table 3-71](#).

Return to the [Summary Table](#).

ERRORSTS clear register

**Figure 3-69. ERRORSTSCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ERROR
R-0-0h							R-0/W1S-0h

**Table 3-71. ERRORSTSCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ERROR	R-0/W1S	0h	0, No effect 1, ERRORSTS.ERROR is cleared to 0 Reset type: PORESETn

### 3.18.6.10 ERRORSTSFRC Register (Offset = 9h) [Reset = 0000h]

ERRORSTSFRC is shown in [Figure 3-70](#) and described in [Table 3-72](#).

Return to the [Summary Table](#).

ERRORSTS force register

**Figure 3-70. ERRORSTSFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ERROR
R-0-0h							R-0/W1S-0h

**Table 3-72. ERRORSTSFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ERROR	R-0/W1S	0h	0, No effect 1, ERRORSTS.ERROR is set to 1 Reset type: PORESETn

### 3.18.6.11 ERRORCTL Register (Offset = Ah) [Reset = 0000h]

ERRORCTL is shown in [Figure 3-71](#) and described in [Table 3-73](#).

Return to the [Summary Table](#).

Error pin control register (CPU2 can only read the register, CPU1 can R/W)

**Figure 3-71. ERRORCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ERRORPOLSEL
R-0-0h							R/W-0h

**Table 3-73. ERRORCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ERRORPOLSEL	R/W	0h	0, If ERRORSTS.ERROR is 1, Error pin will be driven with a value of 0, else 1. 1, If ERRORSTS.ERROR is 1, Error pin will be driven with a value of 1, else 0. Reset type: PORESETn

### 3.18.6.12 ERRORLOCK Register (Offset = Bh) [Reset = 0000h]

ERRORLOCK is shown in [Figure 3-72](#) and described in [Table 3-74](#).

Return to the [Summary Table](#).

Lock register to Error pin registers. (Available only for CPU1)

**Figure 3-72. ERRORLOCK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ERRORCTL
R-0-0h							R/WOnce-0h

**Table 3-74. ERRORLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ERRORCTL	R/WOnce	0h	0, Writes to ERRORCTL register allowed. 1, Writes to ERRORCTL register is blocked. Writes of 0 to this bit has no effect. Write of 1 will set this bit, cleared only on a SYSRSn. Reset type: SYSRSn

### 3.18.7 XINT\_REGS Registers

Table 3-75 lists the memory-mapped registers for the XINT\_REGS registers. All register offset addresses not listed in Table 3-75 should be considered as reserved locations and the register contents should not be modified.

**Table 3-75. XINT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	XINT1CR	XINT1 configuration register		<a href="#">Go</a>
1h	XINT2CR	XINT2 configuration register		<a href="#">Go</a>
2h	XINT3CR	XINT3 configuration register		<a href="#">Go</a>
3h	XINT4CR	XINT4 configuration register		<a href="#">Go</a>
4h	XINT5CR	XINT5 configuration register		<a href="#">Go</a>
8h	XINT1CTR	XINT1 counter register		<a href="#">Go</a>
9h	XINT2CTR	XINT2 counter register		<a href="#">Go</a>
Ah	XINT3CTR	XINT3 counter register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-76 shows the codes that are used for access types in this section.

**Table 3-76. XINT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.7.1 XINT1CR Register (Offset = 0h) [Reset = 0000h]

XINT1CR is shown in [Figure 3-73](#) and described in [Table 3-77](#).

Return to the [Summary Table](#).

XINT1 configuration register

**Figure 3-73. XINT1CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-77. XINT1CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn



### 3.18.7.2 XINT2CR Register (Offset = 1h) [Reset = 0000h]

XINT2CR is shown in [Figure 3-74](#) and described in [Table 3-78](#).

Return to the [Summary Table](#).

XINT2 configuration register

**Figure 3-74. XINT2CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-78. XINT2CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn

### 3.18.7.3 XINT3CR Register (Offset = 2h) [Reset = 0000h]

XINT3CR is shown in [Figure 3-75](#) and described in [Table 3-79](#).

Return to the [Summary Table](#).

XINT3 configuration register

**Figure 3-75. XINT3CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-79. XINT3CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn

### 3.18.7.4 XINT4CR Register (Offset = 3h) [Reset = 0000h]

XINT4CR is shown in [Figure 3-76](#) and described in [Table 3-80](#).

Return to the [Summary Table](#).

XINT4 configuration register

**Figure 3-76. XINT4CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-80. XINT4CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn

### 3.18.7.5 XINT5CR Register (Offset = 4h) [Reset = 0000h]

XINT5CR is shown in [Figure 3-77](#) and described in [Table 3-81](#).

Return to the [Summary Table](#).

XINT5 configuration register

**Figure 3-77. XINT5CR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				POLARITY		RESERVED	ENABLE
R-0-0h				R/W-0h		R-0-0h	R/W-0h

**Table 3-81. XINT5CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	POLARITY	R/W	0h	00: Interrupt is selected as negative edge triggered 01: Interrupt is selected as positive edge triggered 10: Interrupt is selected as negative edge triggered 11: Interrupt is selected as positive or negative edge triggered Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	0: Interrupt Disabled 1: Interrupt Enabled Reset type: SYSRSn

### 3.18.7.6 XINT1CTR Register (Offset = 8h) [Reset = 0000h]

XINT1CTR is shown in [Figure 3-78](#) and described in [Table 3-82](#).

Return to the [Summary Table](#).

XINT1 counter register

**Figure 3-78. XINT1CTR Register**

15	14	13	12	11	10	9	8
INTCTR							
R-0h							
7	6	5	4	3	2	1	0
INTCTR							
R-0h							

**Table 3-82. XINT1CTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	INTCTR	R	0h	This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset. Reset type: SYSRSn

### 3.18.7.7 XINT2CTR Register (Offset = 9h) [Reset = 0000h]

XINT2CTR is shown in [Figure 3-79](#) and described in [Table 3-83](#).

Return to the [Summary Table](#).

XINT2 counter register

**Figure 3-79. XINT2CTR Register**

15	14	13	12	11	10	9	8
INTCTR							
R-0h							
7	6	5	4	3	2	1	0
INTCTR							
R-0h							

**Table 3-83. XINT2CTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	INTCTR	R	0h	This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset. Reset type: SYSRSn

### 3.18.7.8 XINT3CTR Register (Offset = Ah) [Reset = 0000h]

XINT3CTR is shown in [Figure 3-80](#) and described in [Table 3-84](#).

Return to the [Summary Table](#).

XINT3 counter register

**Figure 3-80. XINT3CTR Register**

15	14	13	12	11	10	9	8
INTCTR							
R-0h							
7	6	5	4	3	2	1	0
INTCTR							
R-0h							

**Table 3-84. XINT3CTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	INTCTR	R	0h	This is a free running 16-bit up-counter that is clocked at the SYSCLKOUT rate. The counter value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY edge as selected in the respective interrupt control register. When the interrupt is disabled, the counter will stop. The counter is a free-running counter and will wrap around to zero when the max value is reached. The counter is a read only register and can only be reset to zero by a valid interrupt edge or by reset. Reset type: SYSRSn



### 3.18.8 SYNC\_SOC\_REGS Registers

Table 3-85 lists the memory-mapped registers for the SYNC\_SOC\_REGS registers. All register offset addresses not listed in Table 3-85 should be considered as reserved locations and the register contents should not be modified.

**Table 3-85. SYNC\_SOC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SYNCSELECT	Sync Input and Output Select Register	EALLOW	<a href="#">Go</a>
2h	ADCSOCOUTSELECT	External ADCSOC Select Register (PWM1-16)	EALLOW	<a href="#">Go</a>
4h	ADCSOCOUTSELECT1	External ADCSOC Select Register (PWM17-32)	EALLOW	<a href="#">Go</a>
6h	SYNCSOCLOCK	SYNCSEL and EXTADCSOC Select Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-86 shows the codes that are used for access types in this section.

**Table 3-86. SYNC\_SOC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.8.1 SYNCSELECT Register (Offset = 0h) [Reset = E003FFFFh]

SYNCSELECT is shown in [Figure 3-81](#) and described in [Table 3-87](#).

Return to the [Summary Table](#).

Sync Input and Output Select Register

**Figure 3-81. SYNCSELECT Register**

31	30	29	28	27	26	25	24
RESERVED				SYNCOUT			
R/W-7h				R/W-0h			
23	22	21	20	19	18	17	16
RESERVED						RESERVED	
R-0-0h						R/W-7h	
15	14	13	12	11	10	9	8
RESERVED	RESERVED			RESERVED			RESERVED
R/W-7h		R/W-7h		R/W-7h			R/W-7h
7	6	5	4	3	2	1	0
RESERVED		RESERVED			RESERVED		
R/W-7h		R/W-7h			R/W-7h		

**Table 3-87. SYNCSELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-29	RESERVED	R/W	7h	Reserved

**Table 3-87. SYNCSELECT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28-24	SYNCOUT	R/W	0h	Select Syncout Source: 00000: EPWM1SYNCOUT selected to drive the SYNCOUT pin. 00001: EPWM2SYNCOUT selected to drive the SYNCOUT pin. 00010: EPWM3SYNCOUT selected to drive the SYNCOUT pin. 00011: EPWM4SYNCOUT selected to drive the SYNCOUT pin. 00100: EPWM5SYNCOUT selected to drive the SYNCOUT pin. 00101: EPWM6SYNCOUT selected to drive the SYNCOUT pin. 00110: EPWM7SYNCOUT selected to drive the SYNCOUT pin. 00111: EPWM8SYNCOUT selected to drive the SYNCOUT pin. 01000: EPWM9SYNCOUT selected to drive the SYNCOUT pin. 01001: EPWM10SYNCOUT selected to drive the SYNCOUT pin. 01010: EPWM11SYNCOUT selected to drive the SYNCOUT pin. 01011: EPWM12SYNCOUT selected to drive the SYNCOUT pin. 01100: EPWM13SYNCOUT selected to drive the SYNCOUT pin. 01101: EPWM14SYNCOUT selected to drive the SYNCOUT pin. 01110: EPWM15SYNCOUT selected to drive the SYNCOUT pin. 01111: EPWM16SYNCOUT selected to drive the SYNCOUT pin. 10000: EPWM17SYNCOUT selected to drive the SYNCOUT pin. 10001: EPWM18SYNCOUT selected to drive the SYNCOUT pin. 10010: Reserved 10011: Reserved 10100: Reserved 10101: Reserved 10110: Reserved 10111: Reserved 11000: ECAP1SYNCOUT selected to drive the SYNCOUT pin. 11001: ECAP2SYNCOUT selected to drive the SYNCOUT pin. 11010: ECAP3SYNCOUT selected to drive the SYNCOUT pin. 11011: ECAP4SYNCOUT selected to drive the SYNCOUT pin. 11100: ECAP5SYNCOUT selected to drive the SYNCOUT pin. 11101: ECAP6SYNCOUT selected to drive the SYNCOUT pin. 11110: ECAP7SYNCOUT selected to drive the SYNCOUT pin. 11111: Reserved Notes: [1] Reserved position defaults to 00 selection Reset type: CPU1.SYSRSn
23-18	RESERVED	R-0	0h	Reserved
17-15	RESERVED	R/W	7h	Reserved
14-12	RESERVED	R/W	7h	Reserved
11-9	RESERVED	R/W	7h	Reserved
8-6	RESERVED	R/W	7h	Reserved
5-3	RESERVED	R/W	7h	Reserved
2-0	RESERVED	R/W	7h	Reserved

### 3.18.8.2 ADCSOCOUTSELECT Register (Offset = 2h) [Reset = 0000000h]

ADCSOCOUTSELECT is shown in [Figure 3-82](#) and described in [Table 3-88](#).

Return to the [Summary Table](#).

External ADCSOC Select Register (PWM1-16)

**Figure 3-82. ADCSOCOUTSELECT Register**

31	30	29	28	27	26	25	24
PWM16SOBAE N	PWM15SOBAE N	PWM14SOBAE N	PWM13SOCBE N	PWM12SOBAE N	PWM11SOBAE N	PWM10SOBAE N	PWM9SOCBEN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
PWM8SOCBEN	PWM7SOCBEN	PWM6SOCBEN	PWM5SOCBEN	PWM4SOCBEN	PWM3SOCBEN	PWM2SOCBEN	PWM1SOCBEN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
PWM16SOCAE N	PWM15SOCAE N	PWM14SOCAE N	PWM13SOCAE N	PWM12SOCAE N	PWM11SOCAE N	PWM10SOCAE N	PWM9SOCAEN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
PWM8SOCAEN	PWM7SOCAEN	PWM6SOCAEN	PWM5SOCAEN	PWM4SOCAEN	PWM3SOCAEN	PWM2SOCAEN	PWM1SOCAEN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-88. ADCSOCOUTSELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PWM16SOBAEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
30	PWM15SOBAEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
29	PWM14SOBAEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
28	PWM13SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
27	PWM12SOBAEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
26	PWM11SOBAEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
25	PWM10SOBAEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn

**Table 3-88. ADCSOCOUTSELECT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	PWM9SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
23	PWM8SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
22	PWM7SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
21	PWM6SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
20	PWM5SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
19	PWM4SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
18	PWM3SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
17	PWM2SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
16	PWM1SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
15	PWM16SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
14	PWM15SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
13	PWM14SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
12	PWM13SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
11	PWM12SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn

**Table 3-88. ADCSOCOUTSELECT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	PWM11SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
9	PWM10SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
8	PWM9SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
7	PWM8SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
6	PWM7SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
5	PWM6SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
4	PWM5SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
3	PWM4SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
2	PWM3SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
1	PWM2SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
0	PWM1SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn

### 3.18.8.3 ADCSOCOUTSELECT1 Register (Offset = 4h) [Reset = 0000000h]

ADCSOCOUTSELECT1 is shown in [Figure 3-83](#) and described in [Table 3-89](#).

Return to the [Summary Table](#).

External ADCSOC Select Register (PWM17-32)

**Figure 3-83. ADCSOCOUTSELECT1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						PWM18SOCBE N	PWM17SOCBE N
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						PWM18SOCAE N	PWM17SOCAE N
R-0-0h						R/W-0h	R/W-0h

**Table 3-89. ADCSOCOUTSELECT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	PWM18SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
16	PWM17SOCBEN	R/W	0h	ADCSOCBOn source select: 0: Respective EPWM SOCB output is not selected 1: Respective EPWM SOCB output is selected Reset type: CPU1.SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	PWM18SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn
0	PWM17SOCAEN	R/W	0h	ADCSOCAOn source select: 0: Respective EPWM SOCA output is not selected 1: Respective EPWM SOCA output is selected Reset type: CPU1.SYSRSn



### 3.18.8.4 SYNCLOCK Register (Offset = 6h) [Reset = 0000000h]

SYNCLOCK is shown in [Figure 3-84](#) and described in [Table 3-90](#).

Return to the [Summary Table](#).

SYNCSEL and EXTADCSOC Select Lock register

**Figure 3-84. SYNCLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					ADCSOCOUTS ELECT1	ADCSOCOUTS ELECT	SYNCSELECT
R-0-0h					R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-90. SYNCLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	ADCSOCOUTSELECT1	R/WOnce	0h	ADCSOCOUTSELECT1 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any bit in this register, once set can only be created through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: CPU1.SYSRSn
1	ADCSOCOUTSELECT	R/WOnce	0h	ADCSOCOUTSELECT Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any bit in this register, once set can only be created through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: CPU1.SYSRSn
0	SYNCSELECT	R/WOnce	0h	SYNCSELECT Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any bit in this register, once set can only be created through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: CPU1.SYSRSn

### 3.18.9 CPU1\_DMA\_CLA\_SRC\_SEL\_REGS Registers

Table 3-91 lists the memory-mapped registers for the CPU1\_DMA\_CLA\_SRC\_SEL\_REGS registers. All register offset addresses not listed in Table 3-91 should be considered as reserved locations and the register contents should not be modified.

**Table 3-91. CPU1\_DMA\_CLA\_SRC\_SEL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CLA1TASKSRCSELLOCK	CLA1 Task Trigger Source Select Lock Register	EALLOW	<a href="#">Go</a>
4h	DMACHSRCSELLOCK	DMA Channel Trigger Source Select Lock Register	EALLOW	<a href="#">Go</a>
6h	CLA1TASKSRCSEL1	CLA1 Task Trigger Source Select Register-1	EALLOW	<a href="#">Go</a>
8h	CLA1TASKSRCSEL2	CLA1 Task Trigger Source Select Register-2	EALLOW	<a href="#">Go</a>
16h	DMACHSRCSEL1	DMA Channel Trigger Source Select Register-1	EALLOW	<a href="#">Go</a>
18h	DMACHSRCSEL2	DMA Channel Trigger Source Select Register-2	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-92 shows the codes that are used for access types in this section.

**Table 3-92. CPU1\_DMA\_CLA\_SRC\_SEL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.9.1 CLA1TASKSRCSELLOCK Register (Offset = 0h) [Reset = 0000000h]

CLA1TASKSRCSELLOCK is shown in [Figure 3-85](#) and described in [Table 3-93](#).

Return to the [Summary Table](#).

CLA1 Task Trigger Source Select Lock Register

**Figure 3-85. CLA1TASKSRCSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						CLA1TASKSRC SEL2	CLA1TASKSRC SEL1
R-0-0h						R/WOnce-0h	R/WOnce-0h

**Table 3-93. CLA1TASKSRCSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	CLA1TASKSRCSEL2	R/WOnce	0h	CLA1TASKSRCSEL2 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn
0	CLA1TASKSRCSEL1	R/WOnce	0h	CLA1TASKSRCSEL1 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn

### 3.18.9.2 DMACHSRCSELLOCK Register (Offset = 4h) [Reset = 0000000h]

DMACHSRCSELLOCK is shown in [Figure 3-86](#) and described in [Table 3-94](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Lock Register

**Figure 3-86. DMACHSRCSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						DMACHSRCSE L2	DMACHSRCSE L1
R-0-0h						R/WOnce-0h	R/WOnce-0h

**Table 3-94. DMACHSRCSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	DMACHSRCSEL2	R/WOnce	0h	DMACHSRCSEL2 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn
0	DMACHSRCSEL1	R/WOnce	0h	DMACHSRCSEL1 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn

### 3.18.9.3 CLA1TASKSRCSEL1 Register (Offset = 6h) [Reset = 0000000h]

CLA1TASKSRCSEL1 is shown in [Figure 3-87](#) and described in [Table 3-95](#).

Return to the [Summary Table](#).

CLA1 Task Trigger Source Select Register-1

**Figure 3-87. CLA1TASKSRCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TASK4								TASK3								TASK2								TASK1							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-95. CLA1TASKSRCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TASK4	R/W	0h	Selects the Trigger Source for TASK4 of CLA1 Reset type: SYSRSn
23-16	TASK3	R/W	0h	Selects the Trigger Source for TASK3 of CLA1 Reset type: SYSRSn
15-8	TASK2	R/W	0h	Selects the Trigger Source for TASK2 of CLA1 Reset type: SYSRSn
7-0	TASK1	R/W	0h	Selects the Trigger Source for TASK1 of CLA1 Reset type: SYSRSn

### 3.18.9.4 CLA1TASKSRCSEL2 Register (Offset = 8h) [Reset = 0000000h]

CLA1TASKSRCSEL2 is shown in [Figure 3-88](#) and described in [Table 3-96](#).

Return to the [Summary Table](#).

CLA1 Task Trigger Source Select Register-2

**Figure 3-88. CLA1TASKSRCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TASK8								TASK7								TASK6								TASK5							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-96. CLA1TASKSRCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TASK8	R/W	0h	Selects the Trigger Source for TASK8 of CLA1 Reset type: SYSRSn
23-16	TASK7	R/W	0h	Selects the Trigger Source for TASK7 of CLA1 Reset type: SYSRSn
15-8	TASK6	R/W	0h	Selects the Trigger Source for TASK6 of CLA1 Reset type: SYSRSn
7-0	TASK5	R/W	0h	Selects the Trigger Source for TASK5 of CLA1 Reset type: SYSRSn

### 3.18.9.5 DMACHSRCSEL1 Register (Offset = 16h) [Reset = 0000000h]

DMACHSRCSEL1 is shown in [Figure 3-89](#) and described in [Table 3-97](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-1

**Figure 3-89. DMACHSRCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH4								CH3								CH2								CH1							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-97. DMACHSRCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	CH4	R/W	0h	Selects the Trigger and Sync Source CH4 of DMA Reset type: SYSRSn
23-16	CH3	R/W	0h	Selects the Trigger and Sync Source CH3 of DMA Reset type: SYSRSn
15-8	CH2	R/W	0h	Selects the Trigger and Sync Source CH2 of DMA Reset type: SYSRSn
7-0	CH1	R/W	0h	Selects the Trigger and Sync Source CH1 of DMA Reset type: SYSRSn



### 3.18.9.6 DMACHSRCSEL2 Register (Offset = 18h) [Reset = 0000000h]

DMACHSRCSEL2 is shown in [Figure 3-90](#) and described in [Table 3-98](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-2

**Figure 3-90. DMACHSRCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CH6						CH5									
R-0-0h																R/W-0h						R/W-0h									

**Table 3-98. DMACHSRCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	CH6	R/W	0h	Selects the Trigger and Sync Source CH6 of DMA Reset type: SYSRSn
7-0	CH5	R/W	0h	Selects the Trigger and Sync Source CH5 of DMA Reset type: SYSRSn

### 3.18.10 CPU2\_DMA\_CLA\_SRC\_SEL\_REGS Registers

Table 3-99 lists the memory-mapped registers for the CPU2\_DMA\_CLA\_SRC\_SEL\_REGS registers. All register offset addresses not listed in Table 3-99 should be considered as reserved locations and the register contents should not be modified.

**Table 3-99. CPU2\_DMA\_CLA\_SRC\_SEL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
4h	DMACHSRCSELLOCK	DMA Channel Trigger Source Select Lock Register	EALLOW	<a href="#">Go</a>
16h	DMACHSRCSEL1	DMA Channel Trigger Source Select Register-1	EALLOW	<a href="#">Go</a>
18h	DMACHSRCSEL2	DMA Channel Trigger Source Select Register-2	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-100 shows the codes that are used for access types in this section.

**Table 3-100. CPU2\_DMA\_CLA\_SRC\_SEL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.10.1 DMACHSRCSELLOCK Register (Offset = 4h) [Reset = 0000000h]

DMACHSRCSELLOCK is shown in [Figure 3-91](#) and described in [Table 3-101](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Lock Register

**Figure 3-91. DMACHSRCSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						DMACHSRCSE L2	DMACHSRCSE L1
R-0-0h						R/WSoOnce-0h	R/WSoOnce-0h

**Table 3-101. DMACHSRCSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	DMACHSRCSEL2	R/WSoOnce	0h	DMACHSRCSEL2 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn
0	DMACHSRCSEL1	R/WSoOnce	0h	DMACHSRCSEL1 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn

### 3.18.10.2 DMACHSRCSEL1 Register (Offset = 16h) [Reset = 0000000h]

DMACHSRCSEL1 is shown in [Figure 3-92](#) and described in [Table 3-102](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-1

**Figure 3-92. DMACHSRCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH4								CH3								CH2								CH1							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-102. DMACHSRCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	CH4	R/W	0h	Selects the Trigger and Sync Source CH4 of DMA Reset type: SYSRSn
23-16	CH3	R/W	0h	Selects the Trigger and Sync Source CH3 of DMA Reset type: SYSRSn
15-8	CH2	R/W	0h	Selects the Trigger and Sync Source CH2 of DMA Reset type: SYSRSn
7-0	CH1	R/W	0h	Selects the Trigger and Sync Source CH1 of DMA Reset type: SYSRSn

### 3.18.10.3 DMACHSRCSEL2 Register (Offset = 18h) [Reset = 0000000h]

DMACHSRCSEL2 is shown in [Figure 3-93](#) and described in [Table 3-103](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-2

**Figure 3-93. DMACHSRCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CH6						CH5									
R-0-0h																R/W-0h						R/W-0h									

**Table 3-103. DMACHSRCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	CH6	R/W	0h	Selects the Trigger and Sync Source CH6 of DMA Reset type: SYSRSn
7-0	CH5	R/W	0h	Selects the Trigger and Sync Source CH5 of DMA Reset type: SYSRSn

### 3.18.11 DEV\_CFG\_REGS Registers

Table 3-104 lists the memory-mapped registers for the DEV\_CFG\_REGS registers. All register offset addresses not listed in Table 3-104 should be considered as reserved locations and the register contents should not be modified.

**Table 3-104. DEV\_CFG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DEVCFGLOCK1	Lock bit for CPUSELx registers	EALLOW	<a href="#">Go</a>
2h	DEVCFGLOCK2	Lock bit for DEVCFG registers	EALLOW	<a href="#">Go</a>
8h	PARTIDL	Lower 32-bit of Device PART Identification Number		<a href="#">Go</a>
Ah	PARTIDH	Upper 32-bit of Device PART Identification Number		<a href="#">Go</a>
Ch	REVID	Device Revision Number		<a href="#">Go</a>
60h	BANKMUXSEL	Flash Bank allocation to CPU. Internal note : This register is accessible (read-only) by CPU2, for devices with CPU2		<a href="#">Go</a>
78h	MCUCNF0	MCU Configuration register for DC0.DUAL_CORE		<a href="#">Go</a>
7Ah	MCUCNF1	MCU Configuration register for LockStep Feature on device		<a href="#">Go</a>
7Ch	MCUCNF2	MCU Configuration register for EtherCAT		<a href="#">Go</a>
7Eh	MCUCNF3	MCU Configuration register for Flash Bank 1		<a href="#">Go</a>
80h	MCUCNF4	MCU Configuration register for Flash Bank 2		<a href="#">Go</a>
82h	MCUCNF5	MCU Configuration register for Flash Bank 3		<a href="#">Go</a>
84h	MCUCNF6	MCU Configuration register for Flash Bank 4		<a href="#">Go</a>
86h	MCUCNF7	MCU Configuration register for Flash Bank 5		<a href="#">Go</a>
8Ch	MCUCNFLOCK	Lock bit for MCUCNFx registers	EALLOW	<a href="#">Go</a>
8Eh	TRIMERRSTS	TRIM Error Status register		<a href="#">Go</a>
9Ch	SOFTPRES0	Processing Block Software Reset register	EALLOW	<a href="#">Go</a>
9Eh	SOFTPRES1	EMIF Software Reset register	EALLOW	<a href="#">Go</a>
A0h	SOFTPRES2	EPWM Software Reset register	EALLOW	<a href="#">Go</a>
A2h	SOFTPRES3	ECAP Software Reset register	EALLOW	<a href="#">Go</a>
A4h	SOFTPRES4	EQEP Software Reset register	EALLOW	<a href="#">Go</a>
A8h	SOFTPRES6	Sigma Delta Software Reset register	EALLOW	<a href="#">Go</a>
AAh	SOFTPRES7	SCI, UART Software Reset register	EALLOW	<a href="#">Go</a>
ACh	SOFTPRES8	SPI Software Reset register	EALLOW	<a href="#">Go</a>
AEh	SOFTPRES9	I2C Software Reset register	EALLOW	<a href="#">Go</a>
B0h	SOFTPRES10	CAN Software Reset register	EALLOW	<a href="#">Go</a>
B2h	SOFTPRES11	McBSP/USB Software Reset register	EALLOW	<a href="#">Go</a>
B6h	SOFTPRES13	ADC Software Reset register	EALLOW	<a href="#">Go</a>
B8h	SOFTPRES14	CMPSS Software Reset register	EALLOW	<a href="#">Go</a>
BCh	SOFTPRES16	DAC Software Reset register	EALLOW	<a href="#">Go</a>
BEh	SOFTPRES17	CLB Software Reset register	EALLOW	<a href="#">Go</a>
C0h	SOFTPRES18	FSI Software Reset register	EALLOW	<a href="#">Go</a>
C2h	SOFTPRES19	LIN Software Reset register	EALLOW	<a href="#">Go</a>
C6h	SOFTPRES21	DCC Software Reset register	EALLOW	<a href="#">Go</a>
CAh	SOFTPRES23	ETHERCAT Software Reset register	EALLOW	<a href="#">Go</a>
D0h	SOFTPRES26	AES Software Reset register	EALLOW	<a href="#">Go</a>

**Table 3-104. DEV\_CFG\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
D2h	SOFTPRES27	EPG Software Reset register	EALLOW	<a href="#">Go</a>
D4h	SOFTPRES28	Flash Software Reset register	EALLOW	<a href="#">Go</a>
D6h	SOFTPRES29	ADCCHECKER Software Reset register	EALLOW	<a href="#">Go</a>
ECh	SOFTPRES40	Peripheral Software Reset register	EALLOW	<a href="#">Go</a>
F0h	CPUSEL0	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
F2h	CPUSEL1	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
F4h	CPUSEL2	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
F6h	CPUSEL3	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
F8h	CPUSEL4	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
FAh	CPUSEL5	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
FCh	CPUSEL6	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
FEh	CPUSEL7	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
100h	CPUSEL8	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
102h	CPUSEL9	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
106h	CPUSEL11	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
108h	CPUSEL12	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
10Ah	CPUSEL13	CPU select register for DCC	EALLOW	<a href="#">Go</a>
10Ch	CPUSEL14	CPU Select register for common peripherals	EALLOW	<a href="#">Go</a>
10Eh	CPUSEL15	CPU select register for CLB tiles	EALLOW	<a href="#">Go</a>
110h	CPUSEL16	CPU select register for FSI	EALLOW	<a href="#">Go</a>
112h	CPUSEL17	CPU select register for LIN	EALLOW	<a href="#">Go</a>
11Eh	CPUSEL23	CPU select register for EtherCAT	EALLOW	<a href="#">Go</a>
122h	CPUSEL25	CPU select register for HRCAL	EALLOW	<a href="#">Go</a>
124h	CPUSEL26	CPU select register for AES	EALLOW	<a href="#">Go</a>
126h	CPUSEL27	CPU select register for EPG	EALLOW	<a href="#">Go</a>
128h	CPUSEL28	CPU select register for ADCCHECKER tiles	EALLOW	<a href="#">Go</a>
13Ch	CPU2RESCTL	CPU2 Reset Control Register	EALLOW	<a href="#">Go</a>
13Eh	RSTSTAT	Reset Status register for secondary C28x CPUs		<a href="#">Go</a>
13Fh	LPMSTAT	LPM Status Register for secondary C28x CPUs		<a href="#">Go</a>
14Ah	TAP_STATUS	Status of JTAG State machine & Debugger Connect		<a href="#">Go</a>
14Ch	TAP_CONTROL	Disable TAP control		<a href="#">Go</a>
1D2h	USBTYP	Configures USB Type for the device	EALLOW	<a href="#">Go</a>
1D3h	ECAPTYP	Configures ECAP Type for the device	EALLOW	<a href="#">Go</a>
1D4h	SDFMTYP	Configures SDFM Type for the device	EALLOW	<a href="#">Go</a>
1D6h	MEMMAPTYP	Configures Memory Map Type for the device	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 3-105](#) shows the codes that are used for access types in this section.

**Table 3-105. DEV\_CFG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s



**Table 3-105. DEV\_CFG\_REGS Access Type Codes (continued)**

Access Type	Code	Description
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
WOnce	W Once	Write Write once
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.11.1 DEVCFGLOCK1 Register (Offset = 0h) [Reset = 0000000h]

DEVCFGLOCK1 is shown in [Figure 3-94](#) and described in [Table 3-106](#).

Return to the [Summary Table](#).

Lock bit for CPUSELx registers

The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

Note:

Any SOnce bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

**Figure 3-94. DEVCFGLOCK1 Register**

31	30	29	28	27	26	25	24
RESERVED			CPUSEL28	CPUSEL27	CPUSEL26	CPUSEL25	RESERVED
R-0-0h			R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R-0-0h
23	22	21	20	19	18	17	16
CPUSEL23	RESERVED				RESERVED	CPUSEL17	CPUSEL16
R/WSoOnce-0h	R-0-0h				R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h
15	14	13	12	11	10	9	8
CPUSEL15	CPUSEL14	CPUSEL13	CPUSEL12	CPUSEL11	RESERVED	CPUSEL9	CPUSEL8
R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h
7	6	5	4	3	2	1	0
CPUSEL7	CPUSEL6	CPUSEL5	CPUSEL4	CPUSEL3	CPUSEL2	CPUSEL1	CPUSEL0
R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h

**Table 3-106. DEVCFGLOCK1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-29	RESERVED	R-0	0h	Reserved
28	CPUSEL28	R/WSoOnce	0h	Lock bit for CPUSEL28 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
27	CPUSEL27	R/WSoOnce	0h	Lock bit for CPUSEL27 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
26	CPUSEL26	R/WSoOnce	0h	Lock bit for CPUSEL26 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
25	CPUSEL25	R/WSoOnce	0h	Lock bit for CPUSEL25 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
24	RESERVED	R-0	0h	Reserved
23	CPUSEL23	R/WSoOnce	0h	Lock bit for CPUSEL23 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
22-19	RESERVED	R-0	0h	Reserved
18	RESERVED	R/WSoOnce	0h	Reserved

**Table 3-106. DEVCFGLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	CPUSEL17	R/WOnce	0h	Lock bit for CPUSEL17 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
16	CPUSEL16	R/WOnce	0h	Lock bit for CPUSEL16 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
15	CPUSEL15	R/WOnce	0h	Lock bit for CPUSEL15 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
14	CPUSEL14	R/WOnce	0h	Lock bit for CPUSEL14 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
13	CPUSEL13	R/WOnce	0h	Lock bit for CPUSEL13 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
12	CPUSEL12	R/WOnce	0h	Lock bit for CPUSEL12 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
11	CPUSEL11	R/WOnce	0h	Lock bit for CPUSEL11 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
10	RESERVED	R/WOnce	0h	Reserved
9	CPUSEL9	R/WOnce	0h	Lock bit for CPUSEL9 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
8	CPUSEL8	R/WOnce	0h	Lock bit for CPUSEL8 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
7	CPUSEL7	R/WOnce	0h	Lock bit for CPUSEL7 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
6	CPUSEL6	R/WOnce	0h	Lock bit for CPUSEL6 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
5	CPUSEL5	R/WOnce	0h	Lock bit for CPUSEL5 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
4	CPUSEL4	R/WOnce	0h	Lock bit for CPUSEL4 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

**Table 3-106. DEVCFGLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CPUSEL3	R/WOnce	0h	Lock bit for CPUSEL3 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
2	CPUSEL2	R/WOnce	0h	Lock bit for CPUSEL2 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
1	CPUSEL1	R/WOnce	0h	Lock bit for CPUSEL1 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
0	CPUSEL0	R/WOnce	0h	Lock bit for CPUSEL0 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

### 3.18.11.2 DEVCFGLOCK2 Register (Offset = 2h) [Reset = 0000000h]

DEVCFGLOCK2 is shown in [Figure 3-95](#) and described in [Table 3-107](#).

Return to the [Summary Table](#).

Lock bit for DEVCFG registers

Note:

[1] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

[2] Any SOnce bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

**Figure 3-95. DEVCFGLOCK2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					BANKMUXSEL	RESERVED	RESERVED
R-0-0h					R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h

**Table 3-107. DEVCFGLOCK2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	BANKMUXSEL	R/WSoOnce	0h	0 Allows write to BANKMUXSEL register 1 Blocks write to BANKMUXSEL register Reset type: CPU1.SYSRSn
1	RESERVED	R/WSoOnce	0h	Reserved
0	RESERVED	R/WSoOnce	0h	Reserved

### 3.18.11.3 PARTIDL Register (Offset = 8h) [Reset = 00XXXX0h]

PARTIDL is shown in [Figure 3-96](#) and described in [Table 3-108](#).

Return to the [Summary Table](#).

Lower 32-bit of Device PART Identification Number

**Figure 3-96. PARTIDL Register**

31	30	29	28	27	26	25	24
RESERVED				RESERVED			
R-0h				R-0h			
23	22	21	20	19	18	17	16
FLASH_SIZE							
R-XXh							
15	14	13	12	11	10	9	8
RESERVED	RESERVED		RESERVED	RESERVED	PIN_COUNT		
R-0h	R-Xh		R-0h	R-Xh	R-Xh		
7	6	5	4	3	2	1	0
QUAL		RESERVED	RESERVED		RESERVED		
R-Xh		R-0h	R-0h		R-0h		

**Table 3-108. PARTIDL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R	0h	Reserved
27-24	RESERVED	R	0h	Reserved
23-16	FLASH_SIZE	R	XXh	was flash size earlier 0x8 = Reserved 0x7 = 1280KB 0x6 = 1024KB 0x5 = 768KB 0x4 = 512KB 0x3 = 256KB 0x0, 0x1 = Reserved Reset type: PORESETn
15	RESERVED	R	0h	Reserved
14-13	RESERVED	R	Xh	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	Xh	Reserved
10-8	PIN_COUNT	R	Xh	0 = 100 pin QFP 1 = 176 pin QFP 2 = 169 pin BGA 3 = 256 pin BGA 4,5,6,7 = Reserved Reset type: PORESETn
7-6	QUAL	R	Xh	0 = Engineering sample (TMX) 1 = Pilot production (TMP) 2 = Fully qualified (TMS) Reset type: PORESETn
5	RESERVED	R	0h	Reserved
4-3	RESERVED	R	0h	Reserved
2-0	RESERVED	R	0h	Reserved

### 3.18.11.4 PARTIDH Register (Offset = Ah) [Reset = 08XX0500h]

PARTIDH is shown in [Figure 3-97](#) and described in [Table 3-109](#).

Return to the [Summary Table](#).

Upper 32-bit of Device PART Identification Number

**Figure 3-97. PARTIDH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DEVICE_CLASS_ID								PARTNO							
R-8h								R-XXh							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FAMILY								RESERVED				RESERVED			
R-5h								R-0h				R-0h			

**Table 3-109. PARTIDH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	DEVICE_CLASS_ID	R	8h	Device class ID Reset type: PORESETn
23-16	PARTNO	R	XXh	Part Number Designator 0xFF - F28P650DK9 0xFE - F28P650DK7 0xFD - F28P650DK8, F28P659DK8 0xFC - F28P650SK7 0xFB - F28P650DK6 0xFA - F28P650SK6 0xF9 - F28P659DH8 0xF8 - F28P650SH6, F28P659SH6 0xF7 - F28P650DH6 0xF6 - F28P650SH7 Reset type: PORESETn
15-8	FAMILY	R	5h	Device Family Reset type: PORESETn
7-4	RESERVED	R	0h	Reserved
3-0	RESERVED	R	0h	Reserved

### 3.18.11.5 REVID Register (Offset = Ch) [Reset = 0000000h]

REVID is shown in [Figure 3-98](#) and described in [Table 3-110](#).

Return to the [Summary Table](#).

Device Revision Number

**Figure 3-98. REVID Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																REVID															
R-0-0h																R/WOnce-0h															

**Table 3-110. REVID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-0	REVID	R/WOnce	0h	Device Revision ID. Loaded from flash trim sector by boot rom. Reset value is die-specific. Reset type: XRSn



### 3.18.11.6 BANKMUXSEL Register (Offset = 60h) [Reset = 0000000h]

BANKMUXSEL is shown in [Figure 3-99](#) and described in [Table 3-111](#).

Return to the [Summary Table](#).

Flash Bank allocation to CPU. Internal note : This register is accessible (read-only) by CPU2, for devices with CPU2

**Figure 3-99. BANKMUXSEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						BANK4		BANK3		BANK2		BANK1		BANK0	
R-0-0h						R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-111. BANKMUXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R-0	0h	Reserved
9-8	BANK4	R/W	0h	00: Flash Bank is allowed to access from CPU1 11: Flash Bank is allowed to access from CPU2 01,10: Reserved, same as 00 Internal note : This register is accessible (read-only) by CPU2, for devices with CPU2 Reset type: PORESETn
7-6	BANK3	R/W	0h	00: Flash Bank is allowed to access from CPU1 11: Flash Bank is allowed to access from CPU2 01,10: Reserved, same as 00 Internal note : This register is accessible (read-only) by CPU2, for devices with CPU2 Reset type: PORESETn
5-4	BANK2	R/W	0h	00: Flash Bank is allowed to access from CPU1 11: Flash Bank is allowed to access from CPU2 01,10: Reserved, same as 00 Internal note : This register is accessible (read-only) by CPU2, for devices with CPU2 Reset type: PORESETn
3-2	BANK1	R/W	0h	00: Flash Bank is allowed to access from CPU1 11: Flash Bank is allowed to access from CPU2 01,10: Reserved, same as 00 Internal note : This register is accessible (read-only) by CPU2, for devices with CPU2 Reset type: PORESETn
1-0	BANK0	R/W	0h	00: Flash Bank is allowed to access from CPU1 11: Flash Bank is allowed to access from CPU2 01,10: Reserved, same as 00 Internal note : This register is accessible (read-only) by CPU2, for devices with CPU2 Reset type: PORESETn

### 3.18.11.7 MCUCNF0 Register (Offset = 78h) [Reset = 000000Xh]

MCUCNF0 is shown in [Figure 3-100](#) and described in [Table 3-112](#).

Return to the [Summary Table](#).

MCU Configuration register for DC0.DUAL\_CORE

**Figure 3-100. MCUCNF0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							DUAL_CORE
R-0-0h							R-Xh

**Table 3-112. MCUCNF0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	DUAL_CORE	R	Xh	Single Core vs Dual Core 0: Single Core 1: Dual Core Reset type: PORESETn

### 3.18.11.8 MCUCNF1 Register (Offset = 7Ah) [Reset = 00000XXh]

MCUCNF1 is shown in [Figure 3-101](#) and described in [Table 3-113](#).

Return to the [Summary Table](#).

MCU Configuration register for LockStep Feature on device

**Figure 3-101. MCUCNF1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		MSEL_D5	MSEL_D4	MSEL_D3	MSEL_D2	RESERVED	RESERVED
R-0-0h		R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-113. MCUCNF1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	MSEL_D5	R	Xh	Controller Select for Dx RAM: 0: CPU1 is controller for this memory. 1: CPU2 is controller for this memory. Reset type: PORESETn
4	MSEL_D4	R	Xh	Controller Select for Dx RAM: 0: CPU1 is controller for this memory. 1: CPU2 is controller for this memory. Reset type: PORESETn
3	MSEL_D3	R	Xh	Controller Select for Dx RAM: 0: CPU1 is controller for this memory. 1: CPU2 is controller for this memory. Reset type: PORESETn
2	MSEL_D2	R	Xh	Controller Select for Dx RAM: 0: CPU1 is controller for this memory. 1: CPU2 is controller for this memory. Reset type: PORESETn
1	RESERVED	R	Xh	Reserved
0	RESERVED	R	Xh	Reserved

### 3.18.11.9 MCUCNF2 Register (Offset = 7Ch) [Reset = 000000Xh]

MCUCNF2 is shown in [Figure 3-102](#) and described in [Table 3-114](#).

Return to the [Summary Table](#).

MCU Configuration register for EtherCAT

**Figure 3-102. MCUCNF2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ETHERCAT
R-0-0h							R-Xh

**Table 3-114. MCUCNF2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	ETHERCAT	R	Xh	ETHERCAT : 0: Feature not present on the device 1: Feature present on the device Reset type: PORESETn

### 3.18.11.10 MCUCNF3 Register (Offset = 7Eh) [Reset = 0000XXXh]

MCUCNF3 is shown in [Figure 3-103](#) and described in [Table 3-115](#).

Return to the [Summary Table](#).

MCU Configuration register for Flash Bank 1

**Figure 3-103. MCUCNF3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh
7	6	5	4	3	2	1	0
SECT127_112	SECT111_96	SECT95_80	SECT79_64	SECT63_48	SECT47_32	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-115. MCUCNF3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R	Xh	Reserved
14	RESERVED	R	Xh	Reserved
13	RESERVED	R	Xh	Reserved
12	RESERVED	R	Xh	Reserved
11	RESERVED	R	Xh	Reserved
10	RESERVED	R	Xh	Reserved
9	RESERVED	R	Xh	Reserved
8	RESERVED	R	Xh	Reserved
7	SECT127_112	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
6	SECT111_96	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
5	SECT95_80	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
4	SECT79_64	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
3	SECT63_48	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

**Table 3-115. MCUCNF3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SECT47_32	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
1	SECT31_16	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
0	SECT15_0	R	Xh	Flash Bank-1: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

### 3.18.11.11 MCUCNF4 Register (Offset = 80h) [Reset = 0000XXXh]

MCUCNF4 is shown in [Figure 3-104](#) and described in [Table 3-116](#).

Return to the [Summary Table](#).

MCU Configuration register for Flash Bank 2

**Figure 3-104. MCUCNF4 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh
7	6	5	4	3	2	1	0
SECT127_112	SECT111_96	SECT95_80	SECT79_64	SECT63_48	SECT47_32	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-116. MCUCNF4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R	Xh	Reserved
14	RESERVED	R	Xh	Reserved
13	RESERVED	R	Xh	Reserved
12	RESERVED	R	Xh	Reserved
11	RESERVED	R	Xh	Reserved
10	RESERVED	R	Xh	Reserved
9	RESERVED	R	Xh	Reserved
8	RESERVED	R	Xh	Reserved
7	SECT127_112	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
6	SECT111_96	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
5	SECT95_80	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
4	SECT79_64	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
3	SECT63_48	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

**Table 3-116. MCUCNF4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SECT47_32	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
1	SECT31_16	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
0	SECT15_0	R	Xh	Flash Bank-2: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn



### 3.18.11.12 MCUCNF5 Register (Offset = 82h) [Reset = 0000XXXh]

MCUCNF5 is shown in [Figure 3-105](#) and described in [Table 3-117](#).

Return to the [Summary Table](#).

MCU Configuration register for Flash Bank 3

**Figure 3-105. MCUCNF5 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh
7	6	5	4	3	2	1	0
SECT127_112	SECT111_96	SECT95_80	SECT79_64	SECT63_48	SECT47_32	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-117. MCUCNF5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R	Xh	Reserved
14	RESERVED	R	Xh	Reserved
13	RESERVED	R	Xh	Reserved
12	RESERVED	R	Xh	Reserved
11	RESERVED	R	Xh	Reserved
10	RESERVED	R	Xh	Reserved
9	RESERVED	R	Xh	Reserved
8	RESERVED	R	Xh	Reserved
7	SECT127_112	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
6	SECT111_96	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
5	SECT95_80	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
4	SECT79_64	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
3	SECT63_48	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

**Table 3-117. MCUCNF5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SECT47_32	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
1	SECT31_16	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
0	SECT15_0	R	Xh	Flash Bank-3: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

### 3.18.11.13 MCUCNF6 Register (Offset = 84h) [Reset = 0000XXXh]

MCUCNF6 is shown in [Figure 3-106](#) and described in [Table 3-118](#).

Return to the [Summary Table](#).

MCU Configuration register for Flash Bank 4

**Figure 3-106. MCUCNF6 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh
7	6	5	4	3	2	1	0
SECT127_112	SECT111_96	SECT95_80	SECT79_64	SECT63_48	SECT47_32	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-118. MCUCNF6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R	Xh	Reserved
14	RESERVED	R	Xh	Reserved
13	RESERVED	R	Xh	Reserved
12	RESERVED	R	Xh	Reserved
11	RESERVED	R	Xh	Reserved
10	RESERVED	R	Xh	Reserved
9	RESERVED	R	Xh	Reserved
8	RESERVED	R	Xh	Reserved
7	SECT127_112	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
6	SECT111_96	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
5	SECT95_80	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
4	SECT79_64	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
3	SECT63_48	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

**Table 3-118. MCUCNF6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SECT47_32	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
1	SECT31_16	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
0	SECT15_0	R	Xh	Flash Bank-4: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

### 3.18.11.14 MCUCNF7 Register (Offset = 86h) [Reset = 0000XXXh]

MCUCNF7 is shown in [Figure 3-107](#) and described in [Table 3-119](#).

Return to the [Summary Table](#).

MCU Configuration register for Flash Bank 5

**Figure 3-107. MCUCNF7 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh
7	6	5	4	3	2	1	0
SECT127_112	SECT111_96	SECT95_80	SECT79_64	SECT63_48	SECT47_32	SECT31_16	SECT15_0
R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh	R-Xh

**Table 3-119. MCUCNF7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R	Xh	Reserved
14	RESERVED	R	Xh	Reserved
13	RESERVED	R	Xh	Reserved
12	RESERVED	R	Xh	Reserved
11	RESERVED	R	Xh	Reserved
10	RESERVED	R	Xh	Reserved
9	RESERVED	R	Xh	Reserved
8	RESERVED	R	Xh	Reserved
7	SECT127_112	R	Xh	Flash Bank-5: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
6	SECT111_96	R	Xh	Flash Bank-5: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
5	SECT95_80	R	Xh	Flash Bank-5: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
4	SECT79_64	R	Xh	Flash Bank-5: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
3	SECT63_48	R	Xh	Flash Bank-5: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

**Table 3-119. MCUCNF7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SECT47_32	R	Xh	Flash Bank-5: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
1	SECT31_16	R	Xh	Flash Bank-5: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn
0	SECT15_0	R	Xh	Flash Bank-5: 0: Respective sectors are not present in the device 1: Respective sectors are present in the device Reset type: PORESETn

### 3.18.11.15 MCUCNFLOCK Register (Offset = 8Ch) [Reset = 0000000h]

MCUCNFLOCK is shown in [Figure 3-108](#) and described in [Table 3-120](#).

Return to the [Summary Table](#).

Lock bit for MCUCNFx registers

The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

Note:

Any SOnce bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

**Figure 3-108. MCUCNFLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
MCUCNF7	MCUCNF6	MCUCNF5	MCUCNF4	MCUCNF3	MCUCNF2	MCUCNF1	MCUCNF0
R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h	R/WSoOnce-0h

**Table 3-120. MCUCNFLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	MCUCNF7	R/WSoOnce	0h	Lock bit for MCUCNF7 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
6	MCUCNF6	R/WSoOnce	0h	Lock bit for MCUCNF6 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
5	MCUCNF5	R/WSoOnce	0h	Lock bit for MCUCNF5 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
4	MCUCNF4	R/WSoOnce	0h	Lock bit for MCUCNF4 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
3	MCUCNF3	R/WSoOnce	0h	Lock bit for MCUCNF3 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
2	MCUCNF2	R/WSoOnce	0h	Lock bit for MCUCNF2 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

**Table 3-120. MCUCNFLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	MCUCNF1	R/WOnce	0h	Lock bit for MCUCNF1 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
0	MCUCNF0	R/WOnce	0h	Lock bit for MCUCNF0 register: 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn



### 3.18.11.16 TRIMERRSTS Register (Offset = 8Eh) [Reset = 0000000h]

TRIMERRSTS is shown in [Figure 3-109](#) and described in [Table 3-121](#).

Return to the [Summary Table](#).

TRIM Error Status register

**Figure 3-109. TRIMERRSTS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																LERR															
R-0-0h																R/WSonce-0h															

**Table 3-121. TRIMERRSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-0	LERR	R/WSonce	0h	TRIM information load error status. This will include error during SRAM repair also. 0x1: Correctable single bit error 0x2: Uncorrectable double bit error 0x4: SRAMREPAIR correctable single bit error 0x8: SRAMREPAIR uncorrectable double bit error 0x10: SRAMREPAIR chain broken error 0x20: Trim over timeout error Other: Non zero value indicates error during load Note: [1] This bit is updated by software. Details will be filled in once the Boot ROM related requirements are complete. It should have bits to indicate (i) Double bit error during trim load (ii) Single bit error during trim load (iii) Double bit error during SRAM repair load (iv) Single bit error error during SRAM repair load (v) SRAM repair error load (chain is broken) (vi) PWRUPSTS.TRIMOVER signal is not asserted even after the full wait time Reset type: XRSn

### 3.18.11.17 SOFTPRES0 Register (Offset = 9Ch) [Reset = 0000000h]

SOFTPRES0 is shown in [Figure 3-110](#) and described in [Table 3-122](#).

Return to the [Summary Table](#).

Processing Block Software Reset register

When bits in this register are set, the respective module is in reset. All design data is lost and the module registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-110. SOFTPRES0 Register**

31	30	29	28	27	26	25	24
RESERVED						CPU2_ERAD	CPU1_ERAD
R-0-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED							CPU2_CPUBG CRC
R-0-0h							R/W-0h
15	14	13	12	11	10	9	8
RESERVED	CPU1_CLA1BG CRC	CPU1_CPUBG CRC	RESERVED				
R-0-0h	R/W-0h	R/W-0h	R-0-0h				
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	CPU1_CLA1
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-122. SOFTPRES0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R-0	0h	Reserved
25	CPU2_ERAD	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
24	CPU1_ERAD	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
23-17	RESERVED	R-0	0h	Reserved
16	CPU2_CPUBGCRC	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
15	RESERVED	R-0	0h	Reserved
14	CPU1_CLA1BGCRC	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
13	CPU1_CPUBGCRC	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
12-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved

**Table 3-122. SOFTPRES0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	CPU1_CLA1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.18 SOFTPRES1 Register (Offset = 9Eh) [Reset = 0000000h]

SOFTPRES1 is shown in [Figure 3-111](#) and described in [Table 3-123](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

When bits in this register are set, the respective peripheral is in reset. All data is lost and the peripheral registers are returned to their reset states. Bits must be manually cleared after being set.

**Figure 3-111. SOFTPRES1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	EMIF1
R-0-0h						R/W-0h	R/W-0h

**Table 3-123. SOFTPRES1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	EMIF1	R/W	0h	When this bit is set, only the control logic of the respective EMIF1 is reset. It does not reset the internal registers except the Total Access register and the Total Activate register. Refer to EMIF spec for more details on the EMIF SOFTRESET feature. This bit must be manually cleared after being set. 1: EMIF1 is under SOFTRESET 0: Module reset is determined by the device Reset Network Reset type: CPU1.SYSRSn

### 3.18.11.19 SOFTPRES2 Register (Offset = A0h) [Reset = 0000000h]

SOFTPRES2 is shown in [Figure 3-112](#) and described in [Table 3-124](#).

Return to the [Summary Table](#).

EPWM Software Reset register

**Figure 3-112. SOFTPRES2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						EPWM18	EPWM17
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
EPWM16	EPWM15	EPWM14	EPWM13	EPWM12	EPWM11	EPWM10	EPWM9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EPWM8	EPWM7	EPWM6	EPWM5	EPWM4	EPWM3	EPWM2	EPWM1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-124. SOFTPRES2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	EPWM18	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
16	EPWM17	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
15	EPWM16	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
14	EPWM15	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
13	EPWM14	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
12	EPWM13	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
11	EPWM12	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
10	EPWM11	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
9	EPWM10	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

**Table 3-124. SOFTPRES2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	EPWM9	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
7	EPWM8	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
6	EPWM7	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
5	EPWM6	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
4	EPWM5	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
3	EPWM4	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
2	EPWM3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
1	EPWM2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	EPWM1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.20 SOFTPRES3 Register (Offset = A2h) [Reset = 0000000h]

SOFTPRES3 is shown in [Figure 3-113](#) and described in [Table 3-125](#).

Return to the [Summary Table](#).

ECAP Software Reset register

**Figure 3-113. SOFTPRES3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	ECAP7	ECAP6	ECAP5	ECAP4	ECAP3	ECAP2	ECAP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-125. SOFTPRES3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	ECAP7	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
5	ECAP6	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
4	ECAP5	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
3	ECAP4	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
2	ECAP3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
1	ECAP2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	ECAP1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.21 SOFTPRES4 Register (Offset = A4h) [Reset = 0000000h]

SOFTPRES4 is shown in [Figure 3-114](#) and described in [Table 3-126](#).

Return to the [Summary Table](#).

EQEP Software Reset register

**Figure 3-114. SOFTPRES4 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		EQEP6	EQEP5	EQEP4	EQEP3	EQEP2	EQEP1
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-126. SOFTPRES4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	EQEP6	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
4	EQEP5	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
3	EQEP4	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
2	EQEP3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
1	EQEP2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	EQEP1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn



### 3.18.11.22 SOFTPRES6 Register (Offset = A8h) [Reset = 0000000h]

SOFTPRES6 is shown in [Figure 3-115](#) and described in [Table 3-127](#).

Return to the [Summary Table](#).

Sigma Delta Software Reset register

**Figure 3-115. SOFTPRES6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								RESE RVED	RESE RVED	RESE RVED	RESE RVED	SD4	SD3	SD2	SD1
R-0-0h								R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-127. SOFTPRES6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	SD4	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
2	SD3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
1	SD2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	SD1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.23 SOFTPRES7 Register (Offset = AAh) [Reset = 0000000h]

SOFTPRES7 is shown in [Figure 3-116](#) and described in [Table 3-128](#).

Return to the [Summary Table](#).

SCI, UART Software Reset register

**Figure 3-116. SOFTPRES7 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						UART_B	UART_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	SCI_B	SCI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-128. SOFTPRES7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	UART_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
16	UART_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	SCI_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	SCI_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.24 SOFTPRES8 Register (Offset = ACh) [Reset = 0000000h]

SOFTPRES8 is shown in [Figure 3-117](#) and described in [Table 3-129](#).

Return to the [Summary Table](#).

SPI Software Reset register

**Figure 3-117. SOFTPRES8 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SPI_D	SPI_C	SPI_B	SPI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-129. SOFTPRES8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	SPI_D	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
2	SPI_C	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
1	SPI_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	SPI_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.25 SOFTPRES9 Register (Offset = AEh) [Reset = 0000000h]

SOFTPRES9 is shown in [Figure 3-118](#) and described in [Table 3-130](#).

Return to the [Summary Table](#).

I2C Software Reset register

**Figure 3-118. SOFTPRES9 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	PMBUS_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						I2C_B	I2C_A
R-0-0h						R/W-0h	R/W-0h

**Table 3-130. SOFTPRES9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	PMBUS_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	I2C_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	I2C_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.26 SOFTPRES10 Register (Offset = B0h) [Reset = 00000X0h]

SOFTPRES10 is shown in [Figure 3-119](#) and described in [Table 3-131](#).

Return to the [Summary Table](#).

CAN Software Reset register

**Figure 3-119. SOFTPRES10 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	MCAN_B	MCAN_A	RESERVED	RESERVED	RESERVED	CAN_A
R-Xh	R-Xh	R-Xh	R-Xh	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-131. SOFTPRES10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R	Xh	Reserved
6	RESERVED	R	Xh	Reserved
5	MCAN_B	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
4	MCAN_A	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	CAN_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.27 SOFTPRES11 Register (Offset = B2h) [Reset = 0000000h]

SOFTPRES11 is shown in [Figure 3-120](#) and described in [Table 3-132](#).

Return to the [Summary Table](#).

McBSP/USB Software Reset register

**Figure 3-120. SOFTPRES11 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	USB_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h

**Table 3-132. SOFTPRES11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	USB_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.18.11.28 SOFTPRES13 Register (Offset = B6h) [Reset = 0000000h]

SOFTPRES13 is shown in [Figure 3-121](#) and described in [Table 3-133](#).

Return to the [Summary Table](#).

ADC Software Reset register

**Figure 3-121. SOFTPRES13 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	ADC_C	ADC_B	ADC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-133. SOFTPRES13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	ADC_C	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
1	ADC_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	ADC_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.29 SOFTPRES14 Register (Offset = B8h) [Reset = 0000000h]

SOFTPRES14 is shown in [Figure 3-122](#) and described in [Table 3-134](#).

Return to the [Summary Table](#).

CMPSS Software Reset register

**Figure 3-122. SOFTPRES14 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED					CMPSS11	CMPSS10	CMPSS9
R-0-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CMPSS8	CMPSS7	CMPSS6	CMPSS5	CMPSS4	CMPSS3	CMPSS2	CMPSS1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-134. SOFTPRES14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R-0	0h	Reserved
10	CMPSS11	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
9	CMPSS10	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
8	CMPSS9	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
7	CMPSS8	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
6	CMPSS7	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
5	CMPSS6	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
4	CMPSS5	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
3	CMPSS4	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
2	CMPSS3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn



**Table 3-134. SOFTPRES14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CMPSS2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	CMPSS1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.30 SOFTPRES16 Register (Offset = BCh) [Reset = 0000000h]

SOFTPRES16 is shown in [Figure 3-123](#) and described in [Table 3-135](#).

Return to the [Summary Table](#).

DAC Software Reset register

**Figure 3-123. SOFTPRES16 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED	DAC_C	RESERVED	DAC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-135. SOFTPRES16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	DAC_C	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
17	RESERVED	R/W	0h	Reserved
16	DAC_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.18.11.31 SOFTPRES17 Register (Offset = BEh) [Reset = 000000Xh]

SOFTPRES17 is shown in [Figure 3-124](#) and described in [Table 3-136](#).

Return to the [Summary Table](#).

CLB Software Reset register

**Figure 3-124. SOFTPRES17 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		CLB6	CLB5	CLB4	CLB3	CLB2	CLB1
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-Xh	R-Xh

**Table 3-136. SOFTPRES17 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5	CLB6	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
4	CLB5	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
3	CLB4	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
2	CLB3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
1	CLB2	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	CLB1	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.32 SOFTPRES18 Register (Offset = C0h) [Reset = 000000Xh]

SOFTPRES18 is shown in [Figure 3-125](#) and described in [Table 3-137](#).

Return to the [Summary Table](#).

FSI Software Reset register

**Figure 3-125. SOFTPRES18 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W-0h							
23	22	21	20	19	18	17	16
RESERVED				FSIRX_D	FSIRX_C	FSIRX_B	FSIRX_A
R/W-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED						FSITX_B	FSITX_A
R/W-0h						R-Xh	R-Xh

**Table 3-137. SOFTPRES18 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R/W	0h	Reserved
19	FSIRX_D	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
18	FSIRX_C	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
17	FSIRX_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
16	FSIRX_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
15-2	RESERVED	R/W	0h	Reserved
1	FSITX_B	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	FSITX_A	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.33 SOFTPRES19 Register (Offset = C2h) [Reset = 0000000h]

SOFTPRES19 is shown in [Figure 3-126](#) and described in [Table 3-138](#).

Return to the [Summary Table](#).

LIN Software Reset register

**Figure 3-126. SOFTPRES19 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	LIN_B	LIN_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-138. SOFTPRES19 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	LIN_B	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	LIN_A	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.34 SOFTPRES21 Register (Offset = C6h) [Reset = 0000000h]

SOFTPRES21 is shown in [Figure 3-127](#) and described in [Table 3-139](#).

Return to the [Summary Table](#).

DCC Software Reset register

**Figure 3-127. SOFTPRES21 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DCC2	DCC1	DCC0
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 3-139. SOFTPRES21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	DCC2	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
1	DCC1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	DCC0	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.35 SOFTPRES23 Register (Offset = CAh) [Reset = 0000001h]

SOFTPRES23 is shown in [Figure 3-128](#) and described in [Table 3-140](#).

Return to the [Summary Table](#).

ETHERCAT Software Reset register

**Figure 3-128. SOFTPRES23 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ETHERCAT
R-0-0h							R/W-1h

**Table 3-140. SOFTPRES23 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	ETHERCAT	R/W	1h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.36 SOFTPRES26 Register (Offset = D0h) [Reset = 0000000h]

SOFTPRES26 is shown in [Figure 3-129](#) and described in [Table 3-141](#).

Return to the [Summary Table](#).

AES Software Reset register

**Figure 3-129. SOFTPRES26 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							AESA
R-0-0h							R/W-0h

**Table 3-141. SOFTPRES26 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	AESA	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn



### 3.18.11.37 SOFTPRES27 Register (Offset = D2h) [Reset = 0000000h]

SOFTPRES27 is shown in [Figure 3-130](#) and described in [Table 3-142](#).

Return to the [Summary Table](#).

EPG Software Reset register

**Figure 3-130. SOFTPRES27 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							EPG1
R-0-0h							R/W-0h

**Table 3-142. SOFTPRES27 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	EPG1	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.38 SOFTPRES28 Register (Offset = D4h) [Reset = 0000000h]

SOFTPRES28 is shown in [Figure 3-131](#) and described in [Table 3-143](#).

Return to the [Summary Table](#).

Flash Software Reset register

**Figure 3-131. SOFTPRES28 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							FLASHA
R-0-0h							R/W-0h

**Table 3-143. SOFTPRES28 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	FLASHA	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.39 SOFTPRES29 Register (Offset = D6h) [Reset = 0000XX0Xh]

SOFTPRES29 is shown in Figure 3-132 and described in Table 3-144.

Return to the [Summary Table](#).

ADCCHECKER Software Reset register

**Figure 3-132. SOFTPRES29 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED						ADCSEAGGRC PU2	ADCSEAGGRC PU1
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-XXh							
7	6	5	4	3	2	1	0
ADCCHECKER 8	ADCCHECKER 7	ADCCHECKER 6	ADCCHECKER 5	ADCCHECKER 4	ADCCHECKER 3	ADCCHECKER 2	ADCCHECKER 1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-Xh	R-Xh

**Table 3-144. SOFTPRES29 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R	0h	Reserved
17	ADCSEAGGRCPU2	R/W	0h	ADC Safety Checker Error Aggregator Module for CPU 2 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
16	ADCSEAGGRCPU1	R/W	0h	ADC Safety Checker Error Aggregator Module for CPU 1 1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
15-8	RESERVED	R	XXh	Reserved
7	ADCCHECKER8	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
6	ADCCHECKER7	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
5	ADCCHECKER6	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
4	ADCCHECKER5	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
3	ADCCHECKER4	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
2	ADCCHECKER3	R/W	0h	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

**Table 3-144. SOFTPRES29 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	ADCCHECKER2	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn
0	ADCCHECKER1	R	Xh	1: Module is under reset 0: Module reset is determined by the normal device reset structure Reset type: CPU1.SYSRSn

### 3.18.11.40 SOFTPRES40 Register (Offset = ECh) [Reset = 0000000h]

SOFTPRES40 is shown in [Figure 3-133](#) and described in [Table 3-145](#).

Return to the [Summary Table](#).

Peripheral Software Reset register

**Figure 3-133. SOFTPRES40 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
JTAG_nTRST_Key															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												JTAG_nTRST			
R-0-0h												R/W-0h			

**Table 3-145. SOFTPRES40 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	JTAG_nTRST_Key	R-0/W	0h	0xdcaf : Writing this Key value along with 0xA in JTAG_nTRST field causes a JTAG nTRST pulse generated to the JTAG state machine. Any other write does not have impact on the JTAG state machine, bits are self clear when Reset is asserted to JTAG state machine. Reset type: CPU1.SYSRSn, TRSTn
15-4	RESERVED	R-0	0h	Reserved
3-0	JTAG_nTRST	R/W	0h	1010: Writing '1010' along with valid key in JTAG_nTRST_Key takes JTAG TAP to TLR state. Writing any other value or mismatched key does not have any effect on the JTAG TAP reset behavior. Once Reset to JTAG domain is asserted then this field is reset back to 0. Reset type: CPU1.SYSRSn, TRSTn

### 3.18.11.41 CPUSEL0 Register (Offset = F0h) [Reset = 0000000h]

CPUSEL0 is shown in [Figure 3-134](#) and described in [Table 3-146](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-134. CPUSEL0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						EPWM18	EPWM17
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
EPWM16	EPWM15	EPWM14	EPWM13	EPWM12	EPWM11	EPWM10	EPWM9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EPWM8	EPWM7	EPWM6	EPWM5	EPWM4	EPWM3	EPWM2	EPWM1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-146. CPUSEL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	EPWM18	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
16	EPWM17	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
15	EPWM16	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
14	EPWM15	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
13	EPWM14	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
12	EPWM13	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
11	EPWM12	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
10	EPWM11	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
9	EPWM10	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

**Table 3-146. CPUSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	EPWM9	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
7	EPWM8	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
6	EPWM7	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
5	EPWM6	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
4	EPWM5	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
3	EPWM4	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
2	EPWM3	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
1	EPWM2	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	EPWM1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.42 CPUSEL1 Register (Offset = F2h) [Reset = 0000000h]

CPUSEL1 is shown in [Figure 3-135](#) and described in [Table 3-147](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-135. CPUSEL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	ECAP7	ECAP6	ECAP5	ECAP4	ECAP3	ECAP2	ECAP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-147. CPUSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	ECAP7	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
5	ECAP6	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
4	ECAP5	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
3	ECAP4	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
2	ECAP3	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
1	ECAP2	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	ECAP1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn



### 3.18.11.43 CPUSEL2 Register (Offset = F4h) [Reset = 0000000h]

CPUSEL2 is shown in [Figure 3-136](#) and described in [Table 3-148](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-136. CPUSEL2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		EQEP6	EQEP5	EQEP4	EQEP3	EQEP2	EQEP1
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-148. CPUSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	EQEP6	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
4	EQEP5	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
3	EQEP4	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
2	EQEP3	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
1	EQEP2	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	EQEP1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.44 CPUSEL3 Register (Offset = F6h) [Reset = 0000000h]

CPUSEL3 is shown in [Figure 3-137](#) and described in [Table 3-149](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-137. CPUSEL3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	HRCAP7	HRCAP6	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-149. CPUSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	HRCAP7	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
5	HRCAP6	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.18.11.45 CPUSEL4 Register (Offset = F8h) [Reset = 0000000h]

CPUSEL4 is shown in [Figure 3-138](#) and described in [Table 3-150](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-138. CPUSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
RESERVED																
R-0-0h																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESERVED								RESE RVED	RESE RVED	RESE RVED	RESE RVED	SD4	SD3	SD2	SD1	
R-0-0h								R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-150. CPUSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	SD4	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
2	SD3	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
1	SD2	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	SD1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.46 CPUSEL5 Register (Offset = FAh) [Reset = 0000000h]

CPUSEL5 is shown in [Figure 3-139](#) and described in [Table 3-151](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-139. CPUSEL5 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						UART_B	UART_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	SCI_B	SCI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-151. CPUSEL5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	UART_B	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
16	UART_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	SCI_B	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	SCI_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.47 CPUSEL6 Register (Offset = FCh) [Reset = 0000000h]

CPUSEL6 is shown in [Figure 3-140](#) and described in [Table 3-152](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-140. CPUSEL6 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SPI_D	SPI_C	SPI_B	SPI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-152. CPUSEL6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	SPI_D	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
2	SPI_C	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
1	SPI_B	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	SPI_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.48 CPUSEL7 Register (Offset = FEh) [Reset = 0000000h]

CPUSEL7 is shown in [Figure 3-141](#) and described in [Table 3-153](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-141. CPUSEL7 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	PMBUS_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						I2C_B	I2C_A
R-0-0h						R/W-0h	R/W-0h

**Table 3-153. CPUSEL7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	PMBUS_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	I2C_B	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	I2C_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.49 CPUSEL8 Register (Offset = 100h) [Reset = 0000000h]

CPUSEL8 is shown in [Figure 3-142](#) and described in [Table 3-154](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-142. CPUSEL8 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		MCAN_B	MCAN_A	RESERVED	RESERVED	RESERVED	CAN_A
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-154. CPUSEL8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	MCAN_B	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
4	MCAN_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	CAN_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.50 CPUSEL9 Register (Offset = 102h) [Reset = 0000000h]

CPUSEL9 is shown in [Figure 3-143](#) and described in [Table 3-155](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-143. CPUSEL9 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							USB_A
R-0-0h							R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h

**Table 3-155. CPUSEL9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	RESERVED	R-0	0h	Reserved
16	USB_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved



### 3.18.11.51 CPUSEL11 Register (Offset = 106h) [Reset = 0000000h]

CPUSEL11 is shown in [Figure 3-144](#) and described in [Table 3-156](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-144. CPUSEL11 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	ADC_C	ADC_B	ADC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-156. CPUSEL11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	ADC_C	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Note: [1] These CPUSEL bits affect the ownership of only ADC Configuration registers by CPU1 or CPU2 (which are mapped on the mapped to VBUS32). ADC result registers are readable from all controller without any CPUSEL dependency. Reset type: CPU1.SYSRSn
1	ADC_B	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Note: [1] These CPUSEL bits affect the ownership of only ADC Configuration registers by CPU1 or CPU2 (which are mapped on the mapped to VBUS32). ADC result registers are readable from all controller without any CPUSEL dependency. Reset type: CPU1.SYSRSn
0	ADC_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Note: [1] These CPUSEL bits affect the ownership of only ADC Configuration registers by CPU1 or CPU2 (which are mapped on the mapped to VBUS32). ADC result registers are readable from all controller without any CPUSEL dependency. Reset type: CPU1.SYSRSn

### 3.18.11.52 CPUSEL12 Register (Offset = 108h) [Reset = 0000000h]

CPUSEL12 is shown in [Figure 3-145](#) and described in [Table 3-157](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-145. CPUSEL12 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED					CMPSS11	CMPSS10	CMPSS9
R-0-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CMPSS8	CMPSS7	CMPSS6	CMPSS5	CMPSS4	CMPSS3	CMPSS2	CMPSS1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-157. CPUSEL12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R-0	0h	Reserved
10	CMPSS11	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
9	CMPSS10	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
8	CMPSS9	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
7	CMPSS8	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
6	CMPSS7	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
5	CMPSS6	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
4	CMPSS5	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
3	CMPSS4	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
2	CMPSS3	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

**Table 3-157. CPUSEL12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CMPSS2	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	CMPSS1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.53 CPUSEL13 Register (Offset = 10Ah) [Reset = 0000000h]

CPUSEL13 is shown in [Figure 3-146](#) and described in [Table 3-158](#).

Return to the [Summary Table](#).

CPU select register for DCC

**Figure 3-146. CPUSEL13 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DCC2	DCC1	DCC0
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 3-158. CPUSEL13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	DCC2	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
1	DCC1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	DCC0	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.54 CPUSEL14 Register (Offset = 10Ch) [Reset = 0000000h]

CPUSEL14 is shown in [Figure 3-147](#) and described in [Table 3-159](#).

Return to the [Summary Table](#).

CPU Select register for common peripherals

**Figure 3-147. CPUSEL14 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED	DAC_C	RESERVED	DAC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-159. CPUSEL14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	DAC_C	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
17	RESERVED	R/W	0h	Reserved
16	DAC_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.18.11.55 CPUSEL15 Register (Offset = 10Eh) [Reset = 0000000h]

CPUSEL15 is shown in [Figure 3-148](#) and described in [Table 3-160](#).

Return to the [Summary Table](#).

CPU select register for CLB tiles

**Figure 3-148. CPUSEL15 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	CLB6	CLB5	CLB4	CLB3	CLB2	CLB1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-160. CPUSEL15 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	CLB6	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
4	CLB5	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
3	CLB4	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
2	CLB3	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
1	CLB2	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	CLB1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.56 CPUSEL16 Register (Offset = 110h) [Reset = 0000000h]

CPUSEL16 is shown in [Figure 3-149](#) and described in [Table 3-161](#).

Return to the [Summary Table](#).

CPU select register for FSI

**Figure 3-149. CPUSEL16 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	FSIRX_D	FSIRX_C	FSIRX_B	FSIRX_A
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	FSITX_B	FSITX_A
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-161. CPUSEL16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R-0	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	FSIRX_D	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
18	FSIRX_C	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
17	FSIRX_B	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
16	FSIRX_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
15-8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	FSITX_B	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

**Table 3-161. CPUSEL16 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	FSITX_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn



### 3.18.11.57 CPUSEL17 Register (Offset = 112h) [Reset = 0000000h]

CPUSEL17 is shown in [Figure 3-150](#) and described in [Table 3-162](#).

Return to the [Summary Table](#).

CPU select register for LIN

**Figure 3-150. CPUSEL17 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	LIN_B	LIN_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-162. CPUSEL17 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	LIN_B	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	LIN_A	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.58 CPUSEL23 Register (Offset = 11Eh) [Reset = 0000000h]

CPUSEL23 is shown in [Figure 3-151](#) and described in [Table 3-163](#).

Return to the [Summary Table](#).

CPU select register for EtherCAT

**Figure 3-151. CPUSEL23 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ETHERCAT
R-0-0h							R/W-0h

**Table 3-163. CPUSEL23 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	ETHERCAT	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.59 CPUSEL25 Register (Offset = 122h) [Reset = 0000000h]

CPUSEL25 is shown in [Figure 3-152](#) and described in [Table 3-164](#).

Return to the [Summary Table](#).

CPU select register for HRCAL

**Figure 3-152. CPUSEL25 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					HRCAL2	HRCAL1	HRCAL0
R-0h					R/W-0h	R/W-0h	R/W-0h

**Table 3-164. CPUSEL25 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R	0h	Reserved
2	HRCAL2	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
1	HRCAL1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
0	HRCAL0	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.60 CPUSEL26 Register (Offset = 124h) [Reset = 0000000h]

CPUSEL26 is shown in [Figure 3-153](#) and described in [Table 3-165](#).

Return to the [Summary Table](#).

CPU select register for AES

**Figure 3-153. CPUSEL26 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							AESA
R-0-0h							R/W-0h

**Table 3-165. CPUSEL26 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	AESA	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.61 CPUSEL27 Register (Offset = 126h) [Reset = 0000000h]

CPUSEL27 is shown in [Figure 3-154](#) and described in [Table 3-166](#).

Return to the [Summary Table](#).

CPU select register for EPG

**Figure 3-154. CPUSEL27 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							EPG1
R-0-0h							R/W-0h

**Table 3-166. CPUSEL27 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	EPG1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.62 CPUSEL28 Register (Offset = 128h) [Reset = 00020000h]

CPUSEL28 is shown in [Figure 3-155](#) and described in [Table 3-167](#).

Return to the [Summary Table](#).

CPU select register for ADCCHECKER tiles

**Figure 3-155. CPUSEL28 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-1h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
ADCHECKER 8	ADCHECKER 7	ADCHECKER 6	ADCHECKER 5	ADCHECKER 4	ADCHECKER 3	ADCHECKER 2	ADCHECKER 1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-167. CPUSEL28 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	1h	Reserved
16	RESERVED	R/W	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	ADCHECKER8	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
6	ADCHECKER7	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
5	ADCHECKER6	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
4	ADCHECKER5	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
3	ADCHECKER4	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
2	ADCHECKER3	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn
1	ADCHECKER2	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

**Table 3-167. CPUSEL28 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	ADCCHECKER1	R/W	0h	0: Connected to CPU1 1: Connected to CPU2 Reset type: CPU1.SYSRSn

### 3.18.11.63 CPU2RESCTL Register (Offset = 13Ch) [Reset = 0000001h]

CPU2RESCTL is shown in [Figure 3-156](#) and described in [Table 3-168](#).

Return to the [Summary Table](#).

CPU2 Reset Control Register

**Figure 3-156. CPU2RESCTL Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							RESET
R-0-0h							R/W-1h

**Table 3-168. CPU2RESCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to this register succeeds only if this field is written with a value of 0xa5a5 Note: [1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored Reset type: CPU1.SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	RESET	R/W	1h	This bit controls the reset input of CPU2 core. 1: CPU2 is held in reset (CPU2.RSn = 0) 0: CPU2 reset is deactivated (CPU2.RSn = 1) Note: [1] If CPU2 is not used at-all by an application, it's advisable to put CPU2 in IDLE mode rather than in reset to save on active power component on the CPU2 subsystem. This is because, all clocks keep toggling when reset is active on the CPU2 sub-system. [2] If CPU2 is in Standby mode, writing to this bit will have no effect. CPU2 may be reset by any Chip-level reset (POR, XRSn, CPU1.WDRSn, or CPU1.NMIWDRSn). Alternately CPU2 may be woken up by any configured wake-up event. Reset type: CPU1.SYSRSn



### 3.18.11.64 RSTSTAT Register (Offset = 13Eh) [Reset = 0000h]

RSTSTAT is shown in [Figure 3-157](#) and described in [Table 3-169](#).

Return to the [Summary Table](#).

Reset Status register for secondary C28x CPUs

**Figure 3-157. RSTSTAT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED		CPU2NMIWDR ST	CPU2RES
R-0-0h				R/W1S-0h		R/W1S-0h	R-0h

**Table 3-169. RSTSTAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	RESERVED	R/W1S	0h	Reserved
1	CPU2NMIWDRST	R/W1S	0h	Indicates whether a CPU2.NMIWD reset was issued to CPU2 or not 0: CPU2 was not reset by the CPU2.NMIWD 1: CPU2 was reset due to CPU2.NMIWD reset This status bit is a latched flag. This flag can be cleared by the CPU1 by writing a 1 Reset type: CPU1.SYSRSn
0	CPU2RES	R	0h	Reset status of CPU2 to CPU1 0: CPU2 core is in reset 1: CPU2 core is out of reset Reset type: CPU1.SYSRSn

### 3.18.11.65 LPMSTAT Register (Offset = 13Fh) [Reset = 0000h]

LPMSTAT is shown in [Figure 3-158](#) and described in [Table 3-170](#).

Return to the [Summary Table](#).

LPM Status Register for secondary C28x CPUs

**Figure 3-158. LPMSTAT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						CPU2LPMSTAT	
R-0-0h						R-0h	

**Table 3-170. LPMSTAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R-0	0h	Reserved
1-0	CPU2LPMSTAT	R	0h	These bits indicate the power mode CPU2 00: CPU2 is in ACTIVE mode 01: CPU2 is in IDLE mode 10: CPU2 is in STANDBY mode 11: Reserved Reset type: CPU1.SYSRSn

### 3.18.11.66 TAP\_STATUS Register (Offset = 14Ah) [Reset = 0000000h]

TAP\_STATUS is shown in [Figure 3-159](#) and described in [Table 3-171](#).

Return to the [Summary Table](#).

Status of JTAG State machine & Debugger Connect

**Figure 3-159. TAP\_STATUS Register**

31	30	29	28	27	26	25	24
DCON		RESERVED					
R-0h		R-0-0h					
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
TAP_STATE							
R-0h							
7	6	5	4	3	2	1	0
TAP_STATE							
R-0h							

**Table 3-171. TAP\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DCON	R	0h	DebugConnect indication from IcePick. Reset type: PORESETn
30-16	RESERVED	R-0	0h	Reserved
15-0	TAP_STATE	R	0h	TAP State Vector. With bits representing, Connect coresponding POTAP* output to the 0:TLR, 1:IDLE, 2:SELECTDR, 3:CAPDR, 4:SHIFDR, 5:EXIT1DR, 6:PAUSEDR, 7:EXIT2DR, 8:UPDR, 9:SELECTIR, 10:CAPIR, 11:SHIFIR, 12:EXIT1IR, 13:PAUSEIR, 14:EXIT2IR, 15:UPDIR, Reset type: PORESETn

### 3.18.11.67 TAP\_CONTROL Register (Offset = 14Ch) [Reset = 0000000h]

TAP\_CONTROL is shown in [Figure 3-160](#) and described in [Table 3-172](#).

Return to the [Summary Table](#).

Disable TAP control

**Figure 3-160. TAP\_CONTROL Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							BSCAN_DIS
R-0-0h							R/W-0h

**Table 3-172. TAP\_CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to this register succeeds only if this field is written with a value of 0xa5a5 Note: [1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored Reset type: PORESETn
15-1	RESERVED	R-0	0h	Reserved
0	BSCAN_DIS	R/W	0h	Disables BSCAN TAP control : 0: BSCAN TAP control enabled 1: BSCAN TAP control disabled Reset type: PORESETn

### 3.18.11.68 USBTYPE Register (Offset = 1D2h) [Reset = 0000h]

USBTYPE is shown in [Figure 3-161](#) and described in [Table 3-173](#).

Return to the [Summary Table](#).

Based on the configuration enables/disables features associated with the USB type.

**Figure 3-161. USBTYPE Register**

15	14	13	12	11	10	9	8
LOCK		RESERVED					
R/WOnce-0h		R-0-0h					
7	6	5	4	3	2	1	0
RESERVED						TYPE	
R-0-0h						R/W-0h	

**Table 3-173. USBTYPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	LOCK	R/WOnce	0h	1: Write to this register is not allowed. 0: Write to this register is allowed. Reset type: CPU1.SYSRSn
14-2	RESERVED	R-0	0h	Reserved
1-0	TYPE	R/W	0h	'00,10,11' : 1. Global interrupt feature is not enabled, interrupts fired unconditionally. '01' : 1. Global interrupt feature is enabled, refer to the spec doc for more details about global interrupt feature. Reset type: CPU1.SYSRSn

### 3.18.11.69 ECAPTYPE Register (Offset = 1D3h) [Reset = 0000h]

ECAPTYPE is shown in [Figure 3-162](#) and described in [Table 3-174](#).

Return to the [Summary Table](#).

Based on the configuration enables/disables features associated with the SDFM type.

**Figure 3-162. ECAPTYPE Register**

15	14	13	12	11	10	9	8
LOCK		RESERVED					
R/WOnce-0h		R-0-0h					
7	6	5	4	3	2	1	0
RESERVED						TYPE	
R-0-0h						R/W-0h	

**Table 3-174. ECAPTYPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	LOCK	R/WOnce	0h	1: Write to this register is not allowed. 0: Write to this register is allowed. Reset type: CPU1.SYSRSn
14-2	RESERVED	R-0	0h	Reserved
1-0	TYPE	R/W	0h	'00,10,11': 1. No EALLOW protection to ECAP registers. '01': 1. ECAP registers are EALLOW protected. Reset type: CPU1.SYSRSn

### 3.18.11.70 SDFMTYPE Register (Offset = 1D4h) [Reset = 0000h]

SDFMTYPE is shown in [Figure 3-163](#) and described in [Table 3-175](#).

Return to the [Summary Table](#).

Based on the configuration enables/disables features associated with the SDFM type.

**Figure 3-163. SDFMTYPE Register**

15	14	13	12	11	10	9	8
LOCK		RESERVED					
R/WOnce-0h				R-0-0h			
7	6	5	4	3	2	1	0
RESERVED						TYPE	
R-0-0h						R/W-0h	

**Table 3-175. SDFMTYPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	LOCK	R/WOnce	0h	1: Write to this register is not allowed. 0: Write to this register is allowed. Reset type: CPU1.SYSRSn
14-2	RESERVED	R-0	0h	Reserved
1-0	TYPE	R/W	0h	'00,10,11': 1. Data Ready conditions combined with the fault conditions on the SDFM interrupt line. 2. Data ready interrupts from individual filters are not generated. '01': 1. Data Ready conditions do not generate the SDFMINT. 2. Each filter generates a separate data ready interrupts. Reset type: CPU1.SYSRSn

### 3.18.11.71 MEMMAPTYPE Register (Offset = 1D6h) [Reset = 0000h]

MEMMAPTYPE is shown in [Figure 3-164](#) and described in [Table 3-176](#).

Return to the [Summary Table](#).

Based on the configuration enables modifies the memory map.

**Figure 3-164. MEMMAPTYPE Register**

15	14	13	12	11	10	9	8
LOCK		RESERVED					
R/WOnce-0h		R-0-0h					
7	6	5	4	3	2	1	0
RESERVED						TYPE	
R-0-0h						R/W-0h	

**Table 3-176. MEMMAPTYPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	LOCK	R/WOnce	0h	1: Write to this register is not allowed. 0: Write to this register is allowed. Reset type: CPU1.SYSRSn
14-2	RESERVED	R-0	0h	Reserved
1-0	TYPE	R/W	0h	'00,10,11' : 1. Disables re-mapping SDRAM in lower 24-bit of address space. '01' : 1. Enables re-mapping SDRAM in lower 24-bit of address space. Reset type: CPU1.SYSRSn



### 3.18.12 CLK\_CFG\_REGS Registers

Table 3-177 lists the memory-mapped registers for the CLK\_CFG\_REGS registers. All register offset addresses not listed in Table 3-177 should be considered as reserved locations and the register contents should not be modified.

**Table 3-177. CLK\_CFG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CLKSEM	Clock Control Semaphore Register	EALLOW	<a href="#">Go</a>
2h	CLKCFGLOCK1	Lock bit for CLKCFG registers	EALLOW	<a href="#">Go</a>
8h	CLKSRCCTL1	Clock Source Control register-1	EALLOW	<a href="#">Go</a>
Ah	CLKSRCCTL2	Clock Source Control register-2	EALLOW	<a href="#">Go</a>
Ch	CLKSRCCTL3	Clock Source Control register-3	EALLOW	<a href="#">Go</a>
Eh	SYSPLLCTL1	SYSPLL Control register-1	EALLOW	<a href="#">Go</a>
14h	SYSPLLMULT	SYSPLL Multiplier register	EALLOW	<a href="#">Go</a>
16h	SYSPLLSTS	SYSPLL Status register		<a href="#">Go</a>
18h	AUXPLLCTL1	AUXPLL Control register-1	EALLOW	<a href="#">Go</a>
1Eh	AUXPLLMULT	AUXPLL Multiplier register	EALLOW	<a href="#">Go</a>
20h	AUXPLLSTS	AUXPLL Status register		<a href="#">Go</a>
22h	SYSCLKDIVSEL	System Clock Divider Select register	EALLOW	<a href="#">Go</a>
24h	AUXCLKDIVSEL	Auxillary Clock Divider Select register	EALLOW	<a href="#">Go</a>
26h	PERCLKDIVSEL	Peripheral Clock Divider Select register	EALLOW	<a href="#">Go</a>
28h	XCLKOUTDIVSEL	XCLKOUT Divider Select register	EALLOW	<a href="#">Go</a>
2Ah	CLBCLKCTL	CLB Clocking Control Register	EALLOW	<a href="#">Go</a>
2Ch	LOSPCP	Low Speed Clock Source Prescaler	EALLOW	<a href="#">Go</a>
2Eh	MDCDR	Missing Clock Detect Control Register	EALLOW	<a href="#">Go</a>
30h	X1CNT	10-bit Counter on X1 Clock		<a href="#">Go</a>
32h	XTALCR	XTAL Control Register	EALLOW	<a href="#">Go</a>
3Ah	XTALCR2	XTAL Control Register for pad init	EALLOW	<a href="#">Go</a>
3Ch	CLKFAILCFG	Clock Fail cause Configuration	EALLOW	<a href="#">Go</a>
40h	ETHERCATCLKCTL	EtherCAT Clock Control	EALLOW	<a href="#">Go</a>
42h	SYNCBUSY	Pulse Transfer Sync Busy Status register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-178 shows the codes that are used for access types in this section.

**Table 3-178. CLK\_CFG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
W1S	W1S	Write 1 to set
WSonce	W Sonce	Write Set once
Reset or Default Value		

**Table 3-178. CLK\_CFG\_REGS Access Type Codes (continued)**

Access Type	Code	Description
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.12.1 CLKSEM Register (Offset = 0h) [Reset = 0000000h]

CLKSEM is shown in [Figure 3-165](#) and described in [Table 3-179](#).

Return to the [Summary Table](#).

Clock Control Semaphore Register

**Figure 3-165. CLKSEM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
KEY															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														SEM	
R-0-0h														R/W-0h	

**Table 3-179. CLKSEM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Writing the value 0xa5a5 will allow the writing of the SEM bits, else writes are ignored. Reads will return 0. Note: [1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored Reset type: N/A
15-2	RESERVED	R-0	0h	Reserved
1-0	SEM	R/W	0h	This register provides a mechanism to acquire all the CLKCFG registers (except this register) by CPU1 or CPU2. A CPU can perform read/writes to any of the CLKCFG registers (except this register) only if it owns the semaphore. Otherwise, writes are ignored and reads will return 0x0. Semaphore State Transitions: A value of 00, 10, 11 gives ownership to CPU1 A value of 01 gives ownership to CPU2. The following are the only state transitions allowed on these bits. 00,11 <-> 01 (allowed by CPU2) 00,11 <-> 10 (allowed by CPU1) If a CPU doesn't own the CLK_CFG_REGS set of registers (as defined by the state of this semaphore), reads from that CPU to all those registers return 0x0 and writes are ignore. Note that this is not true of CLKSEM register. The CLKSEM register's reads and writes are always allowed from both CPU1 and CPU2. Reset type: CPU1.SYSRSn

### 3.18.12.2 CLKCFGLOCK1 Register (Offset = 2h) [Reset = 0000000h]

CLKCFGLOCK1 is shown in [Figure 3-166](#) and described in [Table 3-180](#).

Return to the [Summary Table](#).

Lock bit for CLKCFG registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

**Figure 3-166. CLKCFGLOCK1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED					ETHERCATCL KCTL	EXTRFLTDET	XTALCR
R-0-0h					R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
LOSPCP	CLBCLKCTL	PERCLKDIVSE L	AUXCLKDIVSE L	SYSCLKDIVSE L	AUXPLLMULT	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
AUXPLLCTL1	SYSPLLMULT	RESERVED	RESERVED	SYSPLLCTL1	CLKSRCCTL3	CLKSRCCTL2	CLKSRCCTL1
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-180. CLKCFGLOCK1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	RESERVED	R-0	0h	Reserved
18	ETHERCATCLKCTL	R/WOnce	0h	Lock bit for ETHERCATCLKCTL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
17	EXTRFLTDET	R/WOnce	0h	Lock bit for EXTRFLTDET register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
16	XTALCR	R/WOnce	0h	Common Lock bit for XTALCR & XTAL CR2 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
15	LOSPCP	R/WOnce	0h	Lock bit for LOSPCP register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
14	CLBCLKCTL	R/WOnce	0h	Lock bit for CLBCLKCTL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn

**Table 3-180. CLKCFGLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	PERCLKDIVSEL	R/WOnce	0h	Lock bit for PERCLKDIVSEL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
12	AUXCLKDIVSEL	R/WOnce	0h	Lock bit for AUXCLKDIVSEL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
11	SYSCLKDIVSEL	R/WOnce	0h	Lock bit for SYSCLKDIVSEL register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
10	AUXPLLMULT	R/WOnce	0h	Lock bit for AUXPLLMULT register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	AUXPLLCTL1	R/WOnce	0h	Lock bit for AUXPLLCTL1 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
6	SYSPLLMULT	R/WOnce	0h	Lock bit for SYSPLLMULT register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
5	RESERVED	R/WOnce	0h	Reserved
4	RESERVED	R/WOnce	0h	Reserved
3	SYSPLLCTL1	R/WOnce	0h	Lock bit for SYSPLLCTL1 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
2	CLKSRCCTL3	R/WOnce	0h	Lock bit for CLKSRCCTL3 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
1	CLKSRCCTL2	R/WOnce	0h	Lock bit for CLKSRCCTL2 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn
0	CLKSRCCTL1	R/WOnce	0h	Lock bit for CLKSRCCTL1 register: 0: Respective register is not locked 1: Respective register is locked. Reset type: CPU1.SYSRSn

### 3.18.12.3 CLKSRCCTL1 Register (Offset = 8h) [Reset = 0000000h]

CLKSRCCTL1 is shown in [Figure 3-167](#) and described in [Table 3-181](#).

Return to the [Summary Table](#).

Clock Source Control register-1

This memory mapped register requires a delay of 69 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 69 NOP instructions.

**Figure 3-167. CLKSRCCTL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							RESERVED
R-0-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	WDHALTI	RESERVED	RESERVED	RESERVED	OSCCLKSRCSEL	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0-0h	R/W-0h	

**Table 3-181. CLKSRCCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R-0	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	WDHALTI	R/W	0h	Watchdog HALT Mode Ignore Bit: This bit determines if WD is functional in the HALT mode or not. 0 = WD is not functional in the HALT mode. Clock to WD is gated when system enters HALT mode. 1 = WD is functional in the HALT mode. Clock to WD is not gated Reset type: XRSn
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R-0	0h	Reserved

**Table 3-181. CLKSRCCTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	OSCCLKSRCSEL	R/W	0h	<p>Oscillator Clock Source Select Bit: This bit selects the source for OSCCLK.</p> <p>00 = INTOSC2 (default on reset)            01 = External Oscillator (XTAL)            10 = INTOSC1            11 = reserved (default to INTOSC1)</p> <p>At power-up or after an XRSn, INTOSC2 is selected by default. Whenever the user changes the clock source using these bits, the SYSPLLMULT[13:0] register will be forced to zero and the PLL will be bypassed and powered down. This prevents potential PLL overshoot. The user will then have to write to the SYSPLLMULT register to configure the appropriate multiplier.</p> <p>The user must wait 10 OSCCLK cycles before writing to SYSPLLMULT or disabling the previous clock source to allow the change to complete..</p> <p>Notes:            [1] INTOSC1 is recommended to be used only after missing clock detection. If user wants to re-lock the PLL with INTOSC1 (the back-up clock source) after missing clock is detected, he can do a MCLKCLR and lock the PLL.</p> <p>Reset type: XRSn</p>

### 3.18.12.4 CLKSRCCTL2 Register (Offset = Ah) [Reset = 0000000h]

CLKSRCCTL2 is shown in [Figure 3-168](#) and described in [Table 3-182](#).

Return to the [Summary Table](#).

Clock Source Control register-2

This memory mapped register requires a delay of 69 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 69 NOP instructions.

**Figure 3-168. CLKSRCCTL2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
RESERVED		MCANBBCLKSEL		MCANABCLKSEL		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CANABCLKSEL		AUXOSCCLKSRCSEL	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-182. CLKSRCCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	MCANBBCLKSEL	R/W	0h	MCAN Bit Clock Source Select Bit: 00 = PERx.SYSCLK 01 = AUXPLLRAWCLK 10 = AUXCLKIN 11 = PLLRAWCLK Missing clock detect circuit doesnt have any impact on these bits. Reset type: XRSn
11-10	MCANABCLKSEL	R/W	0h	MCAN Bit Clock Source Select Bit: 00 = PERx.SYSCLK 01 = AUXPLLRAWCLK 10 = AUXCLKIN 11 = PLLRAWCLK Missing clock detect circuit doesnt have any impact on these bits. Reset type: XRSn
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	CANABCLKSEL	R/W	0h	CANA Bit-Clock Source Select Bit: 00 = PERx.SYSCLK (default on reset) 01 = External Oscillator (XTAL) 10 = Reserved 11 = Reserved Missing clock detect circuit doesnt have any impact on these bits. Reset type: XRSn



**Table 3-182. CLKSRCCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	AUXOSCCLKSRCSEL	R/W	0h	<p>Oscillator Clock Source Select Bit: This bit selects the source for AUXOSCCLK:</p> <p>00 = INTOSC2 (default on reset)                      01 = External Oscillator (XTAL)                      10 = AUXCLKIN (from GPIO)                      11 = Reserved</p> <p>Whenever the user changes the clock source using these bits, the AUXPLLMULT register will be forced to zero and the PLL will be bypassed and powered down. This prevents potential PLL overshoot. The user will then have to write to the AUXPLLMULT register to configure the appropriate multiplier.</p> <p>The user must wait 10 OSCCLK cycles before writing to AUXPLLMULT or disabling the previous clock source to allow the change to complete.</p> <p>The missing clock detection circuit does not affect these bits.</p> <p>Reset type: XRSn</p>

### 3.18.12.5 CLKSRCCTL3 Register (Offset = Ch) [Reset = 0000000h]

CLKSRCCTL3 is shown in [Figure 3-169](#) and described in [Table 3-183](#).

Return to the [Summary Table](#).

Clock Source Control register-3

This memory mapped register requires a delay of 69 SYCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 69 NOP instructions.

**Figure 3-169. CLKSRCCTL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												XCLKOUTSEL			
R-0-0h												R/W-0h			

**Table 3-183. CLKSRCCTL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3-0	XCLKOUTSEL	R/W	0h	XCLKOUT Source Select Bit: This bit selects the source for XCLKOUT: 0000 = PLLSYSCLK (default on reset) 0001 = PLLCLK (After the Bypass Mux) 0010 = CPU1.SYSCLK 0011 = CPU2.SYSCLK 0100 = AUXPLLCLK (After the Bypass Mux) 0101 = INTOSC1 0110 = INTOSC2 0111 = XTAL OSC o/p clock 1000 = Reserved 1001 = Reserved 1010 = Reserved 1011 = Reserved 1100 = SYSPLLRAWCLK 1101 = AUXPLLRAWCLK Rest = Reserved Reset type: CPU1.SYSRSn

### 3.18.12.6 SYSPLLCTL1 Register (Offset = Eh) [Reset = 0000000h]

SYSPLLCTL1 is shown in [Figure 3-170](#) and described in [Table 3-184](#).

Return to the [Summary Table](#).

#### SYSPLL Control register-1

This memory mapped register requires a delay of 69 SYSCCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 69 NOP instructions.

**Figure 3-170. SYSPLLCTL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	PLLCLKEN	PLLEN
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-184. SYSPLLCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	PLLCLKEN	R/W	0h	SYSPLL bypassed or included in the PLLSYSCLK path: This bit decides if the SYSPLL is bypassed when PLLSYSCLK is generated 1 = PLLSYSCLK is fed from the SYSPLL clock output. Users need to make sure that the PLL is locked before enabling this clock to the system. 0 = SYSPLL is bypassed. Clock to system is direct feed from OSCCLK Reset type: XRSn
0	PLLEN	R/W	0h	SYSPLL enabled or disabled: This bit decides if the SYSPLL is enabled or not 1 = SYSPLL is enabled 0 = SYSPLL is powered off. Clock to system is direct feed from OSCCLK Reset type: XRSn

### 3.18.12.7 SYSPLLMULT Register (Offset = 14h) [Reset = 0000000h]

SYSPLLMULT is shown in [Figure 3-171](#) and described in [Table 3-185](#).

Return to the [Summary Table](#).

SYSPLL Multiplier register

NOTE: FMULT and IMULT fields must be written at the same time for correct PLL operation.

This memory mapped register requires a delay of 69 SYSCCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 69 NOP instructions.

**Figure 3-171. SYSPLLMULT Register**

31	30	29	28	27	26	25	24
RESERVED				REFDIV			
R-0-0h				R/W-0h			
23	22	21	20	19	18	17	16
RESERVED				ODIV			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R-0-0h		R/W-0h		R-0-0h		R/W-0h	
7	6	5	4	3	2	1	0
IMULT							
R/W-0h							

**Table 3-185. SYSPLLMULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-29	RESERVED	R-0	0h	Reserved
28-24	REFDIV	R/W	0h	SYSPLL Reference Clock Divider PLL Reference Divider = REFDIV + 1 Reset type: XRSn
23-21	RESERVED	R-0	0h	Reserved
20-16	ODIV	R/W	0h	SYSPLL Output Clock Divider PLL Output Divider = ODIV + 1 ODIV should be set to 1 or greater to ensure the PLL output meets duty cycle requirements. Reset type: XRSn
15-14	RESERVED	R-0	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R-0	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-0	IMULT	R/W	0h	SYSPLL Integer Multiplier: For 0000000 Fout = Fref (PLLBYPASS) Integer Multiplier = 1 0000001 Integer Multiplier = 1 0000010 Integer Multiplier = 2 0000011 Integer Multiplier = 3 ..... 1111111 Integer Multiplier = 127 Note for APLL Multiplier values from 0-3 are invalid, internally those will be treated to 4. Reset type: XRSn

### 3.18.12.8 SYSPLLSTS Register (Offset = 16h) [Reset = 0000030h]

SYSPLLSTS is shown in [Figure 3-172](#) and described in [Table 3-186](#).

Return to the [Summary Table](#).

SYSPLL Status register

**Figure 3-172. SYSPLLSTS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	REF_LOSTS	RESERVED	SLIPS_NOTSU PPORTED	LOCKS
R-0-0h		R-1h	R-1h	W1C-0h	R-0h	R-0h	R-0h

**Table 3-186. SYSPLLSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R	1h	Reserved
4	RESERVED	R	1h	Reserved
3	REF_LOSTS	W1C	0h	SYSPLL 'Reference Lost' Status Bit: This bit indicates whether the SYSPLL is out of lock range 0 = 'Reference Lost' event has not occurred. 1 = 'Reference Lost' event has occurred. Reset type: XRSn
2	RESERVED	R	0h	Reserved
1	SLIPS_NOTSUPPORTED	R	0h	RESERVED: This bit is reserved and the value read should be ignored. TI recommends using DCC to evaluate SYSPLL Slip status. Refer to InitSysPll() or SysCtl_setClock() functions inside the latest example software from C2000Ware for checking SYSPLL Slip status using DCC. Reset type: XRSn
0	LOCKS	R	0h	SYSPLL Lock Status Bit: This bit indicates whether the SYSPLL is locked or not 0 = SYSPLL is not yet locked 1 = SYSPLL is locked Reset type: XRSn

### 3.18.12.9 AUXPLLCTL1 Register (Offset = 18h) [Reset = 0000000h]

AUXPLLCTL1 is shown in [Figure 3-173](#) and described in [Table 3-187](#).

Return to the [Summary Table](#).

AUXPLL Control register-1

**Figure 3-173. AUXPLLCTL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	PLLCLKEN	PLLEN
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-187. AUXPLLCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	PLLCLKEN	R/W	0h	AUXPLL bypassed or included in the AUXPLLCLK path: This bit decides if the AUXPLL is bypassed when AUXPLLCLK is generated 1 = AUXPLLCLK is fed from the AUXPLL clock output. Users need to make sure that the PLL is locked before enabling this clock to the AUXPLLCLK connected modules. 0 = AUXPLL is bypassed. Clock to modules connected to AUXPLLCLK is direct feed from AUXOSCCLK Reset type: XRSn
0	PLLEN	R/W	0h	AUXPLL enabled or disabled: This bit decides if the AUXPLL is enabled or not 1 = AUXPLL is enabled 0 = AUXPLL is powered off. Clock to system is direct feed from AUXOSCCLK Reset type: XRSn

### 3.18.12.10 AUXPLLMULT Register (Offset = 1Eh) [Reset = 0000000h]

AUXPLLMULT is shown in Figure 3-174 and described in Table 3-188.

Return to the [Summary Table](#).

AUXPLL Multiplier register

NOTE: FMULT and IMULT fields must be written at the same time for correct PLL operation.

**Figure 3-174. AUXPLLMULT Register**

31	30	29	28	27	26	25	24
RESERVED				REFDIV			
R-0-0h				R/W-0h			
23	22	21	20	19	18	17	16
RESERVED				ODIV			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R-0-0h		R/W-0h		R-0-0h		R/W-0h	
7	6	5	4	3	2	1	0
IMULT							
R/W-0h							

**Table 3-188. AUXPLLMULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-29	RESERVED	R-0	0h	Reserved
28-24	REFDIV	R/W	0h	AUXPLL Reference Clock Divider PLL Reference Divider = REFDIV + 1 Reset type: XRSn
23-21	RESERVED	R-0	0h	Reserved
20-16	ODIV	R/W	0h	AUXPLL Output Clock Divider PLL Output Divider = ODIV + 1 ODIV should be set to 1 or greater to ensure the PLL output meets duty cycle requirements. Reset type: XRSn
15-14	RESERVED	R-0	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R-0	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-0	IMULT	R/W	0h	AUXPLL Integer Multiplier: For 0000000 Fout = Fref (PLLBYPASS) Integer Multiplier = 1 0000001 Integer Multiplier = 1 0000010 Integer Multiplier = 2 0000011 Integer Multiplier = 3 ..... 1111111 Integer Multiplier = 127 Note for APLL Multiplier values from 0-3 are invalid, internally those will be treated to 4. Reset type: XRSn

### 3.18.12.11 AUXPLLSTS Register (Offset = 20h) [Reset = 0000030h]

AUXPLLSTS is shown in [Figure 3-175](#) and described in [Table 3-189](#).

Return to the [Summary Table](#).

AUXPLL Status register

**Figure 3-175. AUXPLLSTS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	REF_LOSTS	RESERVED	SLIPS_NOTSU PPORTED	LOCKS
R-0-0h		R-1h	R-1h	R-0h	R-0h	R-0h	R-0h

**Table 3-189. AUXPLLSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R	1h	Reserved
4	RESERVED	R	1h	Reserved
3	REF_LOSTS	R	0h	AUXPLL 'Reference Lost' Status Bit: This bit indicates whether the AUXPLL is out of lock range 0 = 'Reference Lost' event has not occurred. 1 = 'Reference Lost' event has occurred. Reset type: XRSn
2	RESERVED	R	0h	Reserved
1	SLIPS_NOTSUPPORTED	R	0h	RESERVED: This bit is reserved and the value read should be ignored. TI recommends using DCC to evaluate AUXPLL Slip status. Refer to InitAuxPll() or SysCtl_setAuxClock() functions inside the latest example software from C2000Ware for checking AUXPLL Slip status using DCC. Reset type: XRSn
0	LOCKS	R	0h	AUXPLL Lock Status Bit: This bit indicates whether the AUXPLL is locked or not 0 = AUXPLL is not yet locked 1 = AUXPLL is locked Reset type: XRSn



### 3.18.12.12 SYCLKDIVSEL Register (Offset = 22h) [Reset = 0000000h]

SYCLKDIVSEL is shown in [Figure 3-176](#) and described in [Table 3-190](#).

Return to the [Summary Table](#).

System Clock Divider Select register

This memory mapped register requires a delay of 69 SYCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 69 NOP instructions.

**Figure 3-176. SYCLKDIVSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							PLLSYCLKDIV_LSB
R-0-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED			PLLSYCLKDIV				
R-0-0h			R/W-0h				

**Table 3-190. SYCLKDIVSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R-0	0h	Reserved
8	PLLSYCLKDIV_LSB	R/W	0h	This bit is LSB of the Divider that when set allows the ODD divisions such that the divider value is {PLLSYCLKDIV,PLLSYCLKDIV_LSB}. E.g. if PLLSYCLKDIV=0x1, and PLLSYCLKDIV_LSB=0 then divider of 2 is used else in case PLLSYCLKDIV_LSB=1 then divider value is 3. Reset type: XRSn
7-6	RESERVED	R-0	0h	Reserved
5-0	PLLSYCLKDIV	R/W	0h	PLLSYCLK Divide Select: This bit selects the divider setting for the PLLSYCLK. 000000 = /1 000001 = /2 000010 = /4 (Default) 000011 = /6 000100 = /8 ..... 111111 = /126 Reset type: XRSn

### 3.18.12.13 AUXCLKDIVSEL Register (Offset = 24h) [Reset = 00027301h]

AUXCLKDIVSEL is shown in [Figure 3-177](#) and described in [Table 3-191](#).

Return to the [Summary Table](#).

Auxillary Clock Divider Select register

**Figure 3-177. AUXCLKDIVSEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED													MCANBCLKDIV		
R-0-0h													R/W-13h		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCANBCLKDIV			MCANACLKDIV					RESERVED					AUXPLLDIV		
R/W-13h			R/W-13h					R-0-0h					R/W-1h		

**Table 3-191. AUXCLKDIVSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17-13	MCANBCLKDIV	R/W	13h	00000 = /1 00001 = /2 ... 10010 = /19 10011 = /20 101xx = Rsvd 11xxx = Rsvd Reset type: XRSn
12-8	MCANACLKDIV	R/W	13h	00000 = /1 00001 = /2 ... 10010 = /19 10011 = /20 101xx = Rsvd 11xxx = Rsvd Reset type: XRSn
7-3	RESERVED	R-0	0h	Reserved
2-0	AUXPLLDIV	R/W	1h	AUXPLLCLK Divide Select: This bit selects the divider setting for the AUXPLLCK. 000 = /1 001 = /2 (default on reset) 010 = /4 011 = /8 100 = /3 101 = /5 110 = /6 111 = /7 Reset type: XRSn

### 3.18.12.14 PERCLKDIVSEL Register (Offset = 26h) [Reset = 0000951h]

PERCLKDIVSEL is shown in [Figure 3-178](#) and described in [Table 3-192](#).

Return to the [Summary Table](#).

Peripheral Clock Divider Select register

**Figure 3-178. PERCLKDIVSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED			LINBCLKDIV		RESERVED	LINA CLKDIV	
R-0-0h			R/W-1h		R-0-0h		R/W-1h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	EMIF1CLKDIV	RESERVED		EPWMCLKDIV	
R-0-0h		R/W-1h	R-0-0h	R/W-1h		R/W-1h	

**Table 3-192. PERCLKDIVSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-13	RESERVED	R-0	0h	Reserved
12-11	LINBCLKDIV	R/W	1h	LINB Clock Divide Select: This bit selects whether the LINB module runs with a /1, /2, or /4 clock. 00: /1 of SYSCLK is selected 01: /2 of SYSCLK is selected 10: /4 of SYSCLK is selected 11: Reserved Reset type: CPU1.SYSRSn
10	RESERVED	R-0	0h	Reserved
9-8	LINA CLKDIV	R/W	1h	LINA Clock Divide Select: This bit selects whether the LINA module runs with a /1, /2, or /4 clock. 00: /1 of SYSCLK is selected 01: /2 of SYSCLK is selected 10: /4 of SYSCLK is selected 11: Reserved Reset type: CPU1.SYSRSn
7	RESERVED	R-0	0h	Reserved
6	RESERVED	R/W	1h	Reserved
5	RESERVED	R-0	0h	Reserved
4	EMIF1CLKDIV	R/W	1h	EMIF1 Clock Divide Select: This bit selects whether the EMIF1 module run with a /1 or /2 clock. For single core device 0: /1 of SYSCLK is selected 1: /2 of SYSCLK is selected For Dual core device 0: /1 of PLLSYSCLK is selected 1: /2 of PLLSYSCLK is selected Reset type: CPU1.SYSRSn
3-2	RESERVED	R/W	0h	Reserved

**Table 3-192. PERCLKDIVSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	EPWMCLKDIV	R/W	1h	EPWM Clock Divide Select: This bit selects whether the EPWM modules run with a /1 or /2 clock. This divider sits in front of the PLLSYSCLK x0 = /1 of PLLSYSCLK x1 = /2 of PLLSYSCLK Note: Refer to the EPWM User Guide for maximum EPWM Frequency Reset type: CPU1.SYSRSn

### 3.18.12.15 XCLKOUTDIVSEL Register (Offset = 28h) [Reset = 0000003h]

XCLKOUTDIVSEL is shown in [Figure 3-179](#) and described in [Table 3-193](#).

Return to the [Summary Table](#).

XCLKOUT Divider Select register

This memory mapped register requires a delay of 69 SYCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 69 NOP instructions.

**Figure 3-179. XCLKOUTDIVSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						XCLKOUTDIV	
R-0-0h						R/W-3h	

**Table 3-193. XCLKOUTDIVSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1-0	XCLKOUTDIV	R/W	3h	XCLKOUT Divide Select: This bit selects the divider setting for the XCLKOUT. 00 = /1 01 = /2 10 = /4 11 = /8 (default on reset) Reset type: CPU1.SYSRSn

### 3.18.12.16 CLBCLKCTL Register (Offset = 2Ah) [Reset = 0000007h]

CLBCLKCTL is shown in [Figure 3-180](#) and described in [Table 3-194](#).

Return to the [Summary Table](#).

CLB Clocking Control Register

**Figure 3-180. CLBCLKCTL Register**

31								30								29								28								27								26								25								24							
RESERVED																																																															
R-0-0h																																																															
23								22								21								20								19								18								17								16							
RESERVED								RESERVED								CLKMODECLB 6								CLKMODECLB 5								CLKMODECLB 4								CLKMODECLB 3								CLKMODECLB 2								CLKMODECLB 1							
R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h															
15								14								13								12								11								10								9								8							
RESERVED																																																															
R-0-0h																																																															
7								6								5								4								3								2								1								0							
RESERVED																RESERVED																RESERVED																RESERVED															
R-0-0h																R/W-0h																R-0-0h																R/W-7h															

**Table 3-194. CLBCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R-0	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	CLKMODECLB6	R/W	0h	0 : CLB6 is synchronous to SYSCLK 1 : CLB6 runs of asynchronous clock Reset type: SYSRSn
20	CLKMODECLB5	R/W	0h	0 : CLB5 is synchronous to SYSCLK 1 : CLB5 runs of asynchronous clock Reset type: SYSRSn
19	CLKMODECLB4	R/W	0h	0 : CLB4 is synchronous to SYSCLK 1 : CLB4 runs of asynchronous clock Reset type: SYSRSn
18	CLKMODECLB3	R/W	0h	0 : CLB3 is synchronous to SYSCLK 1 : CLB3 runs of asynchronous clock Reset type: SYSRSn
17	CLKMODECLB2	R/W	0h	0 : CLB2 is synchronous to SYSCLK 1 : CLB2 runs of asynchronous clock Reset type: SYSRSn
16	CLKMODECLB1	R/W	0h	0 : CLB1 is synchronous to SYSCLK 1 : CLB1 runs of asynchronous clock Reset type: SYSRSn
15-5	RESERVED	R-0	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R-0	0h	Reserved
2-0	RESERVED	R/W	7h	Reserved

### 3.18.12.17 LOSPCP Register (Offset = 2Ch) [Reset = 0000002h]

LOSPCP is shown in [Figure 3-181](#) and described in [Table 3-195](#).

Return to the [Summary Table](#).

Low Speed Clock Source Prescaler

**Figure 3-181. LOSPCP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													LSPCLKDIV		
R-0-0h													R/W-2h		

**Table 3-195. LOSPCP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2-0	LSPCLKDIV	R/W	2h	These bits configure the low-speed peripheral clock (LSPCLK) rate 000,LSPCLK = / 1 001,LSPCLK = / 2 010,LSPCLK = / 4 (default on reset) 011,LSPCLK = / 6 100,LSPCLK = / 8 101,LSPCLK = / 10 110,LSPCLK = / 12 111,LSPCLK = / 14 Note: [1] This clock is used as strobe for the SCI and SPI modules. Reset type: CPU1.SYSRSn

### 3.18.12.18 MCDCCR Register (Offset = 2Eh) [Reset = 00006000h]

MCDCCR is shown in [Figure 3-182](#) and described in [Table 3-196](#).

Return to the [Summary Table](#).

Missing Clock Detect Control Register

**Figure 3-182. MCDCCR Register**

31								30								29								28								27								26								25								24							
RESERVED																																																															
R-0-0h																																																															
23								22								21								20								19								18								17								16							
RESERVED																																																															
R-0-0h																																																															
15								14								13								12								11								10								9								8							
RESERVED								RESERVED								RESERVED								EXTR_FAULT_MCD_EN								EXTR_FAULTS_CLR								EXTR_FAULTS								AUXREF_LOST_MCD_EN								AUXREF_LOST_SCLR							
R-0-0h								R/W-1h								R/W-1h								R/W-0h								R-0/W1S-0h								R-0h								R/W-0h								R-0/W1S-0h							
7								6								5								4								3								2								1								0							
AUXREF_LOST_S								SYSREF_LOST_MCD_EN								SYSREF_LOST_SCLR								SYSREF_LOST_S								OSCOFF								MCLKOFF								MCLKCLR								MCLKSTS							
R-0h								R/W-0h								R-0/W1S-0h								R-0h								R/W-0h								R/W-0h								R-0/W1S-0h								R-0h							

**Table 3-196. MCDCCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R-0	0h	Reserved
14	RESERVED	R/W	1h	Reserved
13	RESERVED	R/W	1h	Reserved
12	EXTR_FAULT_MCD_EN	R/W	0h	Control to add 'EXTR FAULT' as cause for MCD 0 = 'EXTR FAULT' does not affect MCD. 1 = Upon 'EXTR FAULT' MCD is asserted. Reset type: XRSn
11	EXTR_FAULTSCLR	R-0/W1S	0h	Clears the EXTR_FAULTS from MCDCCR which is root for MCD trigger. 0 = No effect on present state of the EXTR_FAULTS 1 = Clears the EXTR_FAULTS bit to '0'. Bit clears itself after clear pulse to EXTR_FAULTS. Read always gives '0'. Reset type: XRSn
10	EXTR_FAULTS	R	0h	External Resistor fault status Bit: This bit indicates whether there is a critical fault in the external resistor connected to the device 0 = 'EXTR fault' event has not occurred. 1 = 'EXTR fault' event has occurred. Reset type: XRSn
9	AUXREF_LOST_MCD_EN	R/W	0h	Control to add 'PLL reference clock lost' as cause for MCD 0 = 'PLL reference clock Lost' does not affect MCD. 1 = Upon 'PLL reference clock Lost' MCD is asserted. Reset type: XRSn
8	AUXREF_LOSTSCLR	R-0/W1S	0h	Clears the AUXREF_LOSTS from PLLSTS which is root for MCD trigger. 0 = No effect on present state of the AUXREF_LOSTS 1 = Clears the AUXREF_LOSTS bit to '0'. Bit clears itself after clear pulse to AUXREF_LOSTS. Read always gives '0'. Reset type: XRSn



**Table 3-196. MCD CR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	AUXREF_LOSTS	R	0h	AUXPLL 'Reference Lost' Status Bit: This bit indicates whether the AUXPLL is out of lock range 0 = 'Reference Lost' event has not occurred. 1 = 'Reference Lost' event has occurred. Reset type: XRSn
6	SYSREF_LOST_MCD_EN	R/W	0h	Control to add 'PLL reference clock lost' as cause for MCD 0 = 'PLL reference clock Lost' does not affect MCD. 1 = Upon 'PLL reference clock Lost' MCD is asserted. Reset type: XRSn
5	SYSREF_LOSTSCLR	R-0/W1S	0h	Clears the REF_LOST_STS from PLLSTS which is root for MCD trigger. 0 = No effect on present state of the REF_LOST_STS 1 = Clears the REF_LOST_STS bit to '0'. Bit clears itself after clear pulse to REF_LOST_STS. Read always gives '0'. Reset type: XRSn
4	SYSREF_LOSTS	R	0h	SYSPLL 'Reference Lost' Status Bit: This bit indicates whether the SYSPLL is out of lock range 0 = 'Reference Lost' event has not occurred. 1 = 'Reference Lost' event has occurred. Reset type: XRSn
3	OSCOFF	R/W	0h	Oscillator Clock Disconnect from MCD Bit: 0 = OSCCLK Connected to OSCCLK Counter in MCD module 1 = OSCCLK Disconnected to OSCCLK Counter in MCD module Reset type: XRSn
2	MCLKOFF	R/W	0h	Missing Clock Detect Off Bit: 0 = Missing Clock Detect Circuit Enabled 1 = Missing Clock Detect Circuit Disabled Reset type: XRSn
1	MCLKCLR	R-0/W1S	0h	Missing Clock Clear Bit: Write '1' to this bit to clear MCLKSTS bit and reset the missing clock detect circuit. Reset type: XRSn
0	MCLKSTS	R	0h	Missing Clock Status Bit: 0 = OSCCLK Is OK 1 = OSCCLK Detected Missing, CLOCKFAILn Generated Reset type: XRSn

### 3.18.12.19 X1CNT Register (Offset = 30h) [Reset = 0000000h]

X1CNT is shown in [Figure 3-183](#) and described in [Table 3-197](#).

Return to the [Summary Table](#).

10-bit Counter on X1 Clock

**Figure 3-183. X1CNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															CLR
R-0-0h															R-0/ W1C-0 h
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED					X1CNT										
R-0-0h					R-0h										

**Table 3-197. X1CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	RESERVED	R-0	0h	Reserved
16	CLR	R-0/W1C	0h	X1 Counter clear: A write of '1' to this bit field clears the X1CNT and makes it count from 0x0 again (provided X1 clock is ticking). Writes of '0' are ignore to this bit field Reset type: XRSn
15-11	RESERVED	R-0	0h	Reserved
10-0	X1CNT	R	0h	X1 Counter: - This counter increments on every X1 CLOCKS positive-edge. - Once it reaches the values of 0x7ff, it freezes - Before switching from INTOSC2 to X1, application must check this counter and make sure that it has saturated. This will ensure that the Crystal connected to X1/X2 is oscillating. Reset type: XRSn

### 3.18.12.20 XTALCR Register (Offset = 32h) [Reset = 0000005h]

XTALCR is shown in [Figure 3-184](#) and described in [Table 3-198](#).

Return to the [Summary Table](#).

#### XTAL Control Register

This memory mapped register requires a delay of 69 SYSCLK cycles between subsequent writes to the register, otherwise a second write can be lost. This delay can be realized by adding 69 NOP instructions.

**Figure 3-184. XTALCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED		SE	OSCOFF
R-0-0h				R/W-1h		R/W-0h	R/W-1h

**Table 3-198. XTALCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	RESERVED	R/W	1h	Reserved
1	SE	R/W	0h	Configures XTAL oscillator in single-ended or Crystal mode when XTAL oscillator is powered up (i.e. OSCOFF = 0) 0 XTAL oscillator in Crystal mode 1 XTAL oscillator in single-ended mode (through X1) Reset type: XRSn
0	OSCOFF	R/W	1h	This bit if '1', powers-down the XTAL oscillator macro and hence doesn't let X2 to be driven by the XTAL oscillator. If a crystal is connected to X1/X2, user needs to first clear this bit, wait for the oscillator to power up (using X1CNT) and then only switch the clock source to X1/X2 Reset type: XRSn

### 3.18.12.21 XTALCR2 Register (Offset = 3Ah) [Reset = 0000003h]

XTALCR2 is shown in [Figure 3-185](#) and described in [Table 3-199](#).

Return to the [Summary Table](#).

XTAL Control Register for pad init

**Figure 3-185. XTALCR2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													FEN	XOF	XIF
R-0-0h													R/W-0h R/W-1h R/W-1h		

**Table 3-199. XTALCR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R/W	0h	Reserved
15-3	RESERVED	R-0	0h	Reserved
2	FEN	R/W	0h	Configures XTAL oscillator pad initialization. 0 : XOSC pads are not driven through GPIO connection. 1 : XOSC pads are driven through connected GPIO as per XIF & XOF values. This register has effect only when XOSC is OFF (no SE , no XTAL mode). If this register is set during XOSC off state (XOSCOFF=1 & SE=0) then upon change of these controls this bit gets reset and rearmed. Reset type: XRSn
1	XOF	R/W	1h	Polarity selection to initialise XO /X2 pad of the XOSC before start-up This value shall be deposited on the pad before XOSC started (XOSCOFF=1) If FEN=0 or XOSC is in XTAL or SE mode then this value will not be applied to the pad. Reset type: XRSn
0	XIF	R/W	1h	Polarity selection to initialise XI /X1 pad of the XOSC before start-up This value shall be deposited on the pad before XOSC started (XOSCOFF=1) If FEN=0 or XOSC is in XTAL or SE mode then this value will not be applied to the pad. Reset type: XRSn

### 3.18.12.22 CLKFAILCFG Register (Offset = 3Ch) [Reset = 0000000h]

CLKFAILCFG is shown in [Figure 3-186](#) and described in [Table 3-200](#).

Return to the [Summary Table](#).

Clock Fail cause Configuration

**Figure 3-186. CLKFAILCFG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DCC2_ERROR_EN	DCC1_ERROR_EN	DCC0_ERROR_EN
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 3-200. CLKFAILCFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	DCC2_ERROR_EN	R/W	0h	This field enables DCC2 Error to cause the clock-fail NMI to get asserted. 0 : DCC2 Error does not affect Clock fail NMI 1: Occurrence of DCC2 Error triggers Clock fail NMI assertion and ERROR pin assertion. Reset type: XRSn
1	DCC1_ERROR_EN	R/W	0h	This field enables DCC1 Error to cause the clock-fail NMI to get asserted. 0 : DCC1 Error does not affect Clock fail NMI 1: Occurrence of DCC1 Error triggers Clock fail NMI assertion and ERROR pin assertion. Reset type: XRSn
0	DCC0_ERROR_EN	R/W	0h	This field enables DCC0 Error to cause the clock-fail NMI to get asserted. 0 : DCC0 Error does not affect Clock fail NMI 1: Occurrence of DCC0 Error triggers Clock fail NMI assertion and ERROR pin assertion. Reset type: XRSn

### 3.18.12.23 ETHERCATCLKCTL Register (Offset = 40h) [Reset = 000000Eh]

ETHERCATCLKCTL is shown in [Figure 3-187](#) and described in [Table 3-201](#).

Return to the [Summary Table](#).

EtherCAT Clock Control

**Figure 3-187. ETHERCATCLKCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							PHYCLKEN
R-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED				ECATDIV			DIVSRCSEL
R-0-0h				R/W-7h			R/W-0h

**Table 3-201. ETHERCATCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R	0h	Reserved
8	PHYCLKEN	R/W	0h	0 : etherCAT phy clock disabled 1 : etherCAT phy clock enabled Reset type: XRSn
7-4	RESERVED	R-0	0h	Reserved
3-1	ECATDIV	R/W	7h	000: /1 001: /2 010: /3 011: /4 100: /5 101: /6 110: /7 111: /8 Reset type: XRSn
0	DIVSRCSEL	R/W	0h	0: Auxillary PLL is the source for the etherCAT clock divider. 1: System PLL is the source for etherCAT clock divider. Reset type: XRSn

### 3.18.12.24 SYNCBUSY Register (Offset = 42h) [Reset = 0000000h]

SYNCBUSY is shown in [Figure 3-188](#) and described in [Table 3-202](#).

Return to the [Summary Table](#).

Pulse Transfer Sync Busy Status register

**Figure 3-188. SYNCBUSY Register**

31	30	29	28	27	26	25	24
CPU2TMR2CTL L	CPU1TMR2CTL L	CLKSRCCTL3	CLKSRCCTL2	CLKSRCCTL1	XTALCR	XCLKOUTDIVSEL	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
SYSPLLMULT	SYSPLLCTL1	SYSCLKDIVSEL L	PERCLKDIVSEL L	ETHERCATCLKCTL	CLBCLKCTL	AUXPLLMULT	AUXCLKDIVSEL L
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							BUSY
R-0-0h							R-0h

**Table 3-202. SYNCBUSY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CPU2TMR2CTL	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
30	CPU1TMR2CTL	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
29	CLKSRCCTL3	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
28	CLKSRCCTL2	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
27	CLKSRCCTL1	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
26	XTALCR	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
25	XCLKOUTDIVSEL	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
24	RESERVED	R	0h	Reserved

**Table 3-202. SYNCBUSY Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23	SYSPLLMULT	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
22	SYSPLLCTL1	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
21	SYSCLKDIVSEL	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
20	PERCLKDIVSEL	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
19	ETHERCATCLKCTL	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
18	CLBCLKCTL	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
17	AUXPLLMULT	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
16	AUXCLKDIVSEL	R	0h	This status bit indicates write to the register is in progress 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	BUSY	R	0h	This status bit indicates write to any of the following registers (OR_REDUCE) is in progress or not. AUXCLKDIVSEL, AUXPLLMULT, CLBCLKCTL, ETHERCATCLKCTL, PERCLKDIVSEL, SYSCLKDIVSEL, SYSPLLCTL1, SYSPLLMULT, XCLKOUTDIVSEL, XTALCR, CLKSRCCTL1, CLKSRCCTL2, CLKSRCCTL3, CPU1TMR2CTL, CPU2TMR2CTL 0 : Not BUSY - No synchronization in progress 1 : BUSY - Synchronization is in progress Reset type: SYSRSn



### 3.18.13 CPU1\_SYS\_REGS Registers

Table 3-203 lists the memory-mapped registers for the CPU1\_SYS\_REGS registers. All register offset addresses not listed in Table 3-203 should be considered as reserved locations and the register contents should not be modified.

**Table 3-203. CPU1\_SYS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CPUSYSLOCK1	Lock bit for CPUSYS registers	EALLOW	<a href="#">Go</a>
2h	CPUSYSLOCK2	Lock bit for CPUSYS registers	EALLOW	<a href="#">Go</a>
Ah	PIEVERRADDR	PIE Vector Fetch Error Address register	EALLOW	<a href="#">Go</a>
Ch	ETHERCATCTL	ETHERCAT control register.	EALLOW	<a href="#">Go</a>
10h	PCLKCR0	Peripheral Clock Gating Registers	EALLOW	<a href="#">Go</a>
12h	PCLKCR1	Peripheral Clock Gating Register - EMIF	EALLOW	<a href="#">Go</a>
14h	PCLKCR2	Peripheral Clock Gating Register - ETPWM	EALLOW	<a href="#">Go</a>
16h	PCLKCR3	Peripheral Clock Gating Register - ECAP	EALLOW	<a href="#">Go</a>
18h	PCLKCR4	Peripheral Clock Gating Register - EQEP	EALLOW	<a href="#">Go</a>
1Ch	PCLKCR6	Peripheral Clock Gating Register - SDFM	EALLOW	<a href="#">Go</a>
1Eh	PCLKCR7	Peripheral Clock Gating Register - SCI, UART	EALLOW	<a href="#">Go</a>
20h	PCLKCR8	Peripheral Clock Gating Register - SPI	EALLOW	<a href="#">Go</a>
22h	PCLKCR9	Peripheral Clock Gating Register - I2C, PMBUS	EALLOW	<a href="#">Go</a>
24h	PCLKCR10	Peripheral Clock Gating Register - CAN	EALLOW	<a href="#">Go</a>
26h	PCLKCR11	Peripheral Clock Gating Register - McBSP_USB	EALLOW	<a href="#">Go</a>
2Ah	PCLKCR13	Peripheral Clock Gating Register - ADC	EALLOW	<a href="#">Go</a>
2Ch	PCLKCR14	Peripheral Clock Gating Register - CMPSS	EALLOW	<a href="#">Go</a>
30h	PCLKCR16	Peripheral Clock Gating Register Buf_DAC	EALLOW	<a href="#">Go</a>
32h	PCLKCR17	Peripheral Clock Gating Register - CLB	EALLOW	<a href="#">Go</a>
34h	PCLKCR18	Peripheral Clock Gating Register - FSI	EALLOW	<a href="#">Go</a>
36h	PCLKCR19	Peripheral Clock Gating Register - LIN	EALLOW	<a href="#">Go</a>
3Ah	PCLKCR21	Peripheral Clock Gating Register - DCC	EALLOW	<a href="#">Go</a>
3Eh	PCLKCR23	Peripheral Clock Gating Register - EtherCAT	EALLOW	<a href="#">Go</a>
42h	PCLKCR25	Peripheral Clock Gating Register - HRCAL0,1,2	EALLOW	<a href="#">Go</a>
44h	PCLKCR26	Peripheral Clock Gating Register - AES	EALLOW	<a href="#">Go</a>
46h	PCLKCR27	Peripheral Clock Gating Register - EPG	EALLOW	<a href="#">Go</a>
48h	PCLKCR28	Peripheral Clock Gating Register - ADCCHECKER	EALLOW	<a href="#">Go</a>
60h	SIMRESET	Simulated Reset Register		<a href="#">Go</a>
66h	LPMCR	LPM Control Register	EALLOW	<a href="#">Go</a>
68h	CPUID	Indicates CPU1 or CPU2	EALLOW	<a href="#">Go</a>
6Ch	CMPSSLPMSEL	CMPSS LPM Wakeup select registers	EALLOW	<a href="#">Go</a>
6Eh	GPIOLPMSEL0	GPIO LPM Wakeup select registers	EALLOW	<a href="#">Go</a>
70h	GPIOLPMSEL1	GPIO LPM Wakeup select registers	EALLOW	<a href="#">Go</a>
72h	TMR2CLKCTL	Timer2 Clock Measurement functionality control register	EALLOW	<a href="#">Go</a>
74h	RESCCLR	Reset Cause Clear Register		<a href="#">Go</a>
76h	RESC	Reset Cause register		<a href="#">Go</a>
8Eh	MCANWAKESTATUS	MCAN Wake Status Register		<a href="#">Go</a>
90h	MCANWAKESTATUSCLR	MCAN Wake Status Clear Register		<a href="#">Go</a>
92h	CLKSTOPREQ	Peripheral Clock Stop Request Register		<a href="#">Go</a>

**Table 3-203. CPU1\_SYS\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
94h	CLKSTOPACK	Peripheral Clock Stop Acknowledge Register		<a href="#">Go</a>
96h	USER_REG1_SYSRSn	Software Configurable registers reset by SYSRSn		<a href="#">Go</a>
98h	USER_REG2_SYSRSn	Software Configurable registers reset by SYSRSn		<a href="#">Go</a>
9Ah	USER_REG1_XRSn	Software Configurable registers reset by XRSn		<a href="#">Go</a>
9Ch	USER_REG2_XRSn	Software Configurable registers reset by XRSn		<a href="#">Go</a>
9Eh	USER_REG1_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
A0h	USER_REG2_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
A2h	USER_REG3_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
A4h	USER_REG4_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
A6h	JTAG_MMR_REG	Readback of JTAG registers for test purpose		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 3-204](#) shows the codes that are used for access types in this section.

**Table 3-204. CPU1\_SYS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.13.1 CPUSYSLOCK1 Register (Offset = 0h) [Reset = 0000000h]

CPUSYSLOCK1 is shown in [Figure 3-189](#) and described in [Table 3-205](#).

Return to the [Summary Table](#).

Lock bit for CPUSYS registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

**Figure 3-189. CPUSYSLOCK1 Register**

31	30	29	28	27	26	25	24
RESERVED	PCLKCR23	PCLKCR22	PCLKCR21	RESERVED	PCLKCR19	PCLKCR18	PCLKCR17
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIOLPMSEL1	GPIOLPMSEL0	LPMCR	RESERVED	PCLKCR16	RESERVED	PCLKCR14	PCLKCR13
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
RESERVED	PCLKCR11	PCLKCR10	PCLKCR9	PCLKCR8	PCLKCR7	PCLKCR6	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
PCLKCR4	PCLKCR3	PCLKCR2	PCLKCR1	PCLKCR0	PIEVERRADDR	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-205. CPUSYSLOCK1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/WOnce	0h	Reserved
30	PCLKCR23	R/WOnce	0h	Lock bit for PCLKCR23 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
29	PCLKCR22	R/WOnce	0h	Lock bit for PCLKCR22 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
28	PCLKCR21	R/WOnce	0h	Lock bit for PCLKCR21 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
27	RESERVED	R/WOnce	0h	Reserved
26	PCLKCR19	R/WOnce	0h	Lock bit for PCLKCR19 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
25	PCLKCR18	R/WOnce	0h	Lock bit for PCLKCR18 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn

**Table 3-205. CPUSYSLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	PCLKCR17	R/WOnce	0h	Lock bit for PCLKCR17 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
23	GPIOLPMSEL1	R/WOnce	0h	Lock bit for GPIOLPMSEL1 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
22	GPIOLPMSEL0	R/WOnce	0h	Lock bit for GPIOLPMSEL0 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
21	LPMCR	R/WOnce	0h	Lock bit for LPMCR Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
20	RESERVED	R/WOnce	0h	Reserved
19	PCLKCR16	R/WOnce	0h	Lock bit for PCLKCR16 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
18	RESERVED	R/WOnce	0h	Reserved
17	PCLKCR14	R/WOnce	0h	Lock bit for PCLKCR14 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
16	PCLKCR13	R/WOnce	0h	Lock bit for PCLKCR13 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
15	RESERVED	R/WOnce	0h	Reserved
14	PCLKCR11	R/WOnce	0h	Lock bit for PCLKCR11 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
13	PCLKCR10	R/WOnce	0h	Lock bit for PCLKCR10 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
12	PCLKCR9	R/WOnce	0h	Lock bit for PCLKCR9 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
11	PCLKCR8	R/WOnce	0h	Lock bit for PCLKCR8 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
10	PCLKCR7	R/WOnce	0h	Lock bit for PCLKCR7 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
9	PCLKCR6	R/WOnce	0h	Lock bit for PCLKCR6 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn

**Table 3-205. CPUSYSLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	RESERVED	R/WOnce	0h	Reserved
7	PCLKCR4	R/WOnce	0h	Lock bit for PCLKCR4 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
6	PCLKCR3	R/WOnce	0h	Lock bit for PCLKCR3 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
5	PCLKCR2	R/WOnce	0h	Lock bit for PCLKCR2 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
4	PCLKCR1	R/WOnce	0h	Lock bit for PCLKCR1 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
3	PCLKCR0	R/WOnce	0h	Lock bit for PCLKCR0 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
2	PIEVERRADDR	R/WOnce	0h	Lock bit for PIEVERRADDR Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
1	RESERVED	R/WOnce	0h	Reserved
0	RESERVED	R/WOnce	0h	Reserved

### 3.18.13.2 CPUSYSLOCK2 Register (Offset = 2h) [Reset = 0000000h]

CPUSYSLOCK2 is shown in [Figure 3-190](#) and described in [Table 3-206](#).

Return to the [Summary Table](#).

Lock bit for CPUSYS registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

**Figure 3-190. CPUSYSLOCK2 Register**

31	30	29	28	27	26	25	24
USER_REG4_PORESET <sub>n</sub>	USER_REG3_PORESET <sub>n</sub>	USER_REG2_PORESET <sub>n</sub>	USER_REG1_PORESET <sub>n</sub>	USER_REG2_XRS <sub>n</sub>	USER_REG1_XRS <sub>n</sub>	USER_REG2_SYRS <sub>n</sub>	USER_REG1_SYRS <sub>n</sub>
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED						
R/WOnce-0h	R-0-0h						
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	PCLKCR28	CMPSSLPMSEL	LSEN	PCLKCR27	PCLKCR26	PCLKCR25	ETHERCATCTL
R-0-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-206. CPUSYSLOCK2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	USER_REG4_PORESET <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG4_PORESET <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
30	USER_REG3_PORESET <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG3_PORESET <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
29	USER_REG2_PORESET <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG2_PORESET <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
28	USER_REG1_PORESET <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG1_PORESET <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
27	USER_REG2_XRS <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG2_XRS <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
26	USER_REG1_XRS <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG1_XRS <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>

**Table 3-206. CPUSYSLOCK2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	USER_REG2_SYSRSn	R/WOnce	0h	Lock bit for USER_REG2_SYSRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
24	USER_REG1_SYSRSn	R/WOnce	0h	Lock bit for USER_REG1_SYSRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
23	RESERVED	R/WOnce	0h	Reserved
22-7	RESERVED	R-0	0h	Reserved
6	PCLKCR28	R/WOnce	0h	Lock bit for PCLKCR28 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
5	CMPSSLPMSEL	R/WOnce	0h	Lock bit for CMPSSLPMSEL Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
4	LSEN	R/WOnce	0h	Lock bit for LSEN Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
3	PCLKCR27	R/WOnce	0h	Lock bit for PCLKCR27 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
2	PCLKCR26	R/WOnce	0h	Lock bit for PCLKCR26 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
1	PCLKCR25	R/WOnce	0h	Lock bit for PCLKCR25 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
0	ETHERCATCTL	R/WOnce	0h	Lock bit for ETHERCATCTL register: 0: Respective register is not locked 1: Respective register is locked. Notes: 1 Any bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect 2 The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed 3 This bit is reserved for CPU2 Reset type: SYSRSn

### 3.18.13.3 PIEVERRADDR Register (Offset = Ah) [Reset = 003FFFFh]

PIEVERRADDR is shown in [Figure 3-191](#) and described in [Table 3-207](#).

Return to the [Summary Table](#).

PIE Vector Fetch Error Address register

**Figure 3-191. PIEVERRADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											ADDR																				
R-0-0h											R/W-003FFFFh																				

**Table 3-207. PIEVERRADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R-0	0h	Reserved
21-0	ADDR	R/W	003FFFFh	This register defines the address of the PIE Vector Fetch Error handler routine. Its the responsibility of user to initialize this register. If this register is not initialized, a default error handler at address 0x3ffbe will get executed. Refer to the Boot ROM section for more details on this register. Reset type: XRSn



### 3.18.13.4 ETHERCATCTL Register (Offset = Ch) [Reset = 0000000h]

ETHERCATCTL is shown in [Figure 3-192](#) and described in [Table 3-208](#).

Return to the [Summary Table](#).

ETHERCAT control register.

**Figure 3-192. ETHERCATCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							I2CLOOPBACK
R-0-0h							R/W-0h

**Table 3-208. ETHERCATCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	I2CLOOPBACK	R/W	0h	ETHERCAT I2C loopback enable Bit: 0: I2C port of etherCAT is not looped back to I2C_A 1: I2C port of etherCAT is looped back to I2C_A Reset type: XRSn

### 3.18.13.5 PCLKCR0 Register (Offset = 10h) [Reset = 0000038h]

PCLKCR0 is shown in [Figure 3-193](#) and described in [Table 3-209](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Registers

**Figure 3-193. PCLKCR0 Register**

31	30	29	28	27	26	25	24
RESERVED							ERAD
R-0-0h							R/W-0h
23	22	21	20	19	18	17	16
RESERVED				GTBCLKSYNC	TBCLKSYNC	RESERVED	RESERVED
R-0-0h				R/W-0h	R/W-0h	R-0-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	CLA1BGCR0	CPUBGCR0	RESERVED				
R-0-0h	R/W-0h	R/W-0h	R-0-0h				
7	6	5	4	3	2	1	0
RESERVED		CPUTIMER2	CPUTIMER1	CPUTIMER0	DMA	RESERVED	CLA1
R-0-0h		R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-0h	R/W-0h

**Table 3-209. PCLKCR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	RESERVED	R-0	0h	Reserved
24	ERAD	R/W	0h	ERAD Clock Enable Bit: When set, this enables the clock to the ERAD module 1: ERAD clock is enabled 0: ERAD clock is disabled Reset type: SYSRSn
23-20	RESERVED	R-0	0h	Reserved
19	GTBCLKSYNC	R/W	0h	EPWM Time Base Clock Global sync: When set by CPU1, PWM time bases of all modules start counting. The effect of this bit is seen on all the EPWM modules irrespective of their partitioning based on CPUSEL Notes: 1. This bit on the CPU2.PCLKCR0 register has no effect. 2. Writing '1' to this bit overrides the effect of write '1' to the TBCLKSYNC bit at the same time Reset type: SYSRSn
18	TBCLKSYNC	R/W	0h	EPWM Time Base Clock sync: When set PWM time bases of all the PWM modules belonging to the same CPU-Subsystem (as partitioned using their CPUSEL bits) start counting Reset type: SYSRSn
17	RESERVED	R-0	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R-0	0h	Reserved
14	CLA1BGCR0	R/W	0h	CLA1BGCR0 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
13	CPUBGCR0	R/W	0h	CPUBGCR0 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

**Table 3-209. PCLKCR0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12-6	RESERVED	R-0	0h	Reserved
5	CPUTIMER2	R/W	1h	CPUTIMER2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	CPUTIMER1	R/W	1h	CPUTIMER1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	CPUTIMER0	R/W	1h	CPUTIMER0 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	DMA	R/W	0h	DMA Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	RESERVED	R/W	0h	Reserved
0	CLA1	R/W	0h	CLA1 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.6 PCLKCR1 Register (Offset = 12h) [Reset = 0000000h]

PCLKCR1 is shown in [Figure 3-194](#) and described in [Table 3-210](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EMIF

**Figure 3-194. PCLKCR1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	EMIF1
R-0-0h						R/W-0h	R/W-0h

**Table 3-210. PCLKCR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	EMIF1	R/W	0h	EMIF1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Notes: [1] These bits are not used (R/W) in CPU2.PCLKCR1 register. EMIF1 & EMIF2 clock enabled are controlled only from PCLKCR1 register. Reset type: SYSRSn

### 3.18.13.7 PCLKCR2 Register (Offset = 14h) [Reset = 0000000h]

PCLKCR2 is shown in [Figure 3-195](#) and described in [Table 3-211](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ETPWM

**Figure 3-195. PCLKCR2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						EPWM18	EPWM17
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
EPWM16	EPWM15	EPWM14	EPWM13	EPWM12	EPWM11	EPWM10	EPWM9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EPWM8	EPWM7	EPWM6	EPWM5	EPWM4	EPWM3	EPWM2	EPWM1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-211. PCLKCR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	EPWM18	R/W	0h	EPWM18 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
16	EPWM17	R/W	0h	EPWM17 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15	EPWM16	R/W	0h	EPWM16 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
14	EPWM15	R/W	0h	EPWM15 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
13	EPWM14	R/W	0h	EPWM14 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
12	EPWM13	R/W	0h	EPWM13 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
11	EPWM12	R/W	0h	EPWM12 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

**Table 3-211. PCLKCR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	EPWM11	R/W	0h	EPWM11 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
9	EPWM10	R/W	0h	EPWM10 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
8	EPWM9	R/W	0h	EPWM9 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
7	EPWM8	R/W	0h	EPWM8 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
6	EPWM7	R/W	0h	EPWM7 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
5	EPWM6	R/W	0h	EPWM6 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	EPWM5	R/W	0h	EPWM5 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	EPWM4	R/W	0h	EPWM4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	EPWM3	R/W	0h	EPWM3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	EPWM2	R/W	0h	EPWM2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	EPWM1	R/W	0h	EPWM1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.8 PCLKCR3 Register (Offset = 16h) [Reset = 0000000h]

PCLKCR3 is shown in [Figure 3-196](#) and described in [Table 3-212](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ECAP

**Figure 3-196. PCLKCR3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	ECAP7	ECAP6	ECAP5	ECAP4	ECAP3	ECAP2	ECAP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-212. PCLKCR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	ECAP7	R/W	0h	ECAP7 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
5	ECAP6	R/W	0h	ECAP6 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	ECAP5	R/W	0h	ECAP5 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	ECAP4	R/W	0h	ECAP4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	ECAP3	R/W	0h	ECAP3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	ECAP2	R/W	0h	ECAP2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	ECAP1	R/W	0h	ECAP1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.9 PCLKCR4 Register (Offset = 18h) [Reset = 0000000h]

PCLKCR4 is shown in [Figure 3-197](#) and described in [Table 3-213](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EQEP

**Figure 3-197. PCLKCR4 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		EQEP6	EQEP5	EQEP4	EQEP3	EQEP2	EQEP1
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-213. PCLKCR4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	EQEP6	R/W	0h	EQEP4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	EQEP5	R/W	0h	EQEP3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	EQEP4	R/W	0h	EQEP4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	EQEP3	R/W	0h	EQEP3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	EQEP2	R/W	0h	EQEP2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	EQEP1	R/W	0h	EQEP1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn



### 3.18.13.10 PCLKCR6 Register (Offset = 1Ch) [Reset = 0000000h]

PCLKCR6 is shown in [Figure 3-198](#) and described in [Table 3-214](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SDFM

**Figure 3-198. PCLKCR6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
RESERVED																
R-0-0h																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESERVED								RESE RVED	RESE RVED	RESE RVED	RESE RVED	SD4	SD3	SD2	SD1	
R-0-0h								R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-214. PCLKCR6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	SD4	R/W	0h	SD4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	SD3	R/W	0h	SD3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	SD2	R/W	0h	SD2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	SD1	R/W	0h	SD1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.11 PCLKCR7 Register (Offset = 1Eh) [Reset = 0000000h]

PCLKCR7 is shown in [Figure 3-199](#) and described in [Table 3-215](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SCI, UART

**Figure 3-199. PCLKCR7 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						UART_B	UART_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	SCI_B	SCI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-215. PCLKCR7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	UART_B	R/W	0h	UART_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
16	UART_A	R/W	0h	UART_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	SCI_B	R/W	0h	SCI_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	SCI_A	R/W	0h	SCI_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.12 PCLKCR8 Register (Offset = 20h) [Reset = 0000000h]

PCLKCR8 is shown in [Figure 3-200](#) and described in [Table 3-216](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SPI

**Figure 3-200. PCLKCR8 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SPI_D	SPI_C	SPI_B	SPI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-216. PCLKCR8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	SPI_D	R/W	0h	SPI_D Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	SPI_C	R/W	0h	SPI_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	SPI_B	R/W	0h	SPI_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	SPI_A	R/W	0h	SPI_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.13 PCLKCR9 Register (Offset = 22h) [Reset = 0000000h]

PCLKCR9 is shown in [Figure 3-201](#) and described in [Table 3-217](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - I2C, PMBUS

**Figure 3-201. PCLKCR9 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	PMBUS_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						I2C_B	I2C_A
R-0-0h						R/W-0h	R/W-0h

**Table 3-217. PCLKCR9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	PMBUS_A	R/W	0h	PMBUS_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	I2C_B	R/W	0h	I2C_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	I2C_A	R/W	0h	I2C_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.14 PCLKCR10 Register (Offset = 24h) [Reset = 0000000h]

PCLKCR10 is shown in [Figure 3-202](#) and described in [Table 3-218](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CAN

**Figure 3-202. PCLKCR10 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	MCAN_B	MCAN_A	RESERVED	RESERVED	RESERVED	CAN_A
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-218. PCLKCR10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	MCAN_B	R/W	0h	MCAN_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	MCAN_A	R/W	0h	MCAN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	CAN_A	R/W	0h	CAN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.15 PCLKCR11 Register (Offset = 26h) [Reset = 0000000h]

PCLKCR11 is shown in [Figure 3-203](#) and described in [Table 3-219](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - McBSP\_USB

**Figure 3-203. PCLKCR11 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	USB_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h

**Table 3-219. PCLKCR11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	USB_A	R/W	0h	USB_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.18.13.16 PCLKCR13 Register (Offset = 2Ah) [Reset = 0000000h]

PCLKCR13 is shown in [Figure 3-204](#) and described in [Table 3-220](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ADC

**Figure 3-204. PCLKCR13 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	ADC_C	ADC_B	ADC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-220. PCLKCR13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	ADC_C	R/W	0h	ADC_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	ADC_B	R/W	0h	ADC_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	ADC_A	R/W	0h	ADC_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.17 PCLKCR14 Register (Offset = 2Ch) [Reset = 0000000h]

PCLKCR14 is shown in [Figure 3-205](#) and described in [Table 3-221](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CMPSS

**Figure 3-205. PCLKCR14 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED					CMPSS11	CMPSS10	CMPSS9
R-0-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CMPSS8	CMPSS7	CMPSS6	CMPSS5	CMPSS4	CMPSS3	CMPSS2	CMPSS1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-221. PCLKCR14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R-0	0h	Reserved
10	CMPSS11	R/W	0h	CMPSS11 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
9	CMPSS10	R/W	0h	CMPSS10 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
8	CMPSS9	R/W	0h	CMPSS9 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
7	CMPSS8	R/W	0h	CMPSS8 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
6	CMPSS7	R/W	0h	CMPSS7 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
5	CMPSS6	R/W	0h	CMPSS6 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	CMPSS5	R/W	0h	CMPSS5 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn



**Table 3-221. PCLKCR14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CMPSS4	R/W	0h	CMPSS4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	CMPSS3	R/W	0h	CMPSS3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	CMPSS2	R/W	0h	CMPSS2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	CMPSS1	R/W	0h	CMPSS1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.18 PCLKCR16 Register (Offset = 30h) [Reset = 0000000h]

PCLKCR16 is shown in [Figure 3-206](#) and described in [Table 3-222](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register Buf\_DAC

**Figure 3-206. PCLKCR16 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED	DAC_C	RESERVED	DAC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-222. PCLKCR16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	DAC_C	R/W	0h	Buffered_DAC_C Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
17	RESERVED	R/W	0h	Reserved
16	DAC_A	R/W	0h	Buffered_DAC_A Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.18.13.19 PCLKCR17 Register (Offset = 32h) [Reset = 0000000h]

PCLKCR17 is shown in [Figure 3-207](#) and described in [Table 3-223](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CLB

**Figure 3-207. PCLKCR17 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		CLB6	CLB5	CLB4	CLB3	CLB2	CLB1
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-223. PCLKCR17 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	CLB6	R/W	0h	CLB4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	CLB5	R/W	0h	CLB3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	CLB4	R/W	0h	CLB4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	CLB3	R/W	0h	CLB3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	CLB2	R/W	0h	CLB2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	CLB1	R/W	0h	CLB1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.20 PCLKCR18 Register (Offset = 34h) [Reset = 0000000h]

PCLKCR18 is shown in [Figure 3-208](#) and described in [Table 3-224](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - FSI

**Figure 3-208. PCLKCR18 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				FSIRX_D	FSIRX_C	FSIRX_B	FSIRX_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						FSITX_B	FSITX_A
R-0-0h						R/W-0h	R/W-0h

**Table 3-224. PCLKCR18 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19	FSIRX_D	R/W	0h	FSIRX_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
18	FSIRX_C	R/W	0h	FSITX_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
17	FSIRX_B	R/W	0h	FSIRX_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
16	FSIRX_A	R/W	0h	FSITX_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	FSITX_B	R/W	0h	FSIRX_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	FSITX_A	R/W	0h	FSITX_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.21 PCLKCR19 Register (Offset = 36h) [Reset = 0000000h]

PCLKCR19 is shown in [Figure 3-209](#) and described in [Table 3-225](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - LIN

**Figure 3-209. PCLKCR19 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	LIN_B	LIN_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-225. PCLKCR19 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	LIN_B	R/W	0h	LIN_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	LIN_A	R/W	0h	LIN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.22 PCLKCR21 Register (Offset = 3Ah) [Reset = 0000000h]

PCLKCR21 is shown in [Figure 3-210](#) and described in [Table 3-226](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - DCC

**Figure 3-210. PCLKCR21 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DCC2	DCC1	DCC0
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 3-226. PCLKCR21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	DCC2	R/W	0h	DCC Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	DCC1	R/W	0h	DCC Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	DCC0	R/W	0h	DCC Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.23 PCLKCR23 Register (Offset = 3Eh) [Reset = 0000000h]

PCLKCR23 is shown in [Figure 3-211](#) and described in [Table 3-227](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EtherCAT

**Figure 3-211. PCLKCR23 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ETHERCAT
R-0-0h							R/W-0h

**Table 3-227. PCLKCR23 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	ETHERCAT	R/W	0h	ETHERCAT Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.24 PCLKCR25 Register (Offset = 42h) [Reset = 0000000h]

PCLKCR25 is shown in [Figure 3-212](#) and described in [Table 3-228](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - HRCAL0,1,2

**Figure 3-212. PCLKCR25 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					HRCAL2	HRCAL1	HRCAL0
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 3-228. PCLKCR25 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	HRCAL2	R/W	0h	HRCAL2 Clock Enable Bit (HRPWM17-18): 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	HRCAL1	R/W	0h	HRCAL1 Clock Enable Bit (HRPWM9-16): 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	HRCAL0	R/W	0h	HRCAL0 Clock Enable Bit (HRPWM1-8): 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn



### 3.18.13.25 PCLKCR26 Register (Offset = 44h) [Reset = 0000000h]

PCLKCR26 is shown in [Figure 3-213](#) and described in [Table 3-229](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - AES

**Figure 3-213. PCLKCR26 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							AESA
R-0-0h							R/W-0h

**Table 3-229. PCLKCR26 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	AESA	R/W	0h	AESA Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.26 PCLKCR27 Register (Offset = 46h) [Reset = 0000000h]

PCLKCR27 is shown in [Figure 3-214](#) and described in [Table 3-230](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EPG

**Figure 3-214. PCLKCR27 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							EPG1
R-0-0h							R/W-0h

**Table 3-230. PCLKCR27 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	EPG1	R/W	0h	EPG1 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.27 PCLKCR28 Register (Offset = 48h) [Reset = 0000000h]

PCLKCR28 is shown in [Figure 3-215](#) and described in [Table 3-231](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ADCCHECKER

**Figure 3-215. PCLKCR28 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	ADCSEAGGRCPU1
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
ADCHECKER8	ADCHECKER7	ADCHECKER6	ADCHECKER5	ADCHECKER4	ADCHECKER3	ADCHECKER2	ADCHECKER1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-231. PCLKCR28 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	ADCSEAGGRCPU1	R/W	0h	Clock Enable bit fro ADC Safety Checker Error Aggegator module for CPU1: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-8	RESERVED	R-0	0h	Reserved
7	ADCHECKER8	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
6	ADCHECKER7	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
5	ADCHECKER6	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	ADCHECKER5	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	ADCHECKER4	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

**Table 3-231. PCLKCR28 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	ADCCHECKER3	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	ADCCHECKER2	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	ADCCHECKER1	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.13.28 SIMRESET Register (Offset = 60h) [Reset = 0000000h]

SIMRESET is shown in [Figure 3-216](#) and described in [Table 3-232](#).

Return to the [Summary Table](#).

Simulated Reset Register

Note: This register exists only on CPU1

**Figure 3-216. SIMRESET Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						XRSn	CPU1RSn
R-0-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 3-232. SIMRESET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to this register succeeds only if this field is written with a value of 0xa5a5 Note: [1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored Reset type: XRSn
15-2	RESERVED	R-0	0h	Reserved
1	XRSn	R-0/W1S	0h	Writing a 1 to this field generates a XRSn like reset. Writing a 0 has no effect. Note: Writing to this pin will pull the XRSn pin low for 512 INTOSC1 clock cycles. Reset type: XRSn
0	CPU1RSn	R-0/W1S	0h	Writing a 1 to this field generates a reset to to CPU1. Writing a 0 has no effect. Reset type: XRSn

### 3.18.13.29 LPMCR Register (Offset = 66h) [Reset = 00000FCh]

LPMCR is shown in [Figure 3-217](#) and described in [Table 3-233](#).

Return to the [Summary Table](#).

LPM Control Register

**Figure 3-217. LPMCR Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R/W1S-0h				R-0-0h			
23	22	21	20	19	18	17	16
RESERVED						RESERVED	
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
WDINTE		RESERVED					
R/W-0h				R-0-0h			
7	6	5	4	3	2	1	0
QUALSTDBY						LPM	
R/W-3Fh						R/W-0h	

**Table 3-233. LPMCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W1S	0h	Reserved
30-18	RESERVED	R-0	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15	WDINTE	R/W	0h	When this bit is set to 1, it enables the watchdog interrupt signal to wake the device from STANDBY mode. Note: [1] To use this signal, the user must also enable the WDINTn signal using the WDENINT bit in the SCSR register. This signal will not wake the device from HALT mode because the clock to watchdog module is turned off Reset type: SYSRSn
14-8	RESERVED	R-0	0h	Reserved
7-2	QUALSTDBY	R/W	3Fh	Select number of OSCCLK clock cycles to qualify the selected inputs when waking the from STANDBY mode: 000000 = 2 OSCCLKs 000001 = 3 OSCCLKs ..... 111111 = 65 OSCCLKs Note: The LPMCR.QUALSTDBY register should be set to a value greater than the ratio of INTOSC1/PLLSYSCLK to ensure proper wake up. Reset type: SYSRSn
1-0	LPM	R/W	0h	These bits set the low power mode for the device. Takes effect when CPU executes the IDLE instruction (when IDLE instruction is out of EXE Phase of the Pipeline) 00: IDLE Mode 01: STANDBY Mode 1x: HALT Mode (treated as STANDBY for CPU2) Reset type: SYSRSn

### 3.18.13.30 CPUID Register (Offset = 68h) [Reset = 0000001h]

CPUID is shown in [Figure 3-218](#) and described in [Table 3-234](#).

Return to the [Summary Table](#).

Indicates CPU1 or CPU2

**Figure 3-218. CPUID Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													CPUID		
R-0-0h													R-1h		

**Table 3-234. CPUID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1-0	CPUID	R	1h	CPUID = 1 for CPU1, 2 for CPU2 Reset type: SYSRSn

### 3.18.13.31 CMPSSLPMSEL Register (Offset = 6Ch) [Reset = 0000000h]

CMPSSLPMSEL is shown in [Figure 3-219](#) and described in [Table 3-235](#).

Return to the [Summary Table](#).

CMPSS LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

**Figure 3-219. CMPSSLPMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	CMPSS11L	CMPSS11H	CMPSS10L	CMPSS10H	CMPSS9L	CMPSS9H
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
CMPSS8L	CMPSS8H	CMPSS7L	CMPSS7H	CMPSS6L	CMPSS6H	CMPSS5L	CMPSS5H
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CMPSS4L	CMPSS4H	CMPSS3L	CMPSS3H	CMPSS2L	CMPSS2H	CMPSS1L	CMPSS1H
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-235. CMPSSLPMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	CMPSS11L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
20	CMPSS11H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
19	CMPSS10L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
18	CMPSS10H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
17	CMPSS9L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn



**Table 3-235. CMPSSLPMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	CMPSS9H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
15	CMPSS8L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
14	CMPSS8H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
13	CMPSS7L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
12	CMPSS7H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
11	CMPSS6L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
10	CMPSS6H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
9	CMPSS5L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
8	CMPSS5H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
7	CMPSS4L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
6	CMPSS4H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
5	CMPSS3L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
4	CMPSS3H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
3	CMPSS2L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
2	CMPSS2H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
1	CMPSS1L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
0	CMPSS1H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

### 3.18.13.32 GPIOLPMSEL0 Register (Offset = 6Eh) [Reset = 0000000h]

GPIOLPMSEL0 is shown in [Figure 3-220](#) and described in [Table 3-236](#).

Return to the [Summary Table](#).

GPIO LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

**Figure 3-220. GPIOLPMSEL0 Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-236. GPIOLPMSEL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
30	GPIO30	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
29	GPIO29	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
28	GPIO28	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
27	GPIO27	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
26	GPIO26	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
25	GPIO25	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
24	GPIO24	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
23	GPIO23	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-236. GPIO\_LPMSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	GPIO22	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
21	GPIO21	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
20	GPIO20	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
19	GPIO19	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
18	GPIO18	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
17	GPIO17	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
16	GPIO16	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
15	GPIO15	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
14	GPIO14	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
13	GPIO13	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
12	GPIO12	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
11	GPIO11	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
10	GPIO10	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
9	GPIO9	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
8	GPIO8	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
7	GPIO7	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
6	GPIO6	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-236. GPIOLPMSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	GPIO5	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
4	GPIO4	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
3	GPIO3	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
2	GPIO2	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
1	GPIO1	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
0	GPIO0	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

### 3.18.13.33 GPIO\_LPMSEL1 Register (Offset = 70h) [Reset = 0000000h]

GPIO\_LPMSEL1 is shown in [Figure 3-221](#) and described in [Table 3-237](#).

Return to the [Summary Table](#).

GPIO LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

**Figure 3-221. GPIO\_LPMSEL1 Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-237. GPIO\_LPMSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
30	GPIO62	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
29	GPIO61	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
28	GPIO60	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
27	GPIO59	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
26	GPIO58	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
25	GPIO57	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
24	GPIO56	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
23	GPIO55	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-237. GPIO\_LPMSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	GPIO54	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
21	GPIO53	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
20	GPIO52	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
19	GPIO51	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
18	GPIO50	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
17	GPIO49	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
16	GPIO48	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
15	GPIO47	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
14	GPIO46	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
13	GPIO45	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
12	GPIO44	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
11	GPIO43	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
10	GPIO42	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
9	GPIO41	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
8	GPIO40	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
7	GPIO39	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
6	GPIO38	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-237. GPIOLPMSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	GPIO37	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
4	GPIO36	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
3	GPIO35	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
2	GPIO34	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
1	GPIO33	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
0	GPIO32	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

### 3.18.13.34 TMR2CLKCTL Register (Offset = 72h) [Reset = 0000000h]

TMR2CLKCTL is shown in [Figure 3-222](#) and described in [Table 3-238](#).

Return to the [Summary Table](#).

Timer2 Clock Measurement functionality control register

**Figure 3-222. TMR2CLKCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		TMR2CLKPRESCALE			TMR2CLKSRCSEL		
R-0-0h		R/W-0h			R/W-0h		

**Table 3-238. TMR2CLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5-3	TMR2CLKPRESCALE	R/W	0h	<p>CPU Timer 2 Clock Pre-Scale Value: These bits select the pre-scale value for the selected clock source for CPU Timer 2:</p> <p>0,0,0,/1 (default on reset)</p> <p>0,0,1,/2,</p> <p>0,1,0,/4</p> <p>0,1,1,/8</p> <p>1,0,0,/16</p> <p>1,0,1,spare (defaults to /16)</p> <p>1,1,0,spare (defaults to /16)</p> <p>1,1,1,spare (defaults to /16)</p> <p>Note:</p> <p>[1] The CPU Timer2s Clock sync logic detects an input clock edge when configured for any clock source other than SYSCLK and generates an appropriate clock pulse to the CPU timer2. If SYSCLK is approximately the same or less then the input clock source, then the user would need to configure the pre-scale value such that SYSCLK is at least twice as fast as the pre-scaled value.</p> <p>Reset type: SYSRSn</p>
2-0	TMR2CLKSRCSEL	R/W	0h	<p>CPU Timer 2 Clock Source Select Bit: This bit selects the source for CPU Timer 2:</p> <p>000 =SYSCLK Selected (default on reset, pre-scale is bypassed)</p> <p>001 = INTOSC1</p> <p>010 = INTOSC2</p> <p>011 = XTAL</p> <p>100 = PUMPOSC (from no-wrapper)</p> <p>101 = FOSCCLK (Reserved)</p> <p>110 = AUXPLLCLK</p> <p>111 = reserved</p> <p>Reset type: SYSRSn</p>



### 3.18.13.35 RESCCLR Register (Offset = 74h) [Reset = 0000000h]

RESCCLR is shown in [Figure 3-223](#) and described in [Table 3-239](#).

Return to the [Summary Table](#).

Reset Cause Clear Register

**Figure 3-223. RESCCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED				SIMRESET_XR Sn	SIMRESET_CP U1RSn	ECAT_RESET_ OUT	SCCRESETn
R-0-0h				W1C-0h	W1C-0h	W1C-0h	W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	HWBISTn	RESERVED	NMIWDRSn	WDRSn	XRSn	POR
R-0-0h	W1S-0h	W1S-0h	R-0-0h	W1S-0h	W1S-0h	W1S-0h	W1S-0h

**Table 3-239. RESCCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R-0	0h	Reserved
11	SIMRESET_XRSn	W1C	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
10	SIMRESET_CPU1RSn	W1C	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
9	ECAT_RESET_OUT	W1C	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
8	SCCRESETn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
7	RESERVED	R-0	0h	Reserved
6	RESERVED	W1S	0h	Reserved
5	HWBISTn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
4	RESERVED	R-0	0h	Reserved

**Table 3-239. RESCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	NMIWDRSn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
2	WDRSn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
1	XRSn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
0	POR	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn

### 3.18.13.36 RESC Register (Offset = 76h) [Reset = X000003h]

RESC is shown in Figure 3-224 and described in Table 3-240.

Return to the [Summary Table](#).

Reset Cause register

**Figure 3-224. RESC Register**

31	30	29	28	27	26	25	24
DCON	XRSn_pin_status	RESERVED					
R-0h	R-Xh	R-0-0h					
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED				SIMRESET_XRSn	SIMRESET_CPU1RSn	ECAT_RESET_OUT	SCCRESETn
R-0-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	HWBISTn	RESERVED	NMIWDRSn	WDRSn	XRSn	POR
R-0-0h	R-0h	R-0h	R-0-0h	R-0h	R-0h	R-1h	R-1h

**Table 3-240. RESC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DCON	R	0h	Reading this bit provides the status of debugger connection to the C28x CPU. 0 : Debugger is not connected to the C28x CPU 1 : Debugger is connected to the C28x CPU Notes: [1] This bit is connected to the DCON o/p signal of the C28x CPU Reset type: N/A
30	XRSn_pin_status	R	Xh	Reading this bit provides the current status of the XRSn pin. Reset value is reflective of the pin status. Reset type: N/A
29-16	RESERVED	R-0	0h	Reserved
15-12	RESERVED	R-0	0h	Reserved
11	SIMRESET_XRSn	R	0h	If this bit is set, indicates that the device was reset by SIMRESET_XRSn Reset type: PORESETn
10	SIMRESET_CPU1RSn	R	0h	If this bit is set, indicates that the device was reset by SIMRESET_CPU1RSn Reset type: PORESETn
9	ECAT_RESET_OUT	R	0h	If this bit is set, indicates that the device was reset by ECAT_RESET_OUT Writing a 1 to this bit will force the bit to 0 Writing of 0 will have no effect. Reset type: PORESETn
8	SCCRESETn	R	0h	If this bit is set, indicates that the device was reset by SCCRESETn (fired by DCSM). Reset type: PORESETn
7	RESERVED	R-0	0h	Reserved
6	RESERVED	R	0h	Reserved

**Table 3-240. RESC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	HWBISTn	R	0h	If this bit is set, indicates that the device was reset by HWBIST. Reset type: PORESETn
4	RESERVED	R-0	0h	Reserved
3	NMIWDRSn	R	0h	If this bit is set, indicates that the device was reset by NMIWDRSn. Note: To know the exact cause of NMI after the reset, software needs to read NMISHDFLG registers Reset type: PORESETn
2	WDRSn	R	0h	If this bit is set, indicates that the device was reset by WDRSn. Note: [1] A bit inside WD module also provides the same information. This bit is present to keep things consistent. This register is a one-stop shop for the software to know the reset cause for the C28x core. Reset type: PORESETn
1	XRSn	R	1h	If this bit is set, indicates that the device was reset by XRSn. Reset type: PORESETn
0	POR	R	1h	If this bit is set, indicates that the device was reset by PORn. Reset type: PORESETn

### 3.18.13.37 MCANWAKESTATUS Register (Offset = 8Eh) [Reset = 0000000h]

MCANWAKESTATUS is shown in [Figure 3-225](#) and described in [Table 3-241](#).

Return to the [Summary Table](#).

MCAN Wake Status Register

**Figure 3-225. MCANWAKESTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						WAKE_MCANB	WAKE_MCANA
R-0h						R-0h	R-0h

**Table 3-241. MCANWAKESTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	WAKE_MCANB	R	0h	MCANB 0 : wakeup event has not occurred. 1 : wakeup event has occurred. Reset type: CPUx.SYSRSn
0	WAKE_MCANA	R	0h	MCANA 0 : wakeup event has not occurred. 1 : wakeup event has occurred. Reset type: CPUx.SYSRSn

### 3.18.13.38 MCANWAKESTATUSCLR Register (Offset = 90h) [Reset = 0000000h]

MCANWAKESTATUSCLR is shown in [Figure 3-226](#) and described in [Table 3-242](#).

Return to the [Summary Table](#).

MCAN Wake Status Clear Register

**Figure 3-226. MCANWAKESTATUSCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						WAKE_MCANB	WAKE_MCANA
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 3-242. MCANWAKESTATUSCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	WAKE_MCANB	R-0/W1S	0h	MCANB 0 : No effect. 1 : Clears WAKE_MCANB bit of MCANWAKESTATUS register Reset type: CPUx.SYSRSn
0	WAKE_MCANA	R-0/W1S	0h	MCANA 0 : No effect. 1 : Clears WAKE_MCANA bit of MCANWAKESTATUS register Reset type: CPUx.SYSRSn

### 3.18.13.39 CLKSTOPREQ Register (Offset = 92h) [Reset = 0000000h]

CLKSTOPREQ is shown in [Figure 3-227](#) and described in [Table 3-243](#).

Return to the [Summary Table](#).

Peripheral Clock Stop Request Register

Note: This register exists only on CPU1

**Figure 3-227. CLKSTOPREQ Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED		MCAN_B	MCAN_A
R-0-0h				R-0-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED		RESERVED	CAN_A	RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h		R/W-0h	R/W-0h	R-0-0h	R/W-0h	R-0-0h	R/W-0h

**Table 3-243. CLKSTOPREQ Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to any of the bits in this register will succeed only if a value of 0x5634 is written to the KEY field. Reset type: CPU1.SYSRSn
15-12	RESERVED	R-0	0h	Reserved
11-10	RESERVED	R-0	0h	Reserved
9	MCAN_B	R/W	0h	MCAN_B Clock Stop Request Bit 0: If clock to MCAN_B is turned off, it will be turned on, else no effect. 1: Clock stop request toMCAN_B Note: Once set, this bit is cleared when clock to MCAN_B is turned on as a result of a wakeup event in hardware Reset type: CPU1.SYSRSn
8	MCAN_A	R/W	0h	MCAN_A Clock Stop Request Bit 0: If clock to MCAN_A is turned off, it will be turned on, else no effect. 1: Clock stop request toMCAN_A Note: Once set, this bit is cleared when clock to MCAN_A is turned on as a result of a wakeup event in hardware Reset type: CPU1.SYSRSn
7-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	CAN_A	R/W	0h	CAN_A Clock Stop Request Bit 0: If clock to CAN_A is turned off, it will be turned on, else no effect. 1: Clock stop request toCAN_A Note: Once set, this bit is cleared when clock to CAN_A is turned on as a result of a wakeup event in hardware Reset type: CPU1.SYSRSn
3	RESERVED	R-0	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R-0	0h	Reserved

**Table 3-243. CLKSTOPREQ Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RESERVED	R/W	0h	Reserved



### 3.18.13.40 CLKSTOPACK Register (Offset = 94h) [Reset = 0000000h]

CLKSTOPACK is shown in [Figure 3-228](#) and described in [Table 3-244](#).

Return to the [Summary Table](#).

Peripheral Clock Stop Acknowledge Register

Note: This register exists only on CPU1

**Figure 3-228. CLKSTOPACK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED						MCAN_B	MCAN_A
R-0-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED		RESERVED	CAN_A	RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h		R-0h	R-0h	R-0-0h	R-0h	R-0-0h	R-0h

**Table 3-244. CLKSTOPACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R-0	0h	Reserved
9	MCAN_B	R	0h	MCAN_B Clock Stop Acknowledge Bit 0: Clock stop request not acknowledged 1: Clock stop acknowledged Reset type: CPU1.SYSRSn
8	MCAN_A	R	0h	MCAN_A Clock Stop Acknowledge Bit 0: Clock stop request not acknowledged 1: Clock stop acknowledged Reset type: CPU1.SYSRSn
7-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R	0h	Reserved
4	CAN_A	R	0h	CAN_A Clock Stop Acknowledge Bit 0: Clock stop request not acknowledged 1: Clock stop acknowledged Reset type: CPU1.SYSRSn
3	RESERVED	R-0	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R	0h	Reserved

### 3.18.13.41 USER\_REG1\_SYSRSn Register (Offset = 96h) [Reset = 0000000h]

USER\_REG1\_SYSRSn is shown in [Figure 3-229](#) and described in [Table 3-245](#).

Return to the [Summary Table](#).

Software Configurable registers reset by SYSRSn

**Figure 3-229. USER\_REG1\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-245. USER\_REG1\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn

### 3.18.13.42 USER\_REG2\_SYSRSn Register (Offset = 98h) [Reset = 0000000h]

USER\_REG2\_SYSRSn is shown in [Figure 3-230](#) and described in [Table 3-246](#).

Return to the [Summary Table](#).

Software Configurable registers reset by SYSRSn

**Figure 3-230. USER\_REG2\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-246. USER\_REG2\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn

### 3.18.13.43 USER\_REG1\_XRSn Register (Offset = 9Ah) [Reset = 0000000h]

USER\_REG1\_XRSn is shown in [Figure 3-231](#) and described in [Table 3-247](#).

Return to the [Summary Table](#).

Software Configurable registers reset by XRSn

**Figure 3-231. USER\_REG1\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-247. USER\_REG1\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn

### 3.18.13.44 USER\_REG2\_XRSn Register (Offset = 9Ch) [Reset = 0000000h]

USER\_REG2\_XRSn is shown in [Figure 3-232](#) and described in [Table 3-248](#).

Return to the [Summary Table](#).

Software Configurable registers reset by XRSn

**Figure 3-232. USER\_REG2\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-248. USER\_REG2\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn

### 3.18.13.45 USER\_REG1\_PORESETn Register (Offset = 9Eh) [Reset = 0000000h]

USER\_REG1\_PORESETn is shown in [Figure 3-233](#) and described in [Table 3-249](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-233. USER\_REG1\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-249. USER\_REG1\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.13.46 USER\_REG2\_PORESETn Register (Offset = A0h) [Reset = 0000000h]

USER\_REG2\_PORESETn is shown in [Figure 3-234](#) and described in [Table 3-250](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-234. USER\_REG2\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-250. USER\_REG2\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.13.47 USER\_REG3\_PORESETn Register (Offset = A2h) [Reset = 0000000h]

USER\_REG3\_PORESETn is shown in [Figure 3-235](#) and described in [Table 3-251](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-235. USER\_REG3\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-251. USER\_REG3\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn



### 3.18.13.48 USER\_REG4\_PORESETn Register (Offset = A4h) [Reset = 0000000h]

USER\_REG4\_PORESETn is shown in [Figure 3-236](#) and described in [Table 3-252](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-236. USER\_REG4\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-252. USER\_REG4\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.13.49 JTAG\_MMR\_REG Register (Offset = A6h) [Reset = 0000000h]

JTAG\_MMR\_REG is shown in [Figure 3-237](#) and described in [Table 3-253](#).

Return to the [Summary Table](#).

Readback of JTAG registers for test purpose

**Figure 3-237. JTAG\_MMR\_REG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																															
R-0h																															

**Table 3-253. JTAG\_MMR\_REG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RESERVED	R	0h	Reserved

### 3.18.14 CPU2\_SYS\_REGS Registers

Table 3-254 lists the memory-mapped registers for the CPU2\_SYS\_REGS registers. All register offset addresses not listed in Table 3-254 should be considered as reserved locations and the register contents should not be modified.

**Table 3-254. CPU2\_SYS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CPUSYSLOCK1	Lock bit for CPUSYS registers	EALLOW	<a href="#">Go</a>
2h	CPUSYSLOCK2	Lock bit for CPUSYS registers	EALLOW	<a href="#">Go</a>
Ah	PIEVERRADDR	PIE Vector Fetch Error Address register	EALLOW	<a href="#">Go</a>
Ch	ETHERCATCTL	ETHERCAT control register.	EALLOW	<a href="#">Go</a>
10h	PCLKCR0	Peripheral Clock Gating Registers	EALLOW	<a href="#">Go</a>
12h	PCLKCR1	Peripheral Clock Gating Register - EMIF	EALLOW	<a href="#">Go</a>
14h	PCLKCR2	Peripheral Clock Gating Register - ETPWM	EALLOW	<a href="#">Go</a>
16h	PCLKCR3	Peripheral Clock Gating Register - ECAP	EALLOW	<a href="#">Go</a>
18h	PCLKCR4	Peripheral Clock Gating Register - EQEP	EALLOW	<a href="#">Go</a>
1Ch	PCLKCR6	Peripheral Clock Gating Register - SDFM	EALLOW	<a href="#">Go</a>
1Eh	PCLKCR7	Peripheral Clock Gating Register - SCI, UART	EALLOW	<a href="#">Go</a>
20h	PCLKCR8	Peripheral Clock Gating Register - SPI	EALLOW	<a href="#">Go</a>
22h	PCLKCR9	Peripheral Clock Gating Register - I2C	EALLOW	<a href="#">Go</a>
24h	PCLKCR10	Peripheral Clock Gating Register - CAN	EALLOW	<a href="#">Go</a>
26h	PCLKCR11	Peripheral Clock Gating Register - McBSP_USB	EALLOW	<a href="#">Go</a>
2Ah	PCLKCR13	Peripheral Clock Gating Register - ADC	EALLOW	<a href="#">Go</a>
2Ch	PCLKCR14	Peripheral Clock Gating Register - CMPSS	EALLOW	<a href="#">Go</a>
30h	PCLKCR16	Peripheral Clock Gating Register Buf_DAC	EALLOW	<a href="#">Go</a>
32h	PCLKCR17	Peripheral Clock Gating Register - CLB	EALLOW	<a href="#">Go</a>
34h	PCLKCR18	Peripheral Clock Gating Register - FSI	EALLOW	<a href="#">Go</a>
36h	PCLKCR19	Peripheral Clock Gating Register - LIN	EALLOW	<a href="#">Go</a>
3Ah	PCLKCR21	Peripheral Clock Gating Register - DCC	EALLOW	<a href="#">Go</a>
3Eh	PCLKCR23	Peripheral Clock Gating Register - EtherCAT	EALLOW	<a href="#">Go</a>
42h	PCLKCR25	Peripheral Clock Gating Register - HRCAL	EALLOW	<a href="#">Go</a>
44h	PCLKCR26	Peripheral Clock Gating Register - AES	EALLOW	<a href="#">Go</a>
46h	PCLKCR27	Peripheral Clock Gating Register - EPG	EALLOW	<a href="#">Go</a>
48h	PCLKCR28_ALT	Peripheral Clock Gating Register - ADCCHECKER	EALLOW	<a href="#">Go</a>
66h	LPMCR	LPM Control Register	EALLOW	<a href="#">Go</a>
68h	CPUID	Indicates CPU1 or CPU2	EALLOW	<a href="#">Go</a>
6Ah	LSEN	Lockstep enable configuration	EALLOW	<a href="#">Go</a>
6Ch	CMPSSLPMSEL	CMPSS LPM Wakeup select registers	EALLOW	<a href="#">Go</a>
6Eh	GPIOLPMSEL0	GPIO LPM Wakeup select registers	EALLOW	<a href="#">Go</a>
70h	GPIOLPMSEL1	GPIO LPM Wakeup select registers	EALLOW	<a href="#">Go</a>
72h	TMR2CLKCTL	Timer2 Clock Measurement functionality control register	EALLOW	<a href="#">Go</a>
74h	RESCCLR	Reset Cause Clear Register		<a href="#">Go</a>
76h	RESC	Reset Cause register		<a href="#">Go</a>
8Eh	MCANWAKESTATUS	MCAN Wake Status Register		<a href="#">Go</a>
90h	MCANWAKESTATUSCLR	MCAN Wake Status Clear Register		<a href="#">Go</a>
92h	CLKSTOPREQ	Peripheral Clock Stop Request Register		<a href="#">Go</a>

**Table 3-254. CPU2\_SYS\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
94h	CLKSTOPACK	Peripheral Clock Stop Acknowledge Register		<a href="#">Go</a>
96h	USER_REG1_SYSRSn	Software Configurable registers reset by SYSRSn		<a href="#">Go</a>
98h	USER_REG2_SYSRSn	Software Configurable registers reset by SYSRSn		<a href="#">Go</a>
9Ah	USER_REG1_XRSn	Software Configurable registers reset by XRSn		<a href="#">Go</a>
9Ch	USER_REG2_XRSn	Software Configurable registers reset by XRSn		<a href="#">Go</a>
9Eh	USER_REG1_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
A0h	USER_REG2_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
A2h	USER_REG3_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
A4h	USER_REG4_PORESETn	Software Configurable registers reset by PORESETn		<a href="#">Go</a>
A6h	JTAG_MMR_REG	Readback of JTAG registers for test purpose		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 3-255](#) shows the codes that are used for access types in this section.

**Table 3-255. CPU2\_SYS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.14.1 CPUSYSLOCK1 Register (Offset = 0h) [Reset = 0000000h]

CPUSYSLOCK1 is shown in [Figure 3-238](#) and described in [Table 3-256](#).

Return to the [Summary Table](#).

Lock bit for CPUSYS registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

**Figure 3-238. CPUSYSLOCK1 Register**

31	30	29	28	27	26	25	24
RESERVED	PCLKCR23	PCLKCR22	PCLKCR21	RESERVED	PCLKCR19	PCLKCR18	PCLKCR17
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIOLPMSEL1	GPIOLPMSEL0	LPMCR	RESERVED	PCLKCR16	RESERVED	PCLKCR14	PCLKCR13
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
RESERVED	PCLKCR11	PCLKCR10	PCLKCR9	PCLKCR8	PCLKCR7	PCLKCR6	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
PCLKCR4	PCLKCR3	PCLKCR2	PCLKCR1	PCLKCR0	PIEVERRADDR	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-256. CPUSYSLOCK1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/WOnce	0h	Reserved
30	PCLKCR23	R/WOnce	0h	Lock bit for PCLKCR23 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
29	PCLKCR22	R/WOnce	0h	Lock bit for PCLKCR22 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
28	PCLKCR21	R/WOnce	0h	Lock bit for PCLKCR21 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
27	RESERVED	R/WOnce	0h	Reserved
26	PCLKCR19	R/WOnce	0h	Lock bit for PCLKCR19 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
25	PCLKCR18	R/WOnce	0h	Lock bit for PCLKCR18 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn

**Table 3-256. CPUSYSLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	PCLKCR17	R/WOnce	0h	Lock bit for PCLKCR17 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
23	GPIOLPMSEL1	R/WOnce	0h	Lock bit for GPIOLPMSEL1 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
22	GPIOLPMSEL0	R/WOnce	0h	Lock bit for GPIOLPMSEL0 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
21	LPMCR	R/WOnce	0h	Lock bit for LPMCR Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
20	RESERVED	R/WOnce	0h	Reserved
19	PCLKCR16	R/WOnce	0h	Lock bit for PCLKCR16 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
18	RESERVED	R/WOnce	0h	Reserved
17	PCLKCR14	R/WOnce	0h	Lock bit for PCLKCR14 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
16	PCLKCR13	R/WOnce	0h	Lock bit for PCLKCR13 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
15	RESERVED	R/WOnce	0h	Reserved
14	PCLKCR11	R/WOnce	0h	Lock bit for PCLKCR11 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
13	PCLKCR10	R/WOnce	0h	Lock bit for PCLKCR10 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
12	PCLKCR9	R/WOnce	0h	Lock bit for PCLKCR9 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
11	PCLKCR8	R/WOnce	0h	Lock bit for PCLKCR8 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
10	PCLKCR7	R/WOnce	0h	Lock bit for PCLKCR7 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
9	PCLKCR6	R/WOnce	0h	Lock bit for PCLKCR6 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn

**Table 3-256. CPUSYSLOCK1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	RESERVED	R/WOnce	0h	Reserved
7	PCLKCR4	R/WOnce	0h	Lock bit for PCLKCR4 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
6	PCLKCR3	R/WOnce	0h	Lock bit for PCLKCR3 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
5	PCLKCR2	R/WOnce	0h	Lock bit for PCLKCR2 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
4	PCLKCR1	R/WOnce	0h	Lock bit for PCLKCR1 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
3	PCLKCR0	R/WOnce	0h	Lock bit for PCLKCR0 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
2	PIEVERRADDR	R/WOnce	0h	Lock bit for PIEVERRADDR Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
1	RESERVED	R/WOnce	0h	Reserved
0	RESERVED	R/WOnce	0h	Reserved

### 3.18.14.2 CPUSYSLOCK2 Register (Offset = 2h) [Reset = 0000000h]

CPUSYSLOCK2 is shown in [Figure 3-239](#) and described in [Table 3-257](#).

Return to the [Summary Table](#).

Lock bit for CPUSYS registers

Notes:

[1] Any bit in this register, once set can only be cleared through a CPU1.SYSRSn. Write of 0 to any bit of this register has no effect

[2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed

**Figure 3-239. CPUSYSLOCK2 Register**

31	30	29	28	27	26	25	24
USER_REG4_PORESET <sub>n</sub>	USER_REG3_PORESET <sub>n</sub>	USER_REG2_PORESET <sub>n</sub>	USER_REG1_PORESET <sub>n</sub>	USER_REG2_XRS <sub>n</sub>	USER_REG1_XRS <sub>n</sub>	USER_REG2_SYRS <sub>n</sub>	USER_REG1_SYRS <sub>n</sub>
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED						
R/WOnce-0h	R-0-0h						
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	PCLKCR28	CMPSSLPMSEL	LSEN	PCLKCR27	PCLKCR26	PCLKCR25	ETHERCATCTL
R-0-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-257. CPUSYSLOCK2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	USER_REG4_PORESET <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG4_PORESET <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
30	USER_REG3_PORESET <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG3_PORESET <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
29	USER_REG2_PORESET <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG2_PORESET <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
28	USER_REG1_PORESET <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG1_PORESET <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
27	USER_REG2_XRS <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG2_XRS <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>
26	USER_REG1_XRS <sub>n</sub>	R/WOnce	0h	Lock bit for USER_REG1_XRS <sub>n</sub> Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRS <sub>n</sub>



**Table 3-257. CPUSYSLOCK2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	USER_REG2_SYSRSn	R/WOnce	0h	Lock bit for USER_REG2_SYSRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
24	USER_REG1_SYSRSn	R/WOnce	0h	Lock bit for USER_REG1_SYSRSn Register 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
23	RESERVED	R/WOnce	0h	Reserved
22-7	RESERVED	R-0	0h	Reserved
6	PCLKCR28	R/WOnce	0h	Lock bit for PCLKCR28 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
5	CMPSSLPMSEL	R/WOnce	0h	Lock bit for CMPSSLPMSEL Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
4	LSEN	R/WOnce	0h	Lock bit for LSEN Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
3	PCLKCR27	R/WOnce	0h	Lock bit for PCLKCR27 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
2	PCLKCR26	R/WOnce	0h	Lock bit for PCLKCR26 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
1	PCLKCR25	R/WOnce	0h	Lock bit for PCLKCR25 Register: 0: Respective register is not locked 1: Respective register is locked. Reset type: SYSRSn
0	ETHERCATCTL	R/WOnce	0h	Lock bit for ETHERCATCTL register: 0: Respective register is not locked 1: Respective register is locked. Notes: 1 Any bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect 2 The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed 3 This bit is reserved for CPU2 Reset type: SYSRSn

### 3.18.14.3 PIEVERRADDR Register (Offset = Ah) [Reset = 003FFFFh]

PIEVERRADDR is shown in [Figure 3-240](#) and described in [Table 3-258](#).

Return to the [Summary Table](#).

PIE Vector Fetch Error Address register

**Figure 3-240. PIEVERRADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										ADDR																					
R-0-0h										R/W-003FFFFh																					

**Table 3-258. PIEVERRADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R-0	0h	Reserved
21-0	ADDR	R/W	003FFFFh	This register defines the address of the PIE Vector Fetch Error handler routine. Its the responsibility of user to initialize this register. If this register is not initialized, a default error handler at address 0x3ffbe will get executed. Refer to the Boot ROM section for more details on this register. Reset type: XRSn

### 3.18.14.4 ETHERCATCTL Register (Offset = Ch) [Reset = 0000000h]

ETHERCATCTL is shown in [Figure 3-241](#) and described in [Table 3-259](#).

Return to the [Summary Table](#).

ETHERCAT control register.

**Figure 3-241. ETHERCATCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							I2CLOOPBACK
R-0-0h							R/W-0h

**Table 3-259. ETHERCATCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	I2CLOOPBACK	R/W	0h	ETHERCAT I2C loopback enable Bit: 0: I2C port of etherCAT is not looped back to I2C_A 1: I2C port of etherCAT is looped back to I2C_A Reset type: XRSn

### 3.18.14.5 PCLKCR0 Register (Offset = 10h) [Reset = 0000038h]

PCLKCR0 is shown in [Figure 3-242](#) and described in [Table 3-260](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Registers

**Figure 3-242. PCLKCR0 Register**

31	30	29	28	27	26	25	24
RESERVED							ERAD
R-0-0h							R/W-0h
23	22	21	20	19	18	17	16
RESERVED				GTBCLKSYNC	TBCLKSYNC	RESERVED	RESERVED
R-0-0h				R/W-0h	R/W-0h	R-0-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	CLA1BGCR0	CPUBGCR0	RESERVED				
R-0-0h	R/W-0h	R/W-0h	R-0-0h				
7	6	5	4	3	2	1	0
RESERVED		CPUTIMER2	CPUTIMER1	CPUTIMER0	DMA	RESERVED	CLA1
R-0-0h		R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-0h	R/W-0h

**Table 3-260. PCLKCR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	RESERVED	R-0	0h	Reserved
24	ERAD	R/W	0h	ERAD Clock Enable Bit: When set, this enables the clock to the ERAD module 1: ERAD clock is enabled 0: ERAD clock is disabled Reset type: SYSRSn
23-20	RESERVED	R-0	0h	Reserved
19	GTBCLKSYNC	R/W	0h	EPWM Time Base Clock Global sync: When set by CPU1, PWM time bases of all modules start counting. The effect of this bit is seen on all the EPWM modules irrespective of their partitioning based on CPUSEL Notes: 1. This bit on the CPU2.PCLKCR0 register has no effect. 2. Writing '1' to this bit overrides the effect of write '1' to the TBCLKSYNC bit at the same time Reset type: SYSRSn
18	TBCLKSYNC	R/W	0h	EPWM Time Base Clock sync: When set PWM time bases of all the PWM modules belonging to the same CPU-Subsystem (as partitioned using their CPUSEL bits) start counting Reset type: SYSRSn
17	RESERVED	R-0	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R-0	0h	Reserved
14	CLA1BGCR0	R/W	0h	CLA1BGCR0 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
13	CPUBGCR0	R/W	0h	CPUBGCR0 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

**Table 3-260. PCLKCR0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12-6	RESERVED	R-0	0h	Reserved
5	CPUTIMER2	R/W	1h	CPUTIMER2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	CPUTIMER1	R/W	1h	CPUTIMER1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	CPUTIMER0	R/W	1h	CPUTIMER0 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	DMA	R/W	0h	DMA Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	RESERVED	R/W	0h	Reserved
0	CLA1	R/W	0h	CLA1 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.6 PCLKCR1 Register (Offset = 12h) [Reset = 0000000h]

PCLKCR1 is shown in [Figure 3-243](#) and described in [Table 3-261](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EMIF

**Figure 3-243. PCLKCR1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	EMIF1
R-0-0h						R/W-0h	R/W-0h

**Table 3-261. PCLKCR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	EMIF1	R/W	0h	EMIF1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Notes: [1] These bits are not used (R/W) in CPU2.PCLKCR1 register. EMIF1 & EMIF2 clock enabled are controlled only from PCLKCR1 register. Reset type: SYRSn

### 3.18.14.7 PCLKCR2 Register (Offset = 14h) [Reset = 0000000h]

PCLKCR2 is shown in [Figure 3-244](#) and described in [Table 3-262](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ETPWM

**Figure 3-244. PCLKCR2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						EPWM18	EPWM17
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
EPWM16	EPWM15	EPWM14	EPWM13	EPWM12	EPWM11	EPWM10	EPWM9
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EPWM8	EPWM7	EPWM6	EPWM5	EPWM4	EPWM3	EPWM2	EPWM1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-262. PCLKCR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	EPWM18	R/W	0h	EPWM18 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
16	EPWM17	R/W	0h	EPWM17 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15	EPWM16	R/W	0h	EPWM16 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
14	EPWM15	R/W	0h	EPWM15 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
13	EPWM14	R/W	0h	EPWM14 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
12	EPWM13	R/W	0h	EPWM13 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
11	EPWM12	R/W	0h	EPWM12 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

**Table 3-262. PCLKCR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	EPWM11	R/W	0h	EPWM11 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
9	EPWM10	R/W	0h	EPWM10 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
8	EPWM9	R/W	0h	EPWM9 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
7	EPWM8	R/W	0h	EPWM8 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
6	EPWM7	R/W	0h	EPWM7 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
5	EPWM6	R/W	0h	EPWM6 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	EPWM5	R/W	0h	EPWM5 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	EPWM4	R/W	0h	EPWM4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	EPWM3	R/W	0h	EPWM3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	EPWM2	R/W	0h	EPWM2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	EPWM1	R/W	0h	EPWM1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn



### 3.18.14.8 PCLKCR3 Register (Offset = 16h) [Reset = 0000000h]

PCLKCR3 is shown in [Figure 3-245](#) and described in [Table 3-263](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ECAP

**Figure 3-245. PCLKCR3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	ECAP7	ECAP6	ECAP5	ECAP4	ECAP3	ECAP2	ECAP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-263. PCLKCR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	ECAP7	R/W	0h	ECAP7 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
5	ECAP6	R/W	0h	ECAP6 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	ECAP5	R/W	0h	ECAP5 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	ECAP4	R/W	0h	ECAP4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	ECAP3	R/W	0h	ECAP3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	ECAP2	R/W	0h	ECAP2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	ECAP1	R/W	0h	ECAP1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.9 PCLKCR4 Register (Offset = 18h) [Reset = 0000000h]

PCLKCR4 is shown in [Figure 3-246](#) and described in [Table 3-264](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EQEP

**Figure 3-246. PCLKCR4 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		EQEP6	EQEP5	EQEP4	EQEP3	EQEP2	EQEP1
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-264. PCLKCR4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	EQEP6	R/W	0h	EQEP4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	EQEP5	R/W	0h	EQEP3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	EQEP4	R/W	0h	EQEP4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	EQEP3	R/W	0h	EQEP3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	EQEP2	R/W	0h	EQEP2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	EQEP1	R/W	0h	EQEP1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.10 PCLKCR6 Register (Offset = 1Ch) [Reset = 0000000h]

PCLKCR6 is shown in [Figure 3-247](#) and described in [Table 3-265](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SDFM

**Figure 3-247. PCLKCR6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								RESE RVED	RESE RVED	RESE RVED	RESE RVED	SD4	SD3	SD2	SD1
R-0-0h								R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-265. PCLKCR6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	SD4	R/W	0h	SD4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	SD3	R/W	0h	SD3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	SD2	R/W	0h	SD2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	SD1	R/W	0h	SD1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.11 PCLKCR7 Register (Offset = 1Eh) [Reset = 0000000h]

PCLKCR7 is shown in [Figure 3-248](#) and described in [Table 3-266](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SCI, UART

**Figure 3-248. PCLKCR7 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						UART_B	UART_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	SCI_B	SCI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-266. PCLKCR7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	UART_B	R/W	0h	UART_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
16	UART_A	R/W	0h	UART_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	SCI_B	R/W	0h	SCI_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	SCI_A	R/W	0h	SCI_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.12 PCLKCR8 Register (Offset = 20h) [Reset = 0000000h]

PCLKCR8 is shown in [Figure 3-249](#) and described in [Table 3-267](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - SPI

**Figure 3-249. PCLKCR8 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SPI_D	SPI_C	SPI_B	SPI_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-267. PCLKCR8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	SPI_D	R/W	0h	SPI_D Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	SPI_C	R/W	0h	SPI_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	SPI_B	R/W	0h	SPI_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	SPI_A	R/W	0h	SPI_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.13 PCLKCR9 Register (Offset = 22h) [Reset = 0000000h]

PCLKCR9 is shown in [Figure 3-250](#) and described in [Table 3-268](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - I2C

**Figure 3-250. PCLKCR9 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	PMBUS_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						I2C_B	I2C_A
R-0-0h						R/W-0h	R/W-0h

**Table 3-268. PCLKCR9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	PMBUS_A	R/W	0h	PMBUS_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	I2C_B	R/W	0h	I2C_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	I2C_A	R/W	0h	I2C_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.14 PCLKCR10 Register (Offset = 24h) [Reset = 0000000h]

PCLKCR10 is shown in [Figure 3-251](#) and described in [Table 3-269](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CAN

**Figure 3-251. PCLKCR10 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	MCAN_B	MCAN_A	RESERVED	RESERVED	RESERVED	CAN_A
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-269. PCLKCR10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	MCAN_B	R/W	0h	MCAN_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	MCAN_A	R/W	0h	MCAN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	CAN_A	R/W	0h	CAN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.15 PCLKCR11 Register (Offset = 26h) [Reset = 0000000h]

PCLKCR11 is shown in [Figure 3-252](#) and described in [Table 3-270](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - McBSP\_USB

**Figure 3-252. PCLKCR11 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						RESERVED	USB_A
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h

**Table 3-270. PCLKCR11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	USB_A	R/W	0h	USB_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved



### 3.18.14.16 PCLKCR13 Register (Offset = 2Ah) [Reset = 0000000h]

PCLKCR13 is shown in [Figure 3-253](#) and described in [Table 3-271](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ADC

**Figure 3-253. PCLKCR13 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	ADC_C	ADC_B	ADC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-271. PCLKCR13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	ADC_C	R/W	0h	ADC_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	ADC_B	R/W	0h	ADC_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	ADC_A	R/W	0h	ADC_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.17 PCLKCR14 Register (Offset = 2Ch) [Reset = 0000000h]

PCLKCR14 is shown in [Figure 3-254](#) and described in [Table 3-272](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CMPSS

**Figure 3-254. PCLKCR14 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED					CMPSS11	CMPSS10	CMPSS9
R-0-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CMPSS8	CMPSS7	CMPSS6	CMPSS5	CMPSS4	CMPSS3	CMPSS2	CMPSS1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-272. PCLKCR14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R-0	0h	Reserved
10	CMPSS11	R/W	0h	CMPSS11 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
9	CMPSS10	R/W	0h	CMPSS10 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
8	CMPSS9	R/W	0h	CMPSS9 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
7	CMPSS8	R/W	0h	CMPSS8 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
6	CMPSS7	R/W	0h	CMPSS7 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
5	CMPSS6	R/W	0h	CMPSS6 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	CMPSS5	R/W	0h	CMPSS5 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

**Table 3-272. PCLKCR14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CMPSS4	R/W	0h	CMPSS4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	CMPSS3	R/W	0h	CMPSS3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	CMPSS2	R/W	0h	CMPSS2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	CMPSS1	R/W	0h	CMPSS1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.18 PCLKCR16 Register (Offset = 30h) [Reset = 0000000h]

PCLKCR16 is shown in [Figure 3-255](#) and described in [Table 3-273](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register Buf\_DAC

**Figure 3-255. PCLKCR16 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED	DAC_C	RESERVED	DAC_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-273. PCLKCR16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	DAC_C	R/W	0h	Buffered_DAC_C Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
17	RESERVED	R/W	0h	Reserved
16	DAC_A	R/W	0h	Buffered_DAC_A Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.18.14.19 PCLKCR17 Register (Offset = 32h) [Reset = 0000000h]

PCLKCR17 is shown in [Figure 3-256](#) and described in [Table 3-274](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - CLB

**Figure 3-256. PCLKCR17 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		CLB6	CLB5	CLB4	CLB3	CLB2	CLB1
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-274. PCLKCR17 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	CLB6	R/W	0h	CLB4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	CLB5	R/W	0h	CLB3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	CLB4	R/W	0h	CLB4 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
2	CLB3	R/W	0h	CLB3 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	CLB2	R/W	0h	CLB2 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	CLB1	R/W	0h	CLB1 Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.20 PCLKCR18 Register (Offset = 34h) [Reset = 0000000h]

PCLKCR18 is shown in [Figure 3-257](#) and described in [Table 3-275](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - FSI

**Figure 3-257. PCLKCR18 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				FSIRX_D	FSIRX_C	FSIRX_B	FSIRX_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						FSITX_B	FSITX_A
R-0-0h						R/W-0h	R/W-0h

**Table 3-275. PCLKCR18 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19	FSIRX_D	R/W	0h	FSIRX_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
18	FSIRX_C	R/W	0h	FSITX_C Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
17	FSIRX_B	R/W	0h	FSIRX_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
16	FSIRX_A	R/W	0h	FSITX_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1	FSITX_B	R/W	0h	FSIRX_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	FSITX_A	R/W	0h	FSITX_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.21 PCLKCR19 Register (Offset = 36h) [Reset = 0000000h]

PCLKCR19 is shown in [Figure 3-258](#) and described in [Table 3-276](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - LIN

**Figure 3-258. PCLKCR19 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	LIN_B	LIN_A
R-0-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-276. PCLKCR19 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	LIN_B	R/W	0h	LIN_B Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	LIN_A	R/W	0h	LIN_A Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.22 PCLKCR21 Register (Offset = 3Ah) [Reset = 0000000h]

PCLKCR21 is shown in [Figure 3-259](#) and described in [Table 3-277](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - DCC

**Figure 3-259. PCLKCR21 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DCC2	DCC1	DCC0
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 3-277. PCLKCR21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	DCC2	R/W	0h	DCC Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	DCC1	R/W	0h	DCC Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	DCC0	R/W	0h	DCC Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn



### 3.18.14.23 PCLKCR23 Register (Offset = 3Eh) [Reset = 0000000h]

PCLKCR23 is shown in [Figure 3-260](#) and described in [Table 3-278](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EtherCAT

**Figure 3-260. PCLKCR23 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ETHERCAT
R-0-0h							R/W-0h

**Table 3-278. PCLKCR23 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	ETHERCAT	R/W	0h	ETHERCAT Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.24 PCLKCR25 Register (Offset = 42h) [Reset = 0000000h]

PCLKCR25 is shown in [Figure 3-261](#) and described in [Table 3-279](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - HRCAL

**Figure 3-261. PCLKCR25 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					HRCAL2	HRCAL1	HRCAL0
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 3-279. PCLKCR25 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	HRCAL2	R/W	0h	HRCAL2 Clock Enable Bit (HRPWM17-18): 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	HRCAL1	R/W	0h	HRCAL1 Clock Enable Bit (HRPWM9-16): 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	HRCAL0	R/W	0h	HRCAL0 Clock Enable Bit (HRPWM1-8): 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.25 PCLKCR26 Register (Offset = 44h) [Reset = 0000000h]

PCLKCR26 is shown in [Figure 3-262](#) and described in [Table 3-280](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - AES

**Figure 3-262. PCLKCR26 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							AESA
R-0-0h							R/W-0h

**Table 3-280. PCLKCR26 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	AESA	R/W	0h	AESA Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.26 PCLKCR27 Register (Offset = 46h) [Reset = 0000000h]

PCLKCR27 is shown in [Figure 3-263](#) and described in [Table 3-281](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - EPG

**Figure 3-263. PCLKCR27 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							EPG1
R-0-0h							R/W-0h

**Table 3-281. PCLKCR27 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	EPG1	R/W	0h	EPG1 Clock Enable Bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.27 PCLKCR28\_ALT Register (Offset = 48h) [Reset = 0000000h]

PCLKCR28\_ALT is shown in [Figure 3-264](#) and described in [Table 3-282](#).

Return to the [Summary Table](#).

Peripheral Clock Gating Register - ADCCHECKER

**Figure 3-264. PCLKCR28\_ALT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						ADCSEAGGRCPU2	RESERVED
R-0-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
ADCHECKER8	ADCHECKER7	ADCHECKER6	ADCHECKER5	ADCHECKER4	ADCHECKER3	ADCHECKER2	ADCHECKER1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-282. PCLKCR28\_ALT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17	ADCSEAGGRCPU2	R/W	0h	Clock Enable bit fro ADC Safety Checker Error Aggegator module for CPU2: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
16	RESERVED	R/W	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	ADCHECKER8	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
6	ADCHECKER7	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
5	ADCHECKER6	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
4	ADCHECKER5	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
3	ADCHECKER4	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

**Table 3-282. PCLKCR28\_ALT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	ADCCHECKER3	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
1	ADCCHECKER2	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn
0	ADCCHECKER1	R/W	0h	Clock Enable bit: 0: Module clock is gated-off 1: Module clock is turned-on Reset type: SYSRSn

### 3.18.14.28 LPMCR Register (Offset = 66h) [Reset = 00000FCh]

LPMCR is shown in Figure 3-265 and described in Table 3-283.

Return to the [Summary Table](#).

LPM Control Register

**Figure 3-265. LPMCR Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED					
R/W1S-0h				R-0-0h			
23	22	21	20	19	18	17	16
RESERVED						RESERVED	
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
WDINTE		RESERVED					
R/W-0h				R-0-0h			
7	6	5	4	3	2	1	0
QUALSTDBY						LPM	
R/W-3Fh						R/W-0h	

**Table 3-283. LPMCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W1S	0h	Reserved
30-18	RESERVED	R-0	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15	WDINTE	R/W	0h	When this bit is set to 1, it enables the watchdog interrupt signal to wake the device from STANDBY mode. Note: [1] To use this signal, the user must also enable the WDINTn signal using the WDENINT bit in the SCSR register. This signal will not wake the device from HALT mode because the clock to watchdog module is turned off Reset type: SYSRSn
14-8	RESERVED	R-0	0h	Reserved
7-2	QUALSTDBY	R/W	3Fh	Select number of OSCCLK clock cycles to qualify the selected inputs when waking the from STANDBY mode: 000000 = 2 OSCCLKs 000001 = 3 OSCCLKs ..... 111111 = 65 OSCCLKs Note: The LPMCR.QUALSTDBY register should be set to a value greater than the ratio of INTOSC1/PLLSYSCLK to ensure proper wake up. Reset type: SYSRSn
1-0	LPM	R/W	0h	These bits set the low power mode for the device. Takes effect when CPU executes the IDLE instruction (when IDLE instruction is out of EXE Phase of the Pipeline) 00: IDLE Mode 01: STANDBY Mode 1x: HALT Mode (treated as STANDBY for CPU2) Reset type: SYSRSn

### 3.18.14.29 CPUID Register (Offset = 68h) [Reset = 0000001h]

CPUID is shown in [Figure 3-266](#) and described in [Table 3-284](#).

Return to the [Summary Table](#).

Indicates CPU1 or CPU2

**Figure 3-266. CPUID Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													CPUID		
R-0-0h													R-1h		

**Table 3-284. CPUID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1-0	CPUID	R	1h	CPUID = 1 for CPU1, 2 for CPU2 Reset type: SYSRSn



### 3.18.14.30 LSEN Register (Offset = 6Ah) [Reset = 0000001h]

LSEN is shown in [Figure 3-267](#) and described in [Table 3-285](#).

Return to the [Summary Table](#).

Lockstep enable configuration

**Figure 3-267. LSEN Register**

31	30	29	28	27	26	25	24
Rreserved							
R-0-0h							
23	22	21	20	19	18	17	16
Rreserved							
R-0-0h							
15	14	13	12	11	10	9	8
Rreserved							
R-0-0h							
7	6	5	4	3	2	1	0
Rreserved							Enable
R-0-0h							R/W-1h

**Table 3-285. LSEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Rreserved	R-0	0h	Reserved Reset type: PORESETn
0	Enable	R/W	1h	0: Lockstep is disabled 1: Lockstep is enabled Note: User is expected to lock and commit the specific configuration as inadvertent clearing of the bit will cause lockstep to be disabled. Reset type: PORESETn

### 3.18.14.31 CMPSSLPMSEL Register (Offset = 6Ch) [Reset = 0000000h]

CMPSSLPMSEL is shown in [Figure 3-268](#) and described in [Table 3-286](#).

Return to the [Summary Table](#).

CMPSS LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

**Figure 3-268. CMPSSLPMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	CMPSS11L	CMPSS11H	CMPSS10L	CMPSS10H	CMPSS9L	CMPSS9H
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
CMPSS8L	CMPSS8H	CMPSS7L	CMPSS7H	CMPSS6L	CMPSS6H	CMPSS5L	CMPSS5H
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CMPSS4L	CMPSS4H	CMPSS3L	CMPSS3H	CMPSS2L	CMPSS2H	CMPSS1L	CMPSS1H
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-286. CMPSSLPMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	CMPSS11L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
20	CMPSS11H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
19	CMPSS10L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
18	CMPSS10H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
17	CMPSS9L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-286. CMPSSLPMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	CMPSS9H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
15	CMPSS8L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
14	CMPSS8H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
13	CMPSS7L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
12	CMPSS7H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
11	CMPSS6L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
10	CMPSS6H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
9	CMPSS5L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
8	CMPSS5H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
7	CMPSS4L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
6	CMPSS4H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
5	CMPSS3L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
4	CMPSS3H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
3	CMPSS2L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
2	CMPSS2H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
1	CMPSS1L	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
0	CMPSS1H	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

### 3.18.14.32 GPIOLPMSEL0 Register (Offset = 6Eh) [Reset = 0000000h]

GPIOLPMSEL0 is shown in [Figure 3-269](#) and described in [Table 3-287](#).

Return to the [Summary Table](#).

GPIO LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

**Figure 3-269. GPIOLPMSEL0 Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-287. GPIOLPMSEL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
30	GPIO30	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
29	GPIO29	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
28	GPIO28	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
27	GPIO27	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
26	GPIO26	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
25	GPIO25	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
24	GPIO24	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
23	GPIO23	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-287. GPIO\_LPMSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	GPIO22	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
21	GPIO21	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
20	GPIO20	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
19	GPIO19	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
18	GPIO18	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
17	GPIO17	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
16	GPIO16	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
15	GPIO15	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
14	GPIO14	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
13	GPIO13	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
12	GPIO12	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
11	GPIO11	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
10	GPIO10	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
9	GPIO9	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
8	GPIO8	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
7	GPIO7	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
6	GPIO6	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-287. GPIOLPMSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	GPIO5	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
4	GPIO4	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
3	GPIO3	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
2	GPIO2	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
1	GPIO1	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
0	GPIO0	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

### 3.18.14.33 GPIO\_LPMSEL1 Register (Offset = 70h) [Reset = 0000000h]

GPIO\_LPMSEL1 is shown in [Figure 3-270](#) and described in [Table 3-288](#).

Return to the [Summary Table](#).

GPIO LPM Wakeup select registers

Connects the selected pin to the LPM circuit. Refer to LPM section of the TRM for the wakeup capabilities of the selected pin.

**Figure 3-270. GPIO\_LPMSEL1 Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-288. GPIO\_LPMSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
30	GPIO62	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
29	GPIO61	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
28	GPIO60	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
27	GPIO59	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
26	GPIO58	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
25	GPIO57	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
24	GPIO56	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
23	GPIO55	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

**Table 3-288. GPIO\_LPMSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	GPIO54	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
21	GPIO53	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
20	GPIO52	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
19	GPIO51	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
18	GPIO50	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
17	GPIO49	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
16	GPIO48	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
15	GPIO47	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
14	GPIO46	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
13	GPIO45	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
12	GPIO44	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
11	GPIO43	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
10	GPIO42	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
9	GPIO41	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
8	GPIO40	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
7	GPIO39	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
6	GPIO38	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn



**Table 3-288. GPIOLPMSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	GPIO37	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
4	GPIO36	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
3	GPIO35	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
2	GPIO34	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
1	GPIO33	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn
0	GPIO32	R/W	0h	0 pin is dis-connected from LPM circuit 1 pin is connected to LPM circuit Reset type: SYSRSn

### 3.18.14.34 TMR2CLKCTL Register (Offset = 72h) [Reset = 0000000h]

TMR2CLKCTL is shown in [Figure 3-271](#) and described in [Table 3-289](#).

Return to the [Summary Table](#).

Timer2 Clock Measurement functionality control register

**Figure 3-271. TMR2CLKCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		TMR2CLKPRESCALE			TMR2CLKSRCSEL		
R-0-0h		R/W-0h			R/W-0h		

**Table 3-289. TMR2CLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5-3	TMR2CLKPRESCALE	R/W	0h	<p>CPU Timer 2 Clock Pre-Scale Value: These bits select the pre-scale value for the selected clock source for CPU Timer 2:</p> <p>0,0,0,/1 (default on reset)</p> <p>0,0,1,/2,</p> <p>0,1,0,/4</p> <p>0,1,1,/8</p> <p>1,0,0,/16</p> <p>1,0,1,spare (defaults to /16)</p> <p>1,1,0,spare (defaults to /16)</p> <p>1,1,1,spare (defaults to /16)</p> <p>Note:</p> <p>[1] The CPU Timer2s Clock sync logic detects an input clock edge when configured for any clock source other than SYSCLK and generates an appropriate clock pulse to the CPU timer2. If SYSCLK is approximately the same or less then the input clock source, then the user would need to configure the pre-scale value such that SYSCLK is at least twice as fast as the pre-scaled value.</p> <p>Reset type: SYSRSn</p>
2-0	TMR2CLKSRCSEL	R/W	0h	<p>CPU Timer 2 Clock Source Select Bit: This bit selects the source for CPU Timer 2:</p> <p>000 =SYSCLK Selected (default on reset, pre-scale is bypassed)</p> <p>001 = INTOSC1</p> <p>010 = INTOSC2</p> <p>011 = XTAL</p> <p>100 = PUMPOSC (from no-wrapper)</p> <p>101 = FOSCCLK (Reserved)</p> <p>110 = AUXPLLCLK</p> <p>111 = reserved</p> <p>Reset type: SYSRSn</p>

### 3.18.14.35 RESCCLR Register (Offset = 74h) [Reset = 0000000h]

RESCCLR is shown in [Figure 3-272](#) and described in [Table 3-290](#).

Return to the [Summary Table](#).

Reset Cause Clear Register

**Figure 3-272. RESCCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED				SIMRESET_XR Sn	SIMRESET_CP U1RSn	ECAT_RESET_ OUT	SCCRESETn
R-0-0h				W1C-0h	W1C-0h	W1C-0h	W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	HWBISTn	RESERVED	NMIWDRSn	WDRSn	XRSn	POR
R-0-0h	W1S-0h	W1S-0h	R-0-0h	W1S-0h	W1S-0h	W1S-0h	W1S-0h

**Table 3-290. RESCCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R-0	0h	Reserved
11	SIMRESET_XRSn	W1C	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
10	SIMRESET_CPU1RSn	W1C	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
9	ECAT_RESET_OUT	W1C	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
8	SCCRESETn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
7	RESERVED	R-0	0h	Reserved
6	RESERVED	W1S	0h	Reserved
5	HWBISTn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
4	RESERVED	R-0	0h	Reserved

**Table 3-290. RESCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	NMIWDRSn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
2	WDRSn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
1	XRSn	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn
0	POR	W1S	0h	Clear bit for corresponding status bit in RESC. Read of RESCCLR always gives 0. Writing a 1 to this bit clears the status bit in RESC to 0 Writing 0 has no effect. Reset type: SYSRSn

### 3.18.14.36 RESC Register (Offset = 76h) [Reset = X000003h]

RESC is shown in Figure 3-273 and described in Table 3-291.

Return to the [Summary Table](#).

Reset Cause register

**Figure 3-273. RESC Register**

31	30	29	28	27	26	25	24
DCON	XRSn_pin_status	RESERVED					
R-0h	R-Xh	R-0-0h					
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED				SIMRESET_XRSn	SIMRESET_CPU1RSn	ECAT_RESET_OUT	SCCRESETn
R-0-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	HWBISTn	RESERVED	NMIWDRSn	WDRSn	XRSn	POR
R-0-0h	R-0h	R-0h	R-0-0h	R-0h	R-0h	R-1h	R-1h

**Table 3-291. RESC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DCON	R	0h	Reading this bit provides the status of debugger connection to the C28x CPU. 0 : Debugger is not connected to the C28x CPU 1 : Debugger is connected to the C28x CPU Notes: [1] This bit is connected to the DCON o/p signal of the C28x CPU Reset type: N/A
30	XRSn_pin_status	R	Xh	Reading this bit provides the current status of the XRSn pin. Reset value is reflective of the pin status. Reset type: N/A
29-16	RESERVED	R-0	0h	Reserved
15-12	RESERVED	R-0	0h	Reserved
11	SIMRESET_XRSn	R	0h	If this bit is set, indicates that the device was reset by SIMRESET_XRSn Reset type: PORESETn
10	SIMRESET_CPU1RSn	R	0h	If this bit is set, indicates that the device was reset by SIMRESET_CPU1RSn Reset type: PORESETn
9	ECAT_RESET_OUT	R	0h	If this bit is set, indicates that the device was reset by ECAT_RESET_OUT Writing a 1 to this bit will force the bit to 0 Writing of 0 will have no effect. Reset type: PORESETn
8	SCCRESETn	R	0h	If this bit is set, indicates that the device was reset by SCCRESETn (fired by DCSM). Reset type: PORESETn
7	RESERVED	R-0	0h	Reserved
6	RESERVED	R	0h	Reserved

**Table 3-291. RESC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	HWBISTn	R	0h	If this bit is set, indicates that the device was reset by HWBIST. Reset type: PORESETn
4	RESERVED	R-0	0h	Reserved
3	NMIWDRSn	R	0h	If this bit is set, indicates that the device was reset by NMIWDRSn. Note: To know the exact cause of NMI after the reset, software needs to read NMISHDFLG registers Reset type: PORESETn
2	WDRSn	R	0h	If this bit is set, indicates that the device was reset by WDRSn. Note: [1] A bit inside WD module also provides the same information. This bit is present to keep things consistent. This register is a one-stop shop for the software to know the reset cause for the C28x core. Reset type: PORESETn
1	XRSn	R	1h	If this bit is set, indicates that the device was reset by XRSn. Reset type: PORESETn
0	POR	R	1h	If this bit is set, indicates that the device was reset by PORn. Reset type: PORESETn

### 3.18.14.37 MCANWAKESTATUS Register (Offset = 8Eh) [Reset = 0000000h]

MCANWAKESTATUS is shown in [Figure 3-274](#) and described in [Table 3-292](#).

Return to the [Summary Table](#).

MCAN Wake Status Register

**Figure 3-274. MCANWAKESTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						WAKE_MCANB	WAKE_MCANA
R-0h						R-0h	R-0h

**Table 3-292. MCANWAKESTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	WAKE_MCANB	R	0h	MCANB 0 : wakeup event has not occurred. 1 : wakeup event has occurred. Reset type: CPUx.SYSRSn
0	WAKE_MCANA	R	0h	MCANA 0 : wakeup event has not occurred. 1 : wakeup event has occurred. Reset type: CPUx.SYSRSn

### 3.18.14.38 MCANWAKESTATUSCLR Register (Offset = 90h) [Reset = 0000000h]

MCANWAKESTATUSCLR is shown in [Figure 3-275](#) and described in [Table 3-293](#).

Return to the [Summary Table](#).

MCAN Wake Status Clear Register

**Figure 3-275. MCANWAKESTATUSCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						WAKE_MCANB	WAKE_MCANA
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 3-293. MCANWAKESTATUSCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	WAKE_MCANB	R-0/W1S	0h	MCANB 0 : No effect. 1 : Clears WAKE_MCANB bit of MCANWAKESTATUS register Reset type: CPUx.SYSRSn
0	WAKE_MCANA	R-0/W1S	0h	MCANA 0 : No effect. 1 : Clears WAKE_MCANA bit of MCANWAKESTATUS register Reset type: CPUx.SYSRSn



**3.18.14.39 CLKSTOPREQ Register (Offset = 92h) [Reset = 0000000h]**

 CLKSTOPREQ is shown in [Figure 3-276](#) and described in [Table 3-294](#).

 Return to the [Summary Table](#).

Peripheral Clock Stop Request Register

Note: This register exists only on CPU1

**Figure 3-276. CLKSTOPREQ Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED		MCAN_B	MCAN_A
R-0-0h				R-0-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED		RESERVED	CAN_A	RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h		R/W-0h	R/W-0h	R-0-0h	R/W-0h	R-0-0h	R/W-0h

**Table 3-294. CLKSTOPREQ Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to any of the bits in this register will succeed only if a value of 0x5634 is written to the KEY field. Reset type: CPU1.SYSRSn
15-12	RESERVED	R-0	0h	Reserved
11-10	RESERVED	R-0	0h	Reserved
9	MCAN_B	R/W	0h	MCAN_B Clock Stop Request Bit 0: If clock to MCAN_B is turned off, it will be turned on, else no effect. 1: Clock stop request toMCAN_B Note: Once set, this bit is cleared when clock to MCAN_B is turned on as a result of a wakeup event in hardware Reset type: CPU1.SYSRSn
8	MCAN_A	R/W	0h	MCAN_A Clock Stop Request Bit 0: If clock to MCAN_A is turned off, it will be turned on, else no effect. 1: Clock stop request toMCAN_A Note: Once set, this bit is cleared when clock to MCAN_A is turned on as a result of a wakeup event in hardware Reset type: CPU1.SYSRSn
7-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	CAN_A	R/W	0h	CAN_A Clock Stop Request Bit 0: If clock to CAN_A is turned off, it will be turned on, else no effect. 1: Clock stop request toCAN_A Note: Once set, this bit is cleared when clock to CAN_A is turned on as a result of a wakeup event in hardware Reset type: CPU1.SYSRSn
3	RESERVED	R-0	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R-0	0h	Reserved

**Table 3-294. CLKSTOPREQ Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RESERVED	R/W	0h	Reserved

### 3.18.14.40 CLKSTOPACK Register (Offset = 94h) [Reset = 0000000h]

CLKSTOPACK is shown in [Figure 3-277](#) and described in [Table 3-295](#).

Return to the [Summary Table](#).

Peripheral Clock Stop Acknowledge Register

Note: This register exists only on CPU1

**Figure 3-277. CLKSTOPACK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED						MCAN_B	MCAN_A
R-0-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED		RESERVED	CAN_A	RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h		R-0h	R-0h	R-0-0h	R-0h	R-0-0h	R-0h

**Table 3-295. CLKSTOPACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R-0	0h	Reserved
9	MCAN_B	R	0h	MCAN_B Clock Stop Acknowledge Bit 0: Clock stop request not acknowledged 1: Clock stop acknowledged Reset type: CPU1.SYSRSn
8	MCAN_A	R	0h	MCAN_A Clock Stop Acknowledge Bit 0: Clock stop request not acknowledged 1: Clock stop acknowledged Reset type: CPU1.SYSRSn
7-6	RESERVED	R-0	0h	Reserved
5	RESERVED	R	0h	Reserved
4	CAN_A	R	0h	CAN_A Clock Stop Acknowledge Bit 0: Clock stop request not acknowledged 1: Clock stop acknowledged Reset type: CPU1.SYSRSn
3	RESERVED	R-0	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R	0h	Reserved

### 3.18.14.41 USER\_REG1\_SYSRSn Register (Offset = 96h) [Reset = 0000000h]

USER\_REG1\_SYSRSn is shown in [Figure 3-278](#) and described in [Table 3-296](#).

Return to the [Summary Table](#).

Software Configurable registers reset by SYSRSn

**Figure 3-278. USER\_REG1\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-296. USER\_REG1\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn

### 3.18.14.42 USER\_REG2\_SYSRSn Register (Offset = 98h) [Reset = 0000000h]

USER\_REG2\_SYSRSn is shown in [Figure 3-279](#) and described in [Table 3-297](#).

Return to the [Summary Table](#).

Software Configurable registers reset by SYSRSn

**Figure 3-279. USER\_REG2\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-297. USER\_REG2\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn

### 3.18.14.43 USER\_REG1\_XRSn Register (Offset = 9Ah) [Reset = 0000000h]

USER\_REG1\_XRSn is shown in [Figure 3-280](#) and described in [Table 3-298](#).

Return to the [Summary Table](#).

Software Configurable registers reset by XRSn

**Figure 3-280. USER\_REG1\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-298. USER\_REG1\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn

### 3.18.14.44 USER\_REG2\_XRSn Register (Offset = 9Ch) [Reset = 0000000h]

USER\_REG2\_XRSn is shown in [Figure 3-281](#) and described in [Table 3-299](#).

Return to the [Summary Table](#).

Software Configurable registers reset by XRSn

**Figure 3-281. USER\_REG2\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-299. USER\_REG2\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn

### 3.18.14.45 USER\_REG1\_PORESETn Register (Offset = 9Eh) [Reset = 0000000h]

USER\_REG1\_PORESETn is shown in [Figure 3-282](#) and described in [Table 3-300](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-282. USER\_REG1\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-300. USER\_REG1\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn



### 3.18.14.46 USER\_REG2\_PORESETn Register (Offset = A0h) [Reset = 0000000h]

USER\_REG2\_PORESETn is shown in [Figure 3-283](#) and described in [Table 3-301](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-283. USER\_REG2\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-301. USER\_REG2\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.14.47 USER\_REG3\_PORESETn Register (Offset = A2h) [Reset = 0000000h]

USER\_REG3\_PORESETn is shown in [Figure 3-284](#) and described in [Table 3-302](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-284. USER\_REG3\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-302. USER\_REG3\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.14.48 USER\_REG4\_PORESETn Register (Offset = A4h) [Reset = 0000000h]

USER\_REG4\_PORESETn is shown in [Figure 3-285](#) and described in [Table 3-303](#).

Return to the [Summary Table](#).

Software Configurable registers reset by PORESETn

**Figure 3-285. USER\_REG4\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-303. USER\_REG4\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.14.49 JTAG\_MMR\_REG Register (Offset = A6h) [Reset = 0000000h]

JTAG\_MMR\_REG is shown in [Figure 3-286](#) and described in [Table 3-304](#).

Return to the [Summary Table](#).

Readback of JTAG registers for test purpose

**Figure 3-286. JTAG\_MMR\_REG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																															
R-0h																															

**Table 3-304. JTAG\_MMR\_REG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RESERVED	R	0h	Reserved

### 3.18.15 CPU1\_SYS\_STATUS\_REGS Registers

Table 3-305 lists the memory-mapped registers for the CPU1\_SYS\_STATUS\_REGS registers. All register offset addresses not listed in Table 3-305 should be considered as reserved locations and the register contents should not be modified.

**Table 3-305. CPU1\_SYS\_STATUS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
10h	SYS_ERR_INT_FLG	Status of interrupts due to multiple different errors in the system.		<a href="#">Go</a>
12h	SYS_ERR_INT_CLR	SYS_ERR_INT_FLG clear register		<a href="#">Go</a>
14h	SYS_ERR_INT_SET	SYS_ERR_INT_FLG set register	EALLOW	<a href="#">Go</a>
16h	SYS_ERR_MASK	SYS_ERR_MASK register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-306 shows the codes that are used for access types in this section.

**Table 3-306. CPU1\_SYS\_STATUS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.15.1 SYS\_ERR\_INT\_FLG Register (Offset = 10h) [Reset = 0000000h]

SYS\_ERR\_INT\_FLG is shown in [Figure 3-287](#) and described in [Table 3-307](#).

Return to the [Summary Table](#).

Status of interrupts due to multiple different errors in the system.

**Figure 3-287. SYS\_ERR\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	DCC2	DCC1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
DCC0	AUX_PLL_SLIP	SYS_PLL_SLIP	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	EMIF_ERR	GINT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-307. SYS\_ERR\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	RESERVED	R	0h	Reserved
16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	EPG1_INT	R	0h	0: EPG1_INT has not fired an interrupt. 1: EPG1_INT has fired an interrupt Reset type: SYSRSn
10	AES_BUS_ERROR	R	0h	0: AES_BUS_ERROR has not fired an interrupt. 1: AES_BUS_ERROR has fired an interrupt Reset type: SYSRSn
9	DCC2	R	0h	0: DCC2 has not fired an interrupt. 1: DCC2 has fired an interrupt Reset type: SYSRSn
8	DCC1	R	0h	0: DCC1 has not fired an interrupt. 1: DCC1 has fired an interrupt Reset type: SYSRSn
7	DCC0	R	0h	0: DCC0 has not fired an interrupt. 1: DCC0 has fired an interrupt Reset type: SYSRSn

**Table 3-307. SYS\_ERR\_INT\_FLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	AUX_PLL_SLIP	R	0h	0: PLL slip event was not detected in Auxillary PLL 1: PLL slip event was detected in Auxillary PLL Note: This field is not supported. DCC must be used to check for AUXPLL slip condition. Reset type: SYSRSn
5	SYS_PLL_SLIP	R	0h	0: PLL slip event was not detected in System PLL 1: PLL slip event was detected in System PLL Note: This field is not supported. DCC must be used to check for SYSPLL slip condition. Reset type: SYSRSn
4	RAM_ACC_VIOL	R	0h	0: None of the Controllers have violated the set protection rules 1: At least one of the controller accesses has violated one or more of the access protection rules Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	CORRECTABLE_ERR	R	0h	0: Number of correctable errors detected has not exceeded the set threshold for flash/RAM. 1: Number of correctable errors detected has exceeded the set threshold for flash/RAM. Reset type: SYSRSn
1	EMIF_ERR	R	0h	0: EMIF error has not occurred. 1: EMIF error has occurred. Reset type: SYSRSn
0	GINT	R	0h	Global Interrupt flag: 0: On any of the flags of SYS_ERR_INT_FLG register being set, SYS_ERR_INT is pulsed and GINT flag would be set 1: No further interrupts would be fired until GINT flag is cleared Reset type: SYSRSn

### 3.18.15.2 SYS\_ERR\_INT\_CLR Register (Offset = 12h) [Reset = 0000000h]

SYS\_ERR\_INT\_CLR is shown in [Figure 3-288](#) and described in [Table 3-308](#).

Return to the [Summary Table](#).

SYS\_ERR\_INT\_FLG clear register

**Figure 3-288. SYS\_ERR\_INT\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	DCC2	DCC1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
DCC0	AUX_PLL_SLIP	SYS_PLL_SLIP	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	EMIF_ERR	GINT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-308. SYS\_ERR\_INT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	RESERVED	R-0/W1S	0h	Reserved
16	RESERVED	R-0/W1S	0h	Reserved
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	EPG1_INT	R-0/W1S	0h	0: No effect 1: EPG1_INT flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
10	AES_BUS_ERROR	R-0/W1S	0h	0: No effect 1: AES_BUS_ERROR flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
9	DCC2	R-0/W1S	0h	0: No effect 1: DCC2 flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
8	DCC1	R-0/W1S	0h	0: No effect 1: DCC1 flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn



**Table 3-308. SYS\_ERR\_INT\_CLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	DCC0	R-0/W1S	0h	0: No effect 1: DCC0 flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
6	AUX_PLL_SLIP	R-0/W1S	0h	0: No effect 1: AUX_PLL_SLIP flag of SYS_ERR_INT_FLG register will be cleared. Note: This field is not supported. DCC must be used to check for AUXPLL slip condition. Reset type: SYSRSn
5	SYS_PLL_SLIP	R-0/W1S	0h	0: No effect 1: SYS_PLL_SLIP flag of SYS_ERR_INT_FLG register will be cleared. Note: This field is not supported. DCC must be used to check for SYSPLL slip condition. Reset type: SYSRSn
4	RAM_ACC_VIOL	R-0/W1S	0h	0: No effect 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
3	RESERVED	R-0/W1S	0h	Reserved
2	CORRECTABLE_ERR	R-0/W1S	0h	0: No effect 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
1	EMIF_ERR	R-0/W1S	0h	0: No effect 1: EMIF_ERR flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
0	GINT	R-0/W1S	0h	0: No effect 1: GINT flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn

### 3.18.15.3 SYS\_ERR\_INT\_SET Register (Offset = 14h) [Reset = 0000000h]

SYS\_ERR\_INT\_SET is shown in [Figure 3-289](#) and described in [Table 3-309](#).

Return to the [Summary Table](#).

SYS\_ERR\_INT\_FLG set register

**Figure 3-289. SYS\_ERR\_INT\_SET Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h		R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	DCC2	DCC1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
DCC0	AUX_PLL_SLIP	SYS_PLL_SLIP	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	EMIF_ERR	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h

**Table 3-309. SYS\_ERR\_INT\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R-0/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	RESERVED	R-0/W1S	0h	Reserved
16	RESERVED	R-0/W1S	0h	Reserved
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	EPG1_INT	R-0/W1S	0h	0: No effect 1: EPG1_INT flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
10	AES_BUS_ERROR	R-0/W1S	0h	0: No effect 1: AES_BUS_ERROR flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
9	DCC2	R-0/W1S	0h	0: No effect 1: DCC2 flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn

**Table 3-309. SYS\_ERR\_INT\_SET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	DCC1	R-0/W1S	0h	0: No effect 1: DCC1 flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
7	DCC0	R-0/W1S	0h	0: No effect 1: DCC0 flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
6	AUX_PLL_SLIP	R-0/W1S	0h	0: No effect 1: AUX_PLL_SLIP flag of SYS_ERR_INT_FLG register will be set. Note: This field is not supported. DCC must be used to check for SYSPLL slip condition. Reset type: SYSRSn
5	SYS_PLL_SLIP	R-0/W1S	0h	0: No effect 1: SYS_PLL_SLIP flag of SYS_ERR_INT_FLG register will be set. Note: This field is not supported. DCC must be used to check for SYSPLL slip condition. Reset type: SYSRSn
4	RAM_ACC_VIOL	R-0/W1S	0h	0: No effect 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
3	RESERVED	R-0/W1S	0h	Reserved
2	CORRECTABLE_ERR	R-0/W1S	0h	0: No effect 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
1	EMIF_ERR	R-0/W1S	0h	0: No effect 1: EMIF_ERR flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 3.18.15.4 SYS\_ERR\_MASK Register (Offset = 16h) [Reset = 0000000h]

SYS\_ERR\_MASK is shown in [Figure 3-290](#) and described in [Table 3-310](#).

Return to the [Summary Table](#).

SYS\_ERR\_MASK register

**Figure 3-290. SYS\_ERR\_MASK Register**

31	30	29	28	27	26	25	24
KEY							
R/W-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	DCC2	DCC1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DCC0	AUX_PLL_SLIP	SYS_PLL_SLIP	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	EMIF_ERR	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 3-310. SYS\_ERR\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	EPG1_INT	R/W	0h	0: EPG1_INT flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: EPG1_INT flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn
10	AES_BUS_ERROR	R/W	0h	0: AES_BUS_ERROR flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: AES_BUS_ERROR flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn

**Table 3-310. SYS\_ERR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	DCC2	R/W	0h	0: DCC2 flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: DCC2 flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
8	DCC1	R/W	0h	0: DCC1 flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: DCC1 flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
7	DCC0	R/W	0h	0: DCC0 flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: DCC0 flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
6	AUX_PLL_SLIP	R/W	0h	0: AUX_PLL_SLIP flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: AUX_PLL_SLIP flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Note: This bit must always be set to 1. Reset type: SYSRSn
5	SYS_PLL_SLIP	R/W	0h	0: SYS_PLL_SLIP flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: SYS_PLL_SLIP flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Note: This bit must always be set to 1. Reset type: SYSRSn
4	RAM_ACC_VIOL	R/W	0h	0: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	CORRECTABLE_ERR	R/W	0h	0: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
1	EMIF_ERR	R/W	0h	0: EMIF_ERR flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: EMIF_ERR flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 3.18.16 CPU2\_SYS\_STATUS\_REGS Registers

Table 3-311 lists the memory-mapped registers for the CPU2\_SYS\_STATUS\_REGS registers. All register offset addresses not listed in Table 3-311 should be considered as reserved locations and the register contents should not be modified.

**Table 3-311. CPU2\_SYS\_STATUS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
10h	SYS_ERR_INT_FLG	Status of interrupts due to multiple different errors in the system.		<a href="#">Go</a>
12h	SYS_ERR_INT_CLR	SYS_ERR_INT_FLG clear register		<a href="#">Go</a>
14h	SYS_ERR_INT_SET	SYS_ERR_INT_FLG set register	EALLOW	<a href="#">Go</a>
16h	SYS_ERR_MASK	SYS_ERR_MASK register	EALLOW	<a href="#">Go</a>
18h	LCM_ERR_FLG	Status register indicating lockstep compare error flag		<a href="#">Go</a>
1Ah	LCM_ERR_FLG_CLR	LCM_ERR_FLG clear register		<a href="#">Go</a>
1Ch	LCM_ERR_FLG_SET	LCM_ERR_FLG set register	EALLOW	<a href="#">Go</a>
1Eh	LCM_ERR_FLG_MASK	LCM_ERR_FLG mask register	EALLOW	<a href="#">Go</a>
20h	REGPARITY_ERR_FLG	Status register indicating register parity error flag		<a href="#">Go</a>
22h	REGPARITY_ERR_FLG_CLR	REGPARITY_ERR_FLG clear register		<a href="#">Go</a>
24h	REGPARITY_ERR_FLG_SET	REGPARITY_ERR_FLG set register	EALLOW	<a href="#">Go</a>
26h	REGPARITY_ERR_FLG_MASK	REGPARITY_ERR_FLG mask register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-312 shows the codes that are used for access types in this section.

**Table 3-312. CPU2\_SYS\_STATUS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.16.1 SYS\_ERR\_INT\_FLG Register (Offset = 10h) [Reset = 0000000h]

SYS\_ERR\_INT\_FLG is shown in [Figure 3-291](#) and described in [Table 3-313](#).

Return to the [Summary Table](#).

Status of interrupts due to multiple different errors in the system.

**Figure 3-291. SYS\_ERR\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	DCC2	DCC1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
DCC0	AUX_PLL_SLIP	SYS_PLL_SLIP	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	EMIF_ERR	GINT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-313. SYS\_ERR\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	RESERVED	R	0h	Reserved
16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	EPG1_INT	R	0h	0: EPG1_INT has not fired an interrupt. 1: EPG1_INT has fired an interrupt Reset type: SYSRSn
10	AES_BUS_ERROR	R	0h	0: AES_BUS_ERROR has not fired an interrupt. 1: AES_BUS_ERROR has fired an interrupt Reset type: SYSRSn
9	DCC2	R	0h	0: DCC2 has not fired an interrupt. 1: DCC2 has fired an interrupt Reset type: SYSRSn
8	DCC1	R	0h	0: DCC1 has not fired an interrupt. 1: DCC1 has fired an interrupt Reset type: SYSRSn
7	DCC0	R	0h	0: DCC0 has not fired an interrupt. 1: DCC0 has fired an interrupt Reset type: SYSRSn

**Table 3-313. SYS\_ERR\_INT\_FLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	AUX_PLL_SLIP	R	0h	0: PLL slip event was not detected in Auxillary PLL 1: PLL slip event was detected in Auxillary PLL Note: This field is not supported. DCC must be used to check for AUXPLL slip condition. Reset type: SYSRSn
5	SYS_PLL_SLIP	R	0h	0: PLL slip event was not detected in System PLL 1: PLL slip event was detected in System PLL Note: This field is not supported. DCC must be used to check for SYSPLL slip condition. Reset type: SYSRSn
4	RAM_ACC_VIOL	R	0h	0: None of the Controllers have violated the set protection rules 1: At least one of the controller accesses has violated one or more of the access protection rules Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	CORRECTABLE_ERR	R	0h	0: Number of correctable errors detected has not exceeded the set threshold for flash/RAM. 1: Number of correctable errors detected has exceeded the set threshold for flash/RAM. Reset type: SYSRSn
1	EMIF_ERR	R	0h	0: EMIF error has not occurred. 1: EMIF error has occurred. Reset type: SYSRSn
0	GINT	R	0h	Global Interrupt flag: 0: On any of the flags of SYS_ERR_INT_FLG register being set, SYS_ERR_INT is pulsed and GINT flag would be set 1: No further interrupts would be fired until GINT flag is cleared Reset type: SYSRSn



### 3.18.16.2 SYS\_ERR\_INT\_CLR Register (Offset = 12h) [Reset = 0000000h]

SYS\_ERR\_INT\_CLR is shown in Figure 3-292 and described in Table 3-314.

Return to the [Summary Table](#).

SYS\_ERR\_INT\_FLG clear register

**Figure 3-292. SYS\_ERR\_INT\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h		R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	DCC2	DCC1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
DCC0	AUX_PLL_SLIP	SYS_PLL_SLIP	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	EMIF_ERR	GINT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-314. SYS\_ERR\_INT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	RESERVED	R-0/W1S	0h	Reserved
16	RESERVED	R-0/W1S	0h	Reserved
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	EPG1_INT	R-0/W1S	0h	0: No effect 1: EPG1_INT flag of SYS_ERR_INT_FLG reister will be cleared. Reset type: SYSRSn
10	AES_BUS_ERROR	R-0/W1S	0h	0: No effect 1: AES_BUS_ERROR flag of SYS_ERR_INT_FLG reister will be cleared. Reset type: SYSRSn
9	DCC2	R-0/W1S	0h	0: No effect 1: DCC2 flag of SYS_ERR_INT_FLG reister will be cleared. Reset type: SYSRSn
8	DCC1	R-0/W1S	0h	0: No effect 1: DCC1 flag of SYS_ERR_INT_FLG reister will be cleared. Reset type: SYSRSn

**Table 3-314. SYS\_ERR\_INT\_CLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	DCC0	R-0/W1S	0h	0: No effect 1: DCC0 flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
6	AUX_PLL_SLIP	R-0/W1S	0h	0: No effect 1: AUX_PLL_SLIP flag of SYS_ERR_INT_FLG register will be cleared. Note: This field is not supported. DCC must be used to check for AUXPLL slip condition. Reset type: SYSRSn
5	SYS_PLL_SLIP	R-0/W1S	0h	0: No effect 1: SYS_PLL_SLIP flag of SYS_ERR_INT_FLG register will be cleared. Note: This field is not supported. DCC must be used to check for SYSPLL slip condition. Reset type: SYSRSn
4	RAM_ACC_VIOL	R-0/W1S	0h	0: No effect 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
3	RESERVED	R-0/W1S	0h	Reserved
2	CORRECTABLE_ERR	R-0/W1S	0h	0: No effect 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
1	EMIF_ERR	R-0/W1S	0h	0: No effect 1: EMIF_ERR flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn
0	GINT	R-0/W1S	0h	0: No effect 1: GINT flag of SYS_ERR_INT_FLG register will be cleared. Reset type: SYSRSn

### 3.18.16.3 SYS\_ERR\_INT\_SET Register (Offset = 14h) [Reset = 0000000h]

SYS\_ERR\_INT\_SET is shown in Figure 3-293 and described in Table 3-315.

Return to the [Summary Table](#).

SYS\_ERR\_INT\_FLG set register

**Figure 3-293. SYS\_ERR\_INT\_SET Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h		R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	DCC2	DCC1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
DCC0	AUX_PLL_SLIP	SYS_PLL_SLIP	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	EMIF_ERR	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h

**Table 3-315. SYS\_ERR\_INT\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R-0/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	RESERVED	R-0/W1S	0h	Reserved
16	RESERVED	R-0/W1S	0h	Reserved
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	EPG1_INT	R-0/W1S	0h	0: No effect 1: EPG1_INT flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
10	AES_BUS_ERROR	R-0/W1S	0h	0: No effect 1: AES_BUS_ERROR flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
9	DCC2	R-0/W1S	0h	0: No effect 1: DCC2 flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn

**Table 3-315. SYS\_ERR\_INT\_SET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	DCC1	R-0/W1S	0h	0: No effect 1: DCC1 flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
7	DCC0	R-0/W1S	0h	0: No effect 1: DCC0 flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
6	AUX_PLL_SLIP	R-0/W1S	0h	0: No effect 1: AUX_PLL_SLIP flag of SYS_ERR_INT_FLG register will be set. Note: This field is not supported. DCC must be used to check for SYSPLL slip condition. Reset type: SYSRSn
5	SYS_PLL_SLIP	R-0/W1S	0h	0: No effect 1: SYS_PLL_SLIP flag of SYS_ERR_INT_FLG register will be set. Note: This field is not supported. DCC must be used to check for SYSPLL slip condition. Reset type: SYSRSn
4	RAM_ACC_VIOL	R-0/W1S	0h	0: No effect 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
3	RESERVED	R-0/W1S	0h	Reserved
2	CORRECTABLE_ERR	R-0/W1S	0h	0: No effect 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
1	EMIF_ERR	R-0/W1S	0h	0: No effect 1: EMIF_ERR flag of SYS_ERR_INT_FLG register will be set. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 3.18.16.4 SYS\_ERR\_MASK Register (Offset = 16h) [Reset = 0000000h]

SYS\_ERR\_MASK is shown in [Figure 3-294](#) and described in [Table 3-316](#).

Return to the [Summary Table](#).

SYS\_ERR\_MASK register

**Figure 3-294. SYS\_ERR\_MASK Register**

31	30	29	28	27	26	25	24
KEY							
R/W-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	EPG1_INT	AES_BUS_ER ROR	DCC2	DCC1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DCC0	AUX_PLL_SLIP	SYS_PLL_SLIP	RAM_ACC_VIO L	RESERVED	CORRECTABL E_ERR	EMIF_ERR	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 3-316. SYS\_ERR\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	EPG1_INT	R/W	0h	0: EPG1_INT flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: EPG1_INT flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn
10	AES_BUS_ERROR	R/W	0h	0: AES_BUS_ERROR flag of SYS_ERR_INT_FLG register will be set on a hardware event. 1: AES_BUS_ERROR flag of SYS_ERR_INT_FLG register will not be set on a hardware event. Reset type: SYSRSn

**Table 3-316. SYS\_ERR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	DCC2	R/W	0h	0: DCC2 flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: DCC2 flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
8	DCC1	R/W	0h	0: DCC1 flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: DCC1 flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
7	DCC0	R/W	0h	0: DCC0 flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: DCC0 flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
6	AUX_PLL_SLIP	R/W	0h	0: AUX_PLL_SLIP flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: AUX_PLL_SLIP flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Note: This bit must always be set to 1. Reset type: SYSRSn
5	SYS_PLL_SLIP	R/W	0h	0: SYS_PLL_SLIP flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: SYS_PLL_SLIP flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Note: This bit must always be set to 1. Reset type: SYSRSn
4	RAM_ACC_VIOL	R/W	0h	0: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: RAM_ACC_VIOL flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	CORRECTABLE_ERR	R/W	0h	0: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: CORRECTABLE_ERR flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
1	EMIF_ERR	R/W	0h	0: EMIF_ERR flag of SYS_ERR_INT_FLG reister will be set on a hardware event. 1: EMIF_ERR flag of SYS_ERR_INT_FLG reister will not be set on a hardware event. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 3.18.16.5 LCM\_ERR\_FLG Register (Offset = 18h) [Reset = 0000000h]

LCM\_ERR\_FLG is shown in [Figure 3-295](#) and described in [Table 3-317](#).

Return to the [Summary Table](#).

Status register indicating lockstep compare error flag

**Figure 3-295. LCM\_ERR\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DMA	CPU	GERR
R-0-0h					R-0h	R-0h	R-0h

**Table 3-317. LCM\_ERR\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	DMA	R	0h	0: DMA Lockstep compare error has not occurred. 1: DMA Lockstep compare error has occurred. Reset type: PORESETn
1	CPU	R	0h	0: CPU Lockstep compare error has not occurred. 1: CPU Lockstep compare error has occurred. Reset type: PORESETn
0	GERR	R	0h	Global Error event flag: 0: On any of the flags of LCM_ERR_FLG register being set, LCM_ERR_NMI is pulsed and GERR flag would be set 1: No further NMIs would be fired until GERR flag is cleared Reset type: PORESETn

### 3.18.16.6 LCM\_ERR\_FLG\_CLR Register (Offset = 1Ah) [Reset = 0000000h]

LCM\_ERR\_FLG\_CLR is shown in [Figure 3-296](#) and described in [Table 3-318](#).

Return to the [Summary Table](#).

LCM\_ERR\_FLG clear register

**Figure 3-296. LCM\_ERR\_FLG\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0/W1S-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0/W1S-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0/W1S-0h							
7	6	5	4	3	2	1	0
RESERVED					DMA	CPU	GERR
R-0/W1S-0h					R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-318. LCM\_ERR\_FLG\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0/W1S	0h	Reserved
2	DMA	R-0/W1S	0h	0: No effect 1: DMA flag of LCM_ERR_FLG register will be cleared Reset type: SYSRSn
1	CPU	R-0/W1S	0h	0: No effect 1: CPU flag of LCM_ERR_FLG register will be cleared Reset type: SYSRSn
0	GERR	R-0/W1S	0h	0: No effect 1: GERR flag of LCM_ERR_FLG register will be cleared. Reset type: SYSRSn



### 3.18.16.7 LCM\_ERR\_FLG\_SET Register (Offset = 1Ch) [Reset = 0000000h]

LCM\_ERR\_FLG\_SET is shown in [Figure 3-297](#) and described in [Table 3-319](#).

Return to the [Summary Table](#).

LCM\_ERR\_FLG set register

**Figure 3-297. LCM\_ERR\_FLG\_SET Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DMA	CPU	RESERVED
R-0-0h					R-0/W1S-0h	R-0/W1S-0h	R-0-0h

**Table 3-319. LCM\_ERR\_FLG\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R-0/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: PORESETn
23-3	RESERVED	R-0	0h	Reserved
2	DMA	R-0/W1S	0h	0: No effect 1: DMA flag of LCM_ERR_FLG register will be set Reset type: SYSRSn
1	CPU	R-0/W1S	0h	0: No effect 1: CPU flag of LCM_ERR_FLG register will be set Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

### 3.18.16.8 LCM\_ERR\_FLG\_MASK Register (Offset = 1Eh) [Reset = 0000000h]

LCM\_ERR\_FLG\_MASK is shown in [Figure 3-298](#) and described in [Table 3-320](#).

Return to the [Summary Table](#).

LCM\_ERR\_FLG mask register

**Figure 3-298. LCM\_ERR\_FLG\_MASK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DMA	CPU	RESERVED
R-0-0h					R/W-0h	R/W-0h	R-0-0h

**Table 3-320. LCM\_ERR\_FLG\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R-0/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: PORESETn
23-3	RESERVED	R-0	0h	Reserved
2	DMA	R/W	0h	0: DMA flag of LCM_ERR_FLG reister will be set on a hardware event. 1: DMA flag of LCM_ERR_FLG reister will not be set on a hardware event Reset type: SYSRSn
1	CPU	R/W	0h	0: CPU flag of LCM_ERR_FLG reister will be set on a hardware event. 1: CPU flag of LCM_ERR_FLG reister will not be set on a hardware event Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

### 3.18.16.9 REGPARITY\_ERR\_FLG Register (Offset = 20h) [Reset = 0000000h]

REGPARITY\_ERR\_FLG is shown in [Figure 3-299](#) and described in [Table 3-321](#).

Return to the [Summary Table](#).

Status register indicating register parity error flag

**Figure 3-299. REGPARITY\_ERR\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DMA	CPU	GERR
R-0-0h					R-0h	R-0h	R-0h

**Table 3-321. REGPARITY\_ERR\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	DMA	R	0h	0: Register parity error is not generated from the lockstep compare module 1: Register parity error is generated from the lockstep compare module Reset type: SYSRSn
1	CPU	R	0h	0: Register parity error is not generated from the lockstep compare module 1: Register parity error is generated from the lockstep compare module Reset type: SYSRSn
0	GERR	R	0h	Global Error event flag: 0: On any of the flags of REGPARITY_ERR_FLG register being set, REGPARITY_ERR_NMI is pulsed and GERR flag would be set 1: No further NMIs would be fired until GERR flag is cleared Reset type: SYSRSn

### 3.18.16.10 REGPARITY\_ERR\_FLG\_CLR Register (Offset = 22h) [Reset = 0000000h]

REGPARITY\_ERR\_FLG\_CLR is shown in [Figure 3-300](#) and described in [Table 3-322](#).

Return to the [Summary Table](#).

REGPARITY\_ERR\_FLG clear register

**Figure 3-300. REGPARITY\_ERR\_FLG\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DMA	CPU	GERR
R-0-0h					R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-322. REGPARITY\_ERR\_FLG\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	DMA	R-0/W1S	0h	0: No effect 1: DMA flag of REGPARITY_ERR_FLG reister will be cleared. Reset type: SYSRSn
1	CPU	R-0/W1S	0h	0: No effect 1: CPU flag of REGPARITY_ERR_FLG reister will be cleared. Reset type: SYSRSn
0	GERR	R-0/W1S	0h	0: No effect 1: GERR flag of REGPARITY_ERR_FLG reister will be cleared. Reset type: SYSRSn

### 3.18.16.11 REGPARITY\_ERR\_FLG\_SET Register (Offset = 24h) [Reset = 0000000h]

REGPARITY\_ERR\_FLG\_SET is shown in [Figure 3-301](#) and described in [Table 3-323](#).

Return to the [Summary Table](#).

REGPARITY\_ERR\_FLG set register

**Figure 3-301. REGPARITY\_ERR\_FLG\_SET Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					DMA	CPU	RESERVED
R-0-0h					R-0/W1S-0h	R-0/W1S-0h	R-0-0h

**Table 3-323. REGPARITY\_ERR\_FLG\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R-0/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: PORESETn
23-3	RESERVED	R-0	0h	Reserved
2	DMA	R-0/W1S	0h	0: No effect 1: DMA flag of REGPARITY_ERR_FLG reister will be set Reset type: SYSRSn
1	CPU	R-0/W1S	0h	0: No effect 1: CPU flag of REGPARITY_ERR_FLG reister will be set Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

### 3.18.16.12 REGPARITY\_ERR\_FLG\_MASK Register (Offset = 26h) [Reset = 0000000h]

REGPARITY\_ERR\_FLG\_MASK is shown in [Figure 3-302](#) and described in [Table 3-324](#).

Return to the [Summary Table](#).

REGPARITY\_ERR\_FLG mask register

**Figure 3-302. REGPARITY\_ERR\_FLG\_MASK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				DMA		CPU	RESERVED
R-0-0h				R/W-0h		R/W-0h	R-0-0h

**Table 3-324. REGPARITY\_ERR\_FLG\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R-0/W	0h	A value of 0xa5 to this field would enable write to the other bit fields of this register. Any other value written to KEY field would block the write to the other fields of this register. Note: Only a 32 bit write to this register will succeed in updating the fields of this register, provided the correct value written to the KEY field simultaneously Reset type: PORESETn
23-3	RESERVED	R-0	0h	Reserved
2	DMA	R/W	0h	0: DMA flag of REGPARITY_ERR_FLG register will be set on a hardware event. 1: DMA flag of REGPARITY_ERR_FLG register will not be set on a hardware event. Reset type: SYSRSn
1	CPU	R/W	0h	0: CPU flag of REGPARITY_ERR_FLG register will be set on a hardware event. 1: CPU flag of REGPARITY_ERR_FLG register will not be set on a hardware event. Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

### 3.18.17 CPU1\_PERIPH\_AC\_REGS Registers

Table 3-325 lists the memory-mapped registers for the CPU1\_PERIPH\_AC\_REGS registers. All register offset addresses not listed in Table 3-325 should be considered as reserved locations and the register contents should not be modified.

**Table 3-325. CPU1\_PERIPH\_AC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ADCA_AC	ADCA Controller Access Control Register	EALLOW	<a href="#">Go</a>
2h	ADCB_AC	ADCB Controller Access Control Register	EALLOW	<a href="#">Go</a>
4h	ADCC_AC	ADCC Controller Access Control Register	EALLOW	<a href="#">Go</a>
10h	CMPSS1_AC	CMPSS1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
12h	CMPSS2_AC	CMPSS2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
14h	CMPSS3_AC	CMPSS3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
16h	CMPSS4_AC	CMPSS4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
18h	CMPSS5_AC	CMPSS5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
1Ah	CMPSS6_AC	CMPSS6 Controller Access Control Register	EALLOW	<a href="#">Go</a>
1Ch	CMPSS7_AC	CMPSS7 Controller Access Control Register	EALLOW	<a href="#">Go</a>
1Eh	CMPSS8_AC	CMPSS8 Controller Access Control Register	EALLOW	<a href="#">Go</a>
20h	CMPSS9_AC	CMPSS9 Controller Access Control Register	EALLOW	<a href="#">Go</a>
22h	CMPSS10_AC	CMPSS10 Controller Access Control Register	EALLOW	<a href="#">Go</a>
24h	CMPSS11_AC	CMPSS11 Controller Access Control Register	EALLOW	<a href="#">Go</a>
28h	DACA_AC	DACA Controller Access Control Register	EALLOW	<a href="#">Go</a>
2Ch	DACC_AC	DACC Controller Access Control Register	EALLOW	<a href="#">Go</a>
48h	EPWM1_AC	EPWM1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
4Ah	EPWM2_AC	EPWM2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
4Ch	EPWM3_AC	EPWM3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
4Eh	EPWM4_AC	EPWM4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
50h	EPWM5_AC	EPWM5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
52h	EPWM6_AC	EPWM6 Controller Access Control Register	EALLOW	<a href="#">Go</a>
54h	EPWM7_AC	EPWM7 Controller Access Control Register	EALLOW	<a href="#">Go</a>
56h	EPWM8_AC	EPWM8 Controller Access Control Register	EALLOW	<a href="#">Go</a>
58h	EPWM9_AC	EPWM9 Controller Access Control Register	EALLOW	<a href="#">Go</a>
5Ah	EPWM10_AC	EPWM10 Controller Access Control Register	EALLOW	<a href="#">Go</a>
5Ch	EPWM11_AC	EPWM11 Controller Access Control Register	EALLOW	<a href="#">Go</a>
5Eh	EPWM12_AC	EPWM12 Controller Access Control Register	EALLOW	<a href="#">Go</a>
60h	EPWM13_AC	EPWM13 Controller Access Control Register	EALLOW	<a href="#">Go</a>
62h	EPWM14_AC	EPWM14 Controller Access Control Register	EALLOW	<a href="#">Go</a>
64h	EPWM15_AC	EPWM15 Controller Access Control Register	EALLOW	<a href="#">Go</a>
66h	EPWM16_AC	EPWM16 Controller Access Control Register	EALLOW	<a href="#">Go</a>
68h	EPWM17_AC	EPWM17 Controller Access Control Register	EALLOW	<a href="#">Go</a>
6Ah	EPWM18_AC	EPWM18 Controller Access Control Register	EALLOW	<a href="#">Go</a>
70h	EQEP1_AC	EQEP1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
72h	EQEP2_AC	EQEP2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
74h	EQEP3_AC	EQEP3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
76h	EQEP4_AC	EQEP4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
78h	EQEP5_AC	EQEP5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
7Ah	EQEP6_AC	EQEP6 Controller Access Control Register	EALLOW	<a href="#">Go</a>

**Table 3-325. CPU1\_PERIPH\_AC\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
80h	ECAP1_AC	ECAP1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
82h	ECAP2_AC	ECAP2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
84h	ECAP3_AC	ECAP3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
86h	ECAP4_AC	ECAP4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
88h	ECAP5_AC	ECAP5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
8Ah	ECAP6_AC	ECAP6 Controller Access Control Register	EALLOW	<a href="#">Go</a>
8Ch	ECAP7_AC	ECAP7 Controller Access Control Register	EALLOW	<a href="#">Go</a>
A8h	SDFM1_AC	SDFM1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
AAh	SDFM2_AC	SDFM2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
ACCh	SDFM3_AC	SDFM3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
ACh	SDFM4_AC	SDFM4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B0h	CLB1_AC	CLB1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B2h	CLB2_AC	CLB2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B4h	CLB3_AC	CLB3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B6h	CLB4_AC	CLB4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B8h	CLB5_AC	CLB5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
BAh	CLB6_AC	CLB6 Controller Access Control Register	EALLOW	<a href="#">Go</a>
100h	SCIA_AC	SCIA Controller Access Control Register	EALLOW	<a href="#">Go</a>
102h	SCIB_AC	SCIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
110h	SPIA_AC	SPIA Controller Access Control Register	EALLOW	<a href="#">Go</a>
112h	SPIB_AC	SPIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
114h	SPIC_AC	SPIC Controller Access Control Register	EALLOW	<a href="#">Go</a>
116h	SPID_AC	SPID Controller Access Control Register	EALLOW	<a href="#">Go</a>
120h	I2CA_AC	I2CA Controller Access Control Register	EALLOW	<a href="#">Go</a>
122h	I2CB_AC	I2CB Controller Access Control Register	EALLOW	<a href="#">Go</a>
130h	PMBUS_A_AC	PMBUSA Controller Access Control Register	EALLOW	<a href="#">Go</a>
138h	LIN_A_AC	LINA Controller Access Control Register	EALLOW	<a href="#">Go</a>
13Ah	LIN_B_AC	LINB Controller Access Control Register	EALLOW	<a href="#">Go</a>
140h	DCANA_AC	DCANA Controller Access Control Register	EALLOW	<a href="#">Go</a>
148h	MCANA_AC	MCANA Controller Access Control Register	EALLOW	<a href="#">Go</a>
14Ah	MCANB_AC	MCANB Controller Access Control Register	EALLOW	<a href="#">Go</a>
158h	FSIATX_AC	FSIA Controller Access Control Register	EALLOW	<a href="#">Go</a>
15Ah	FSIARX_AC	FSIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
15Ch	FSIBTX_AC	FSIC Controller Access Control Register	EALLOW	<a href="#">Go</a>
15Eh	FSIBRX_AC	FSID Controller Access Control Register	EALLOW	<a href="#">Go</a>
162h	FSICRX_AC	FSIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
166h	FSIDRX_AC	FSID Controller Access Control Register	EALLOW	<a href="#">Go</a>
18Ah	USBA_AC	USBA Controller Access Control Register	EALLOW	<a href="#">Go</a>
1B2h	HRPWM0_AC	HRPWM Controller Access Control Register	EALLOW	<a href="#">Go</a>
1B4h	HRPWM1_AC	HRPWM Controller Access Control Register	EALLOW	<a href="#">Go</a>
1B6h	HRPWM2_AC	HRPWM Controller Access Control Register	EALLOW	<a href="#">Go</a>
1B8h	ETHERCAT_AC	ETHERCAT Controller Access Control Register	EALLOW	<a href="#">Go</a>
1BCh	AESA_AC	AES Controller Access Control Register	EALLOW	<a href="#">Go</a>
1BEh	UARTA_AC	UART Controller Access Control Register	EALLOW	<a href="#">Go</a>
1C0h	UARTB_AC	UART Controller Access Control Register	EALLOW	<a href="#">Go</a>



**Table 3-325. CPU1\_PERIPH\_AC\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
1FEh	PERIPH_AC_LOCK	Lock Register to stop Write access to peripheral Access register.	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 3-326](#) shows the codes that are used for access types in this section.

**Table 3-326. CPU1\_PERIPH\_AC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.17.1 ADCA\_AC Register (Offset = 0h) [Reset = 00000FFh]

ADCA\_AC is shown in [Figure 3-303](#) and described in [Table 3-327](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-303. ADCA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-327. ADCA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.2 ADCB\_AC Register (Offset = 2h) [Reset = 00000FFh]

ADCB\_AC is shown in [Figure 3-304](#) and described in [Table 3-328](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-304. ADCB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-328. ADCB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.3 ADCC\_AC Register (Offset = 4h) [Reset = 00000FFh]

ADCC\_AC is shown in [Figure 3-305](#) and described in [Table 3-329](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-305. ADCC\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-329. ADCC\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.4 CMPSS1\_AC Register (Offset = 10h) [Reset = 00000FFh]

CMPSS1\_AC is shown in [Figure 3-306](#) and described in [Table 3-330](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-306. CMPSS1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-330. CMPSS1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.5 CMPSS2\_AC Register (Offset = 12h) [Reset = 00000FFh]

CMPSS2\_AC is shown in [Figure 3-307](#) and described in [Table 3-331](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-307. CMPSS2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-331. CMPSS2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.6 CMPSS3\_AC Register (Offset = 14h) [Reset = 00000FFh]

CMPSS3\_AC is shown in [Figure 3-308](#) and described in [Table 3-332](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-308. CMPSS3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-332. CMPSS3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.7 CMPSS4\_AC Register (Offset = 16h) [Reset = 00000FFh]

CMPSS4\_AC is shown in [Figure 3-309](#) and described in [Table 3-333](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-309. CMPSS4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-333. CMPSS4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.8 CMPSS5\_AC Register (Offset = 18h) [Reset = 00000FFh]

CMPSS5\_AC is shown in [Figure 3-310](#) and described in [Table 3-334](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-310. CMPSS5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-334. CMPSS5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.9 CMPSS6\_AC Register (Offset = 1Ah) [Reset = 00000FFh]

CMPSS6\_AC is shown in [Figure 3-311](#) and described in [Table 3-335](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-311. CMPSS6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-335. CMPSS6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.10 CMPSS7\_AC Register (Offset = 1Ch) [Reset = 00000FFh]

CMPSS7\_AC is shown in [Figure 3-312](#) and described in [Table 3-336](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-312. CMPSS7\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-336. CMPSS7\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.11 CMPSS8\_AC Register (Offset = 1Eh) [Reset = 00000FFh]

CMPSS8\_AC is shown in [Figure 3-313](#) and described in [Table 3-337](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-313. CMPSS8\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-337. CMPSS8\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.12 CMPSS9\_AC Register (Offset = 20h) [Reset = 00000FFh]

CMPSS9\_AC is shown in [Figure 3-314](#) and described in [Table 3-338](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-314. CMPSS9\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-338. CMPSS9\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.13 CMPSS10\_AC Register (Offset = 22h) [Reset = 00000FFh]

CMPSS10\_AC is shown in [Figure 3-315](#) and described in [Table 3-339](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-315. CMPSS10\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-339. CMPSS10\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.14 CMPSS11\_AC Register (Offset = 24h) [Reset = 00000FFh]

CMPSS11\_AC is shown in [Figure 3-316](#) and described in [Table 3-340](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-316. CMPSS11\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-340. CMPSS11\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.15 DACA\_AC Register (Offset = 28h) [Reset = 00000FFh]

DACA\_AC is shown in [Figure 3-317](#) and described in [Table 3-341](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-317. DACA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-341. DACA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.16 DACC\_AC Register (Offset = 2Ch) [Reset = 00000FFh]

DACC\_AC is shown in [Figure 3-318](#) and described in [Table 3-342](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-318. DACC\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-342. DACC\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.17 EPWM1\_AC Register (Offset = 48h) [Reset = 00000FFh]

EPWM1\_AC is shown in [Figure 3-319](#) and described in [Table 3-343](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-319. EPWM1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-343. EPWM1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.18 EPWM2\_AC Register (Offset = 4Ah) [Reset = 00000FFh]

EPWM2\_AC is shown in [Figure 3-320](#) and described in [Table 3-344](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-320. EPWM2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-344. EPWM2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.19 EPWM3\_AC Register (Offset = 4Ch) [Reset = 00000FFh]

EPWM3\_AC is shown in [Figure 3-321](#) and described in [Table 3-345](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-321. EPWM3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-345. EPWM3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.20 EPWM4\_AC Register (Offset = 4Eh) [Reset = 00000FFh]

EPWM4\_AC is shown in [Figure 3-322](#) and described in [Table 3-346](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-322. EPWM4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-346. EPWM4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.21 EPWM5\_AC Register (Offset = 50h) [Reset = 00000FFh]

EPWM5\_AC is shown in [Figure 3-323](#) and described in [Table 3-347](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-323. EPWM5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-347. EPWM5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.22 EPWM6\_AC Register (Offset = 52h) [Reset = 00000FFh]

EPWM6\_AC is shown in [Figure 3-324](#) and described in [Table 3-348](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-324. EPWM6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-348. EPWM6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.23 EPWM7\_AC Register (Offset = 54h) [Reset = 00000FFh]

EPWM7\_AC is shown in [Figure 3-325](#) and described in [Table 3-349](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-325. EPWM7\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-349. EPWM7\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.24 EPWM8\_AC Register (Offset = 56h) [Reset = 00000FFh]

EPWM8\_AC is shown in [Figure 3-326](#) and described in [Table 3-350](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-326. EPWM8\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-350. EPWM8\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.25 EPWM9\_AC Register (Offset = 58h) [Reset = 00000FFh]

EPWM9\_AC is shown in [Figure 3-327](#) and described in [Table 3-351](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-327. EPWM9\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-351. EPWM9\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.26 EPWM10\_AC Register (Offset = 5Ah) [Reset = 00000FFh]

EPWM10\_AC is shown in [Figure 3-328](#) and described in [Table 3-352](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-328. EPWM10\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-352. EPWM10\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.27 EPWM11\_AC Register (Offset = 5Ch) [Reset = 00000FFh]

EPWM11\_AC is shown in [Figure 3-329](#) and described in [Table 3-353](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-329. EPWM11\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-353. EPWM11\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.28 EPWM12\_AC Register (Offset = 5Eh) [Reset = 00000FFh]

EPWM12\_AC is shown in [Figure 3-330](#) and described in [Table 3-354](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-330. EPWM12\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-354. EPWM12\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.29 EPWM13\_AC Register (Offset = 60h) [Reset = 00000FFh]

EPWM13\_AC is shown in [Figure 3-331](#) and described in [Table 3-355](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-331. EPWM13\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-355. EPWM13\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.30 EPWM14\_AC Register (Offset = 62h) [Reset = 00000FFh]

EPWM14\_AC is shown in [Figure 3-332](#) and described in [Table 3-356](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-332. EPWM14\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-356. EPWM14\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.31 EPWM15\_AC Register (Offset = 64h) [Reset = 00000FFh]

EPWM15\_AC is shown in [Figure 3-333](#) and described in [Table 3-357](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-333. EPWM15\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-357. EPWM15\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.32 EPWM16\_AC Register (Offset = 66h) [Reset = 00000FFh]

EPWM16\_AC is shown in [Figure 3-334](#) and described in [Table 3-358](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-334. EPWM16\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-358. EPWM16\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.33 EPWM17\_AC Register (Offset = 68h) [Reset = 00000FFh]

EPWM17\_AC is shown in [Figure 3-335](#) and described in [Table 3-359](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-335. EPWM17\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-359. EPWM17\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.34 EPWM18\_AC Register (Offset = 6Ah) [Reset = 00000FFh]

EPWM18\_AC is shown in [Figure 3-336](#) and described in [Table 3-360](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-336. EPWM18\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-360. EPWM18\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.35 EQEP1\_AC Register (Offset = 70h) [Reset = 00000FFh]

EQEP1\_AC is shown in [Figure 3-337](#) and described in [Table 3-361](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-337. EQEP1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-361. EQEP1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.36 EQEP2\_AC Register (Offset = 72h) [Reset = 00000FFh]

EQEP2\_AC is shown in [Figure 3-338](#) and described in [Table 3-362](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-338. EQEP2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-362. EQEP2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.37 EQEP3\_AC Register (Offset = 74h) [Reset = 00000FFh]

EQEP3\_AC is shown in [Figure 3-339](#) and described in [Table 3-363](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-339. EQEP3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-363. EQEP3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.38 EQEP4\_AC Register (Offset = 76h) [Reset = 00000FFh]

EQEP4\_AC is shown in [Figure 3-340](#) and described in [Table 3-364](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-340. EQEP4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-364. EQEP4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.39 EQEP5\_AC Register (Offset = 78h) [Reset = 00000FFh]

EQEP5\_AC is shown in [Figure 3-341](#) and described in [Table 3-365](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-341. EQEP5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-365. EQEP5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.40 EQEP6\_AC Register (Offset = 7Ah) [Reset = 00000FFh]

EQEP6\_AC is shown in [Figure 3-342](#) and described in [Table 3-366](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-342. EQEP6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-366. EQEP6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.41 ECAP1\_AC Register (Offset = 80h) [Reset = 00000FFh]

ECAP1\_AC is shown in [Figure 3-343](#) and described in [Table 3-367](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-343. ECAP1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-367. ECAP1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.42 ECAP2\_AC Register (Offset = 82h) [Reset = 00000FFh]

ECAP2\_AC is shown in [Figure 3-344](#) and described in [Table 3-368](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-344. ECAP2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-368. ECAP2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.43 ECAP3\_AC Register (Offset = 84h) [Reset = 00000FFh]

ECAP3\_AC is shown in [Figure 3-345](#) and described in [Table 3-369](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-345. ECAP3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-369. ECAP3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.44 ECAP4\_AC Register (Offset = 86h) [Reset = 00000FFh]

ECAP4\_AC is shown in [Figure 3-346](#) and described in [Table 3-370](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-346. ECAP4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-370. ECAP4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.45 ECAP5\_AC Register (Offset = 88h) [Reset = 00000FFh]

ECAP5\_AC is shown in [Figure 3-347](#) and described in [Table 3-371](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-347. ECAP5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-371. ECAP5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.46 ECAP6\_AC Register (Offset = 8Ah) [Reset = 00000FFh]

ECAP6\_AC is shown in [Figure 3-348](#) and described in [Table 3-372](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-348. ECAP6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-372. ECAP6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.47 ECAP7\_AC Register (Offset = 8Ch) [Reset = 00000FFh]

ECAP7\_AC is shown in [Figure 3-349](#) and described in [Table 3-373](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-349. ECAP7\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-373. ECAP7\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.48 SDFM1\_AC Register (Offset = A8h) [Reset = 00000FFh]

SDFM1\_AC is shown in [Figure 3-350](#) and described in [Table 3-374](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-350. SDFM1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-374. SDFM1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.49 SDFM2\_AC Register (Offset = AAh) [Reset = 00000FFh]

SDFM2\_AC is shown in [Figure 3-351](#) and described in [Table 3-375](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-351. SDFM2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-375. SDFM2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.50 SDFM3\_AC Register (Offset = ACh) [Reset = 00000FFh]

SDFM3\_AC is shown in [Figure 3-352](#) and described in [Table 3-376](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-352. SDFM3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-376. SDFM3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.51 SDFM4\_AC Register (Offset = AEh) [Reset = 00000FFh]

SDFM4\_AC is shown in [Figure 3-353](#) and described in [Table 3-377](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-353. SDFM4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-377. SDFM4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.52 CLB1\_AC Register (Offset = B0h) [Reset = 00000FFh]

CLB1\_AC is shown in [Figure 3-354](#) and described in [Table 3-378](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-354. CLB1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-378. CLB1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.53 CLB2\_AC Register (Offset = B2h) [Reset = 00000FFh]

CLB2\_AC is shown in [Figure 3-355](#) and described in [Table 3-379](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-355. CLB2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-379. CLB2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.54 CLB3\_AC Register (Offset = B4h) [Reset = 00000FFh]

CLB3\_AC is shown in [Figure 3-356](#) and described in [Table 3-380](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-356. CLB3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-380. CLB3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.55 CLB4\_AC Register (Offset = B6h) [Reset = 00000FFh]

CLB4\_AC is shown in [Figure 3-357](#) and described in [Table 3-381](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-357. CLB4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-381. CLB4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.56 CLB5\_AC Register (Offset = B8h) [Reset = 00000FFh]

CLB5\_AC is shown in [Figure 3-358](#) and described in [Table 3-382](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-358. CLB5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-382. CLB5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.57 CLB6\_AC Register (Offset = BAh) [Reset = 00000FFh]

CLB6\_AC is shown in [Figure 3-359](#) and described in [Table 3-383](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-359. CLB6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-383. CLB6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.58 SCIA\_AC Register (Offset = 100h) [Reset = 00000FFh]

SCIA\_AC is shown in [Figure 3-360](#) and described in [Table 3-384](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-360. SCIA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-384. SCIA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.59 SCIB\_AC Register (Offset = 102h) [Reset = 00000FFh]

SCIB\_AC is shown in [Figure 3-361](#) and described in [Table 3-385](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-361. SCIB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-385. SCIB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.60 SPIA\_AC Register (Offset = 110h) [Reset = 00000FFh]

SPIA\_AC is shown in [Figure 3-362](#) and described in [Table 3-386](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-362. SPIA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-386. SPIA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.61 SPIB\_AC Register (Offset = 112h) [Reset = 00000FFh]

SPIB\_AC is shown in [Figure 3-363](#) and described in [Table 3-387](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-363. SPIB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-387. SPIB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.62 SPIC\_AC Register (Offset = 114h) [Reset = 00000FFh]

SPIC\_AC is shown in [Figure 3-364](#) and described in [Table 3-388](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-364. SPIC\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-388. SPIC\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.63 SPID\_AC Register (Offset = 116h) [Reset = 00000FFh]

SPID\_AC is shown in [Figure 3-365](#) and described in [Table 3-389](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-365. SPID\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-389. SPID\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.64 I2CA\_AC Register (Offset = 120h) [Reset = 00000FFh]

I2CA\_AC is shown in [Figure 3-366](#) and described in [Table 3-390](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-366. I2CA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-390. I2CA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.65 I2CB\_AC Register (Offset = 122h) [Reset = 00000FFh]

I2CB\_AC is shown in [Figure 3-367](#) and described in [Table 3-391](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-367. I2CB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-391. I2CB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.66 PMBUS\_A\_AC Register (Offset = 130h) [Reset = 00000FFh]

PMBUS\_A\_AC is shown in [Figure 3-368](#) and described in [Table 3-392](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-368. PMBUS\_A\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-392. PMBUS\_A\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.67 LIN\_A\_AC Register (Offset = 138h) [Reset = 00000FFh]

LIN\_A\_AC is shown in [Figure 3-369](#) and described in [Table 3-393](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-369. LIN\_A\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-393. LIN\_A\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.68 LIN\_B\_AC Register (Offset = 13Ah) [Reset = 00000FFh]

LIN\_B\_AC is shown in [Figure 3-370](#) and described in [Table 3-394](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-370. LIN\_B\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-394. LIN\_B\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.69 DCANA\_AC Register (Offset = 140h) [Reset = 00000FFh]

DCANA\_AC is shown in [Figure 3-371](#) and described in [Table 3-395](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-371. DCANA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-395. DCANA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.70 MCANA\_AC Register (Offset = 148h) [Reset = 00000FFh]

MCANA\_AC is shown in [Figure 3-372](#) and described in [Table 3-396](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-372. MCANA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-396. MCANA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.71 MCANB\_AC Register (Offset = 14Ah) [Reset = 00000FFh]

MCANB\_AC is shown in [Figure 3-373](#) and described in [Table 3-397](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-373. MCANB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-397. MCANB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.72 FSIATX\_AC Register (Offset = 158h) [Reset = 00000FFh]

FSIATX\_AC is shown in [Figure 3-374](#) and described in [Table 3-398](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-374. FSIATX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-398. FSIATX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.73 FSIARX\_AC Register (Offset = 15Ah) [Reset = 00000FFh]

FSIARX\_AC is shown in [Figure 3-375](#) and described in [Table 3-399](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-375. FSIARX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-399. FSIARX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.74 FSIBTX\_AC Register (Offset = 15Ch) [Reset = 00000FFh]

FSIBTX\_AC is shown in [Figure 3-376](#) and described in [Table 3-400](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-376. FSIBTX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-400. FSIBTX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.75 FSIBRX\_AC Register (Offset = 15Eh) [Reset = 00000FFh]

FSIBRX\_AC is shown in [Figure 3-377](#) and described in [Table 3-401](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-377. FSIBRX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-401. FSIBRX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.76 FSICRX\_AC Register (Offset = 162h) [Reset = 00000FFh]

FSICRX\_AC is shown in [Figure 3-378](#) and described in [Table 3-402](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-378. FSICRX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-402. FSICRX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.77 FSIDRX\_AC Register (Offset = 166h) [Reset = 00000FFh]

FSIDRX\_AC is shown in [Figure 3-379](#) and described in [Table 3-403](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-379. FSIDRX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-403. FSIDRX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.78 USBA\_AC Register (Offset = 18Ah) [Reset = 00000FFh]

USBA\_AC is shown in [Figure 3-380](#) and described in [Table 3-404](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-380. USBA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-404. USBA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.79 HRPWM0\_AC Register (Offset = 1B2h) [Reset = 00000FFh]

HRPWM0\_AC is shown in [Figure 3-381](#) and described in [Table 3-405](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-381. HRPWM0\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-405. HRPWM0\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.17.80 HRPWM1\_AC Register (Offset = 1B4h) [Reset = 00000FFh]

HRPWM1\_AC is shown in [Figure 3-382](#) and described in [Table 3-406](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-382. HRPWM1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-406. HRPWM1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.81 HRPWM2\_AC Register (Offset = 1B6h) [Reset = 00000FFh]

HRPWM2\_AC is shown in [Figure 3-383](#) and described in [Table 3-407](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-383. HRPWM2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-407. HRPWM2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.82 ETHERCAT\_AC Register (Offset = 1B8h) [Reset = 00000FFh]

ETHERCAT\_AC is shown in [Figure 3-384](#) and described in [Table 3-408](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-384. ETHERCAT\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-408. ETHERCAT\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.83 AESA\_AC Register (Offset = 1BCh) [Reset = 00000FFh]

AESA\_AC is shown in [Figure 3-385](#) and described in [Table 3-409](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-385. AESA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-409. AESA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.84 UARTA\_AC Register (Offset = 1BEh) [Reset = 00000FFh]

UARTA\_AC is shown in [Figure 3-386](#) and described in [Table 3-410](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-386. UARTA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-410. UARTA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.85 UARTB\_AC Register (Offset = 1C0h) [Reset = 00000FFh]

UARTB\_AC is shown in [Figure 3-387](#) and described in [Table 3-411](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-387. UARTB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-411. UARTB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.17.86 PERIPH\_AC\_LOCK Register (Offset = 1FEh) [Reset = 0000000h]

PERIPH\_AC\_LOCK is shown in [Figure 3-388](#) and described in [Table 3-412](#).

Return to the [Summary Table](#).

Based on status bit control the Access registers are either RD/WR or RD only.

**Figure 3-388. PERIPH\_AC\_LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK_AC_WR
R-0-0h							R/WOnce-0h

**Table 3-412. PERIPH\_AC\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	LOCK_AC_WR	R/WOnce	0h	Defines Access control definition for the CPU1 as: 1: Access Control registers are Read Only 0: Read/Write Access allowed to Access Control registers. Writing '1' sets the bit, writing '0' has no effect. Reset type: CPUx.SYSRSn

### 3.18.18 CPU2\_PERIPH\_AC\_REGS Registers

Table 3-413 lists the memory-mapped registers for the CPU2\_PERIPH\_AC\_REGS registers. All register offset addresses not listed in Table 3-413 should be considered as reserved locations and the register contents should not be modified.

**Table 3-413. CPU2\_PERIPH\_AC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ADCA_AC	ADCA Controller Access Control Register	EALLOW	<a href="#">Go</a>
2h	ADCB_AC	ADCB Controller Access Control Register	EALLOW	<a href="#">Go</a>
4h	ADCC_AC	ADCC Controller Access Control Register	EALLOW	<a href="#">Go</a>
10h	CMPSS1_AC	CMPSS1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
12h	CMPSS2_AC	CMPSS2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
14h	CMPSS3_AC	CMPSS3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
16h	CMPSS4_AC	CMPSS4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
18h	CMPSS5_AC	CMPSS5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
1Ah	CMPSS6_AC	CMPSS6 Controller Access Control Register	EALLOW	<a href="#">Go</a>
1Ch	CMPSS7_AC	CMPSS7 Controller Access Control Register	EALLOW	<a href="#">Go</a>
1Eh	CMPSS8_AC	CMPSS8 Controller Access Control Register	EALLOW	<a href="#">Go</a>
20h	CMPSS9_AC	CMPSS9 Controller Access Control Register	EALLOW	<a href="#">Go</a>
22h	CMPSS10_AC	CMPSS10 Controller Access Control Register	EALLOW	<a href="#">Go</a>
24h	CMPSS11_AC	CMPSS11 Controller Access Control Register	EALLOW	<a href="#">Go</a>
28h	DACA_AC	DACA Controller Access Control Register	EALLOW	<a href="#">Go</a>
2Ch	DACC_AC	DACC Controller Access Control Register	EALLOW	<a href="#">Go</a>
48h	EPWM1_AC	EPWM1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
4Ah	EPWM2_AC	EPWM2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
4Ch	EPWM3_AC	EPWM3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
4Eh	EPWM4_AC	EPWM4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
50h	EPWM5_AC	EPWM5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
52h	EPWM6_AC	EPWM6 Controller Access Control Register	EALLOW	<a href="#">Go</a>
54h	EPWM7_AC	EPWM7 Controller Access Control Register	EALLOW	<a href="#">Go</a>
56h	EPWM8_AC	EPWM8 Controller Access Control Register	EALLOW	<a href="#">Go</a>
58h	EPWM9_AC	EPWM9 Controller Access Control Register	EALLOW	<a href="#">Go</a>
5Ah	EPWM10_AC	EPWM10 Controller Access Control Register	EALLOW	<a href="#">Go</a>
5Ch	EPWM11_AC	EPWM11 Controller Access Control Register	EALLOW	<a href="#">Go</a>
5Eh	EPWM12_AC	EPWM12 Controller Access Control Register	EALLOW	<a href="#">Go</a>
60h	EPWM13_AC	EPWM13 Controller Access Control Register	EALLOW	<a href="#">Go</a>
62h	EPWM14_AC	EPWM14 Controller Access Control Register	EALLOW	<a href="#">Go</a>
64h	EPWM15_AC	EPWM15 Controller Access Control Register	EALLOW	<a href="#">Go</a>
66h	EPWM16_AC	EPWM16 Controller Access Control Register	EALLOW	<a href="#">Go</a>
68h	EPWM17_AC	EPWM17 Controller Access Control Register	EALLOW	<a href="#">Go</a>
6Ah	EPWM18_AC	EPWM18 Controller Access Control Register	EALLOW	<a href="#">Go</a>
70h	EQEP1_AC	EQEP1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
72h	EQEP2_AC	EQEP2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
74h	EQEP3_AC	EQEP3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
76h	EQEP4_AC	EQEP4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
78h	EQEP5_AC	EQEP5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
7Ah	EQEP6_AC	EQEP6 Controller Access Control Register	EALLOW	<a href="#">Go</a>



**Table 3-413. CPU2\_PERIPH\_AC\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
80h	ECAP1_AC	ECAP1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
82h	ECAP2_AC	ECAP2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
84h	ECAP3_AC	ECAP3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
86h	ECAP4_AC	ECAP4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
88h	ECAP5_AC	ECAP5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
8Ah	ECAP6_AC	ECAP6 Controller Access Control Register	EALLOW	<a href="#">Go</a>
8Ch	ECAP7_AC	ECAP7 Controller Access Control Register	EALLOW	<a href="#">Go</a>
A8h	SDFM1_AC	SDFM1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
AAh	SDFM2_AC	SDFM2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
ACh	SDFM3_AC	SDFM3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
A Eh	SDFM4_AC	SDFM4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B0h	CLB1_AC	CLB1 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B2h	CLB2_AC	CLB2 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B4h	CLB3_AC	CLB3 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B6h	CLB4_AC	CLB4 Controller Access Control Register	EALLOW	<a href="#">Go</a>
B8h	CLB5_AC	CLB5 Controller Access Control Register	EALLOW	<a href="#">Go</a>
BAh	CLB6_AC	CLB6 Controller Access Control Register	EALLOW	<a href="#">Go</a>
100h	SCIA_AC	SCIA Controller Access Control Register	EALLOW	<a href="#">Go</a>
102h	SCIB_AC	SCIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
110h	SPIA_AC	SPIA Controller Access Control Register	EALLOW	<a href="#">Go</a>
112h	SPIB_AC	SPIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
114h	SPIC_AC	SPIC Controller Access Control Register	EALLOW	<a href="#">Go</a>
116h	SPID_AC	SPID Controller Access Control Register	EALLOW	<a href="#">Go</a>
120h	I2CA_AC	I2CA Controller Access Control Register	EALLOW	<a href="#">Go</a>
122h	I2CB_AC	I2CB Controller Access Control Register	EALLOW	<a href="#">Go</a>
130h	PMBUS_A_AC	PMBUSA Controller Access Control Register	EALLOW	<a href="#">Go</a>
138h	LIN_A_AC	LINA Controller Access Control Register	EALLOW	<a href="#">Go</a>
13Ah	LIN_B_AC	LINB Controller Access Control Register	EALLOW	<a href="#">Go</a>
140h	DCANA_AC	DCANA Controller Access Control Register	EALLOW	<a href="#">Go</a>
148h	MCANA_AC	MCANA Controller Access Control Register	EALLOW	<a href="#">Go</a>
14Ah	MCANB_AC	MCANB Controller Access Control Register	EALLOW	<a href="#">Go</a>
158h	FSIATX_AC	FSIA Controller Access Control Register	EALLOW	<a href="#">Go</a>
15Ah	FSIARX_AC	FSIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
15Ch	FSIBTX_AC	FSIC Controller Access Control Register	EALLOW	<a href="#">Go</a>
15 Eh	FSIBRX_AC	FSID Controller Access Control Register	EALLOW	<a href="#">Go</a>
162h	FSICRX_AC	FSIB Controller Access Control Register	EALLOW	<a href="#">Go</a>
166h	FSIDRX_AC	FSID Controller Access Control Register	EALLOW	<a href="#">Go</a>
18Ah	USBA_AC	USBA Controller Access Control Register	EALLOW	<a href="#">Go</a>
1B2h	HRPWM0_AC	HRPWM Controller Access Control Register	EALLOW	<a href="#">Go</a>
1B4h	HRPWM1_AC	HRPWM Controller Access Control Register	EALLOW	<a href="#">Go</a>
1B6h	HRPWM2_AC	HRPWM Controller Access Control Register	EALLOW	<a href="#">Go</a>
1B8h	ETHERCAT_AC	ETHERCAT Controller Access Control Register	EALLOW	<a href="#">Go</a>
1BCh	AESA_AC	AES Controller Access Control Register	EALLOW	<a href="#">Go</a>
1BEh	UARTA_AC	UART Controller Access Control Register	EALLOW	<a href="#">Go</a>
1C0h	UARTB_AC	UART Controller Access Control Register	EALLOW	<a href="#">Go</a>

**Table 3-413. CPU2\_PERIPH\_AC\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
1FEh	PERIPH_AC_LOCK	Lock Register to stop Write access to peripheral Access register.	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 3-414](#) shows the codes that are used for access types in this section.

**Table 3-414. CPU2\_PERIPH\_AC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.18.1 ADCA\_AC Register (Offset = 0h) [Reset = 00000FFh]

ADCA\_AC is shown in [Figure 3-389](#) and described in [Table 3-415](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-389. ADCA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-415. ADCA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.2 ADCB\_AC Register (Offset = 2h) [Reset = 00000FFh]

ADCB\_AC is shown in [Figure 3-390](#) and described in [Table 3-416](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-390. ADCB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-416. ADCB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.3 ADCC\_AC Register (Offset = 4h) [Reset = 00000FFh]

ADCC\_AC is shown in [Figure 3-391](#) and described in [Table 3-417](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-391. ADCC\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-417. ADCC\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.4 CMPSS1\_AC Register (Offset = 10h) [Reset = 00000FFh]

CMPSS1\_AC is shown in [Figure 3-392](#) and described in [Table 3-418](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-392. CMPSS1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-418. CMPSS1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.5 CMPSS2\_AC Register (Offset = 12h) [Reset = 00000FFh]

CMPSS2\_AC is shown in [Figure 3-393](#) and described in [Table 3-419](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-393. CMPSS2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-419. CMPSS2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.6 CMPSS3\_AC Register (Offset = 14h) [Reset = 00000FFh]

CMPSS3\_AC is shown in [Figure 3-394](#) and described in [Table 3-420](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-394. CMPSS3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-420. CMPSS3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.7 CMPSS4\_AC Register (Offset = 16h) [Reset = 00000FFh]

CMPSS4\_AC is shown in [Figure 3-395](#) and described in [Table 3-421](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-395. CMPSS4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-421. CMPSS4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.8 CMPSS5\_AC Register (Offset = 18h) [Reset = 00000FFh]

CMPSS5\_AC is shown in [Figure 3-396](#) and described in [Table 3-422](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-396. CMPSS5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-422. CMPSS5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.9 CMPSS6\_AC Register (Offset = 1Ah) [Reset = 00000FFh]

CMPSS6\_AC is shown in [Figure 3-397](#) and described in [Table 3-423](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-397. CMPSS6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-423. CMPSS6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.10 CMPSS7\_AC Register (Offset = 1Ch) [Reset = 00000FFh]

CMPSS7\_AC is shown in [Figure 3-398](#) and described in [Table 3-424](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-398. CMPSS7\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-424. CMPSS7\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.11 CMPSS8\_AC Register (Offset = 1Eh) [Reset = 00000FFh]

CMPSS8\_AC is shown in [Figure 3-399](#) and described in [Table 3-425](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-399. CMPSS8\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-425. CMPSS8\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.12 CMPSS9\_AC Register (Offset = 20h) [Reset = 00000FFh]

CMPSS9\_AC is shown in [Figure 3-400](#) and described in [Table 3-426](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-400. CMPSS9\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-426. CMPSS9\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.13 CMPSS10\_AC Register (Offset = 22h) [Reset = 00000FFh]

CMPSS10\_AC is shown in [Figure 3-401](#) and described in [Table 3-427](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-401. CMPSS10\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-427. CMPSS10\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.14 CMPSS11\_AC Register (Offset = 24h) [Reset = 00000FFh]

CMPSS11\_AC is shown in [Figure 3-402](#) and described in [Table 3-428](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-402. CMPSS11\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-428. CMPSS11\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.15 DACA\_AC Register (Offset = 28h) [Reset = 00000FFh]

DACA\_AC is shown in [Figure 3-403](#) and described in [Table 3-429](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-403. DACA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-429. DACA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.16 DACC\_AC Register (Offset = 2Ch) [Reset = 00000FFh]

DACC\_AC is shown in [Figure 3-404](#) and described in [Table 3-430](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-404. DACC\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-430. DACC\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.17 EPWM1\_AC Register (Offset = 48h) [Reset = 00000FFh]

EPWM1\_AC is shown in [Figure 3-405](#) and described in [Table 3-431](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-405. EPWM1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-431. EPWM1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.18 EPWM2\_AC Register (Offset = 4Ah) [Reset = 00000FFh]

EPWM2\_AC is shown in [Figure 3-406](#) and described in [Table 3-432](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-406. EPWM2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-432. EPWM2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.19 EPWM3\_AC Register (Offset = 4Ch) [Reset = 00000FFh]

EPWM3\_AC is shown in [Figure 3-407](#) and described in [Table 3-433](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-407. EPWM3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-433. EPWM3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.20 EPWM4\_AC Register (Offset = 4Eh) [Reset = 00000FFh]

EPWM4\_AC is shown in [Figure 3-408](#) and described in [Table 3-434](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-408. EPWM4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-434. EPWM4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.21 EPWM5\_AC Register (Offset = 50h) [Reset = 00000FFh]

EPWM5\_AC is shown in [Figure 3-409](#) and described in [Table 3-435](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-409. EPWM5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-435. EPWM5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.22 EPWM6\_AC Register (Offset = 52h) [Reset = 00000FFh]

EPWM6\_AC is shown in [Figure 3-410](#) and described in [Table 3-436](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-410. EPWM6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-436. EPWM6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.23 EPWM7\_AC Register (Offset = 54h) [Reset = 00000FFh]

EPWM7\_AC is shown in [Figure 3-411](#) and described in [Table 3-437](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-411. EPWM7\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-437. EPWM7\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.24 EPWM8\_AC Register (Offset = 56h) [Reset = 00000FFh]

EPWM8\_AC is shown in [Figure 3-412](#) and described in [Table 3-438](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-412. EPWM8\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-438. EPWM8\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.25 EPWM9\_AC Register (Offset = 58h) [Reset = 00000FFh]

EPWM9\_AC is shown in [Figure 3-413](#) and described in [Table 3-439](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-413. EPWM9\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-439. EPWM9\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.26 EPWM10\_AC Register (Offset = 5Ah) [Reset = 00000FFh]

EPWM10\_AC is shown in [Figure 3-414](#) and described in [Table 3-440](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-414. EPWM10\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-440. EPWM10\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.27 EPWM11\_AC Register (Offset = 5Ch) [Reset = 00000FFh]

EPWM11\_AC is shown in [Figure 3-415](#) and described in [Table 3-441](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-415. EPWM11\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-441. EPWM11\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.28 EPWM12\_AC Register (Offset = 5Eh) [Reset = 00000FFh]

EPWM12\_AC is shown in [Figure 3-416](#) and described in [Table 3-442](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-416. EPWM12\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-442. EPWM12\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.29 EPWM13\_AC Register (Offset = 60h) [Reset = 00000FFh]

EPWM13\_AC is shown in [Figure 3-417](#) and described in [Table 3-443](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-417. EPWM13\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-443. EPWM13\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.30 EPWM14\_AC Register (Offset = 62h) [Reset = 00000FFh]

EPWM14\_AC is shown in [Figure 3-418](#) and described in [Table 3-444](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-418. EPWM14\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-444. EPWM14\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.31 EPWM15\_AC Register (Offset = 64h) [Reset = 00000FFh]

EPWM15\_AC is shown in [Figure 3-419](#) and described in [Table 3-445](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-419. EPWM15\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-445. EPWM15\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.32 EPWM16\_AC Register (Offset = 66h) [Reset = 00000FFh]

EPWM16\_AC is shown in [Figure 3-420](#) and described in [Table 3-446](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-420. EPWM16\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-446. EPWM16\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.33 EPWM17\_AC Register (Offset = 68h) [Reset = 00000FFh]

EPWM17\_AC is shown in [Figure 3-421](#) and described in [Table 3-447](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-421. EPWM17\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-447. EPWM17\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.34 EPWM18\_AC Register (Offset = 6Ah) [Reset = 00000FFh]

EPWM18\_AC is shown in [Figure 3-422](#) and described in [Table 3-448](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-422. EPWM18\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-448. EPWM18\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.35 EQEP1\_AC Register (Offset = 70h) [Reset = 00000FFh]

EQEP1\_AC is shown in [Figure 3-423](#) and described in [Table 3-449](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-423. EQEP1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-449. EQEP1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.36 EQEP2\_AC Register (Offset = 72h) [Reset = 00000FFh]

EQEP2\_AC is shown in [Figure 3-424](#) and described in [Table 3-450](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-424. EQEP2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-450. EQEP2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.37 EQEP3\_AC Register (Offset = 74h) [Reset = 00000FFh]

EQEP3\_AC is shown in [Figure 3-425](#) and described in [Table 3-451](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-425. EQEP3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-451. EQEP3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.38 EQEP4\_AC Register (Offset = 76h) [Reset = 00000FFh]

EQEP4\_AC is shown in [Figure 3-426](#) and described in [Table 3-452](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-426. EQEP4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-452. EQEP4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.39 EQEP5\_AC Register (Offset = 78h) [Reset = 00000FFh]

EQEP5\_AC is shown in [Figure 3-427](#) and described in [Table 3-453](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-427. EQEP5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-453. EQEP5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.40 EQEP6\_AC Register (Offset = 7Ah) [Reset = 00000FFh]

EQEP6\_AC is shown in [Figure 3-428](#) and described in [Table 3-454](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-428. EQEP6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-454. EQEP6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.41 ECAP1\_AC Register (Offset = 80h) [Reset = 00000FFh]

ECAP1\_AC is shown in [Figure 3-429](#) and described in [Table 3-455](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-429. ECAP1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-455. ECAP1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.42 ECAP2\_AC Register (Offset = 82h) [Reset = 00000FFh]

ECAP2\_AC is shown in [Figure 3-430](#) and described in [Table 3-456](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-430. ECAP2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-456. ECAP2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.43 ECAP3\_AC Register (Offset = 84h) [Reset = 00000FFh]

ECAP3\_AC is shown in [Figure 3-431](#) and described in [Table 3-457](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-431. ECAP3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-457. ECAP3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.44 ECAP4\_AC Register (Offset = 86h) [Reset = 00000FFh]

ECAP4\_AC is shown in [Figure 3-432](#) and described in [Table 3-458](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-432. ECAP4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-458. ECAP4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.45 ECAP5\_AC Register (Offset = 88h) [Reset = 00000FFh]

ECAP5\_AC is shown in [Figure 3-433](#) and described in [Table 3-459](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-433. ECAP5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-459. ECAP5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.46 ECAP6\_AC Register (Offset = 8Ah) [Reset = 00000FFh]

ECAP6\_AC is shown in [Figure 3-434](#) and described in [Table 3-460](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-434. ECAP6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-460. ECAP6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.47 ECAP7\_AC Register (Offset = 8Ch) [Reset = 00000FFh]

ECAP7\_AC is shown in [Figure 3-435](#) and described in [Table 3-461](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-435. ECAP7\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-461. ECAP7\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.48 SDFM1\_AC Register (Offset = A8h) [Reset = 00000FFh]

SDFM1\_AC is shown in [Figure 3-436](#) and described in [Table 3-462](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-436. SDFM1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-462. SDFM1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.49 SDFM2\_AC Register (Offset = AAh) [Reset = 00000FFh]

SDFM2\_AC is shown in [Figure 3-437](#) and described in [Table 3-463](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-437. SDFM2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-463. SDFM2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.50 SDFM3\_AC Register (Offset = ACh) [Reset = 00000FFh]

SDFM3\_AC is shown in [Figure 3-438](#) and described in [Table 3-464](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-438. SDFM3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-464. SDFM3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.51 SDFM4\_AC Register (Offset = AEh) [Reset = 00000FFh]

SDFM4\_AC is shown in [Figure 3-439](#) and described in [Table 3-465](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-439. SDFM4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-465. SDFM4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.52 CLB1\_AC Register (Offset = B0h) [Reset = 00000FFh]

CLB1\_AC is shown in [Figure 3-440](#) and described in [Table 3-466](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-440. CLB1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-466. CLB1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.53 CLB2\_AC Register (Offset = B2h) [Reset = 00000FFh]

CLB2\_AC is shown in [Figure 3-441](#) and described in [Table 3-467](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-441. CLB2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-467. CLB2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.54 CLB3\_AC Register (Offset = B4h) [Reset = 00000FFh]

CLB3\_AC is shown in [Figure 3-442](#) and described in [Table 3-468](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-442. CLB3\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-468. CLB3\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.55 CLB4\_AC Register (Offset = B6h) [Reset = 00000FFh]

CLB4\_AC is shown in [Figure 3-443](#) and described in [Table 3-469](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-443. CLB4\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-469. CLB4\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.56 CLB5\_AC Register (Offset = B8h) [Reset = 00000FFh]

CLB5\_AC is shown in [Figure 3-444](#) and described in [Table 3-470](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-444. CLB5\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-470. CLB5\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.57 CLB6\_AC Register (Offset = BAh) [Reset = 00000FFh]

CLB6\_AC is shown in [Figure 3-445](#) and described in [Table 3-471](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-445. CLB6\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-471. CLB6\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.58 SCIA\_AC Register (Offset = 100h) [Reset = 00000FFh]

SCIA\_AC is shown in [Figure 3-446](#) and described in [Table 3-472](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-446. SCIA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-472. SCIA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.59 SCIB\_AC Register (Offset = 102h) [Reset = 00000FFh]

SCIB\_AC is shown in [Figure 3-447](#) and described in [Table 3-473](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-447. SCIB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-473. SCIB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.60 SPIA\_AC Register (Offset = 110h) [Reset = 00000FFh]

SPIA\_AC is shown in [Figure 3-448](#) and described in [Table 3-474](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-448. SPIA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-474. SPIA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.61 SPIB\_AC Register (Offset = 112h) [Reset = 00000FFh]

SPIB\_AC is shown in [Figure 3-449](#) and described in [Table 3-475](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-449. SPIB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-475. SPIB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.62 SPIC\_AC Register (Offset = 114h) [Reset = 00000FFh]

SPIC\_AC is shown in [Figure 3-450](#) and described in [Table 3-476](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-450. SPIC\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-476. SPIC\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.63 SPID\_AC Register (Offset = 116h) [Reset = 00000FFh]

SPID\_AC is shown in [Figure 3-451](#) and described in [Table 3-477](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-451. SPID\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-477. SPID\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.64 I2CA\_AC Register (Offset = 120h) [Reset = 00000FFh]

I2CA\_AC is shown in [Figure 3-452](#) and described in [Table 3-478](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-452. I2CA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-478. I2CA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.65 I2CB\_AC Register (Offset = 122h) [Reset = 00000FFh]

I2CB\_AC is shown in [Figure 3-453](#) and described in [Table 3-479](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-453. I2CB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-479. I2CB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	RESERVED	R/W	3h	Reserved
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.66 PMBUS\_A\_AC Register (Offset = 130h) [Reset = 00000FFh]

PMBUS\_A\_AC is shown in [Figure 3-454](#) and described in [Table 3-480](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-454. PMBUS\_A\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-480. PMBUS\_A\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.67 LIN\_A\_AC Register (Offset = 138h) [Reset = 00000FFh]

LIN\_A\_AC is shown in [Figure 3-455](#) and described in [Table 3-481](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-455. LIN\_A\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-481. LIN\_A\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.68 LIN\_B\_AC Register (Offset = 13Ah) [Reset = 00000FFh]

LIN\_B\_AC is shown in [Figure 3-456](#) and described in [Table 3-482](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-456. LIN\_B\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-482. LIN\_B\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.69 DCANA\_AC Register (Offset = 140h) [Reset = 00000FFh]

DCANA\_AC is shown in [Figure 3-457](#) and described in [Table 3-483](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-457. DCANA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-483. DCANA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.70 MCANA\_AC Register (Offset = 148h) [Reset = 00000FFh]

MCANA\_AC is shown in [Figure 3-458](#) and described in [Table 3-484](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-458. MCANA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-484. MCANA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.71 MCANB\_AC Register (Offset = 14Ah) [Reset = 00000FFh]

MCANB\_AC is shown in [Figure 3-459](#) and described in [Table 3-485](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-459. MCANB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-485. MCANB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.72 FSIATX\_AC Register (Offset = 158h) [Reset = 00000FFh]

FSIATX\_AC is shown in [Figure 3-460](#) and described in [Table 3-486](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-460. FSIATX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-486. FSIATX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.73 FSIARX\_AC Register (Offset = 15Ah) [Reset = 00000FFh]

FSIARX\_AC is shown in [Figure 3-461](#) and described in [Table 3-487](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-461. FSIARX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-487. FSIARX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.74 FSIBTX\_AC Register (Offset = 15Ch) [Reset = 00000FFh]

FSIBTX\_AC is shown in [Figure 3-462](#) and described in [Table 3-488](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-462. FSIBTX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-488. FSIBTX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.75 FSIBRX\_AC Register (Offset = 15Eh) [Reset = 00000FFh]

FSIBRX\_AC is shown in [Figure 3-463](#) and described in [Table 3-489](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-463. FSIBRX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-489. FSIBRX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.76 FSICRX\_AC Register (Offset = 162h) [Reset = 00000FFh]

FSICRX\_AC is shown in [Figure 3-464](#) and described in [Table 3-490](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-464. FSICRX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-490. FSICRX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.77 FSIDRX\_AC Register (Offset = 166h) [Reset = 00000FFh]

FSIDRX\_AC is shown in [Figure 3-465](#) and described in [Table 3-491](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-465. FSIDRX\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-491. FSIDRX\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.78 USBA\_AC Register (Offset = 18Ah) [Reset = 00000FFh]

USBA\_AC is shown in [Figure 3-466](#) and described in [Table 3-492](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-466. USBA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-492. USBA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn



### 3.18.18.79 HRPWM0\_AC Register (Offset = 1B2h) [Reset = 00000FFh]

HRPWM0\_AC is shown in [Figure 3-467](#) and described in [Table 3-493](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-467. HRPWM0\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-493. HRPWM0\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.80 HRPWM1\_AC Register (Offset = 1B4h) [Reset = 00000FFh]

HRPWM1\_AC is shown in [Figure 3-468](#) and described in [Table 3-494](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-468. HRPWM1\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-494. HRPWM1\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.81 HRPWM2\_AC Register (Offset = 1B6h) [Reset = 00000FFh]

HRPWM2\_AC is shown in [Figure 3-469](#) and described in [Table 3-495](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-469. HRPWM2\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		CLA1_ACC		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-495. HRPWM2\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	CLA1_ACC	R/W	3h	Defines Access control definition for the CLA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.82 ETHERCAT\_AC Register (Offset = 1B8h) [Reset = 00000FFh]

ETHERCAT\_AC is shown in [Figure 3-470](#) and described in [Table 3-496](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-470. ETHERCAT\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPU1_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-496. ETHERCAT\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPU1_ACC	R/W	3h	Defines Access control definition for the CPU1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.83 AESA\_AC Register (Offset = 1BCh) [Reset = 00000FFh]

AESA\_AC is shown in [Figure 3-471](#) and described in [Table 3-497](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-471. AESA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-497. AESA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.84 UARTA\_AC Register (Offset = 1BEh) [Reset = 00000FFh]

UARTA\_AC is shown in [Figure 3-472](#) and described in [Table 3-498](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-472. UARTA\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-498. UARTA\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.85 UARTB\_AC Register (Offset = 1C0h) [Reset = 00000FFh]

UARTB\_AC is shown in [Figure 3-473](#) and described in [Table 3-499](#).

Return to the [Summary Table](#).

Based on control settings allows Full, Protected Read, No Access to peripheral from corresponding connected controller.

**Figure 3-473. UARTB\_AC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		DMA1_ACC		RESERVED		CPUx_ACC	
R/W-3h		R/W-3h		R/W-3h		R/W-3h	

**Table 3-499. UARTB\_AC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-6	RESERVED	R/W	3h	Reserved
5-4	DMA1_ACC	R/W	3h	Defines Access control definition for the DMA1 as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn
3-2	RESERVED	R/W	3h	Reserved
1-0	CPUx_ACC	R/W	3h	Defines Access control definition for the CPUx as: 11: Full Access for both read and Write 10: Protected RD Access such that FIFOs, Clear on read registers are not changed + No Write Access 01: Reserved 00: No Read/Write Access to peripheral Reset type: XRSn

### 3.18.18.86 PERIPH\_AC\_LOCK Register (Offset = 1FEh) [Reset = 0000000h]

PERIPH\_AC\_LOCK is shown in [Figure 3-474](#) and described in [Table 3-500](#).

Return to the [Summary Table](#).

Based on status bit control the Access registers are either RD/WR or RD only.

**Figure 3-474. PERIPH\_AC\_LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK_AC_WR
R-0-0h							R/WOnce-0h

**Table 3-500. PERIPH\_AC\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	LOCK_AC_WR	R/WOnce	0h	Defines Access control definition for the CPU1 as: 1: Access Control registers are Read Only 0: Read/Write Access allowed to Access Control registers. Writing '1' sets the bit, writing '0' has no effect. Reset type: CPUx.SYSRSn



### 3.18.19 MEM\_CFG\_REGS Registers

Table 3-501 lists the memory-mapped registers for the MEM\_CFG\_REGS registers. All register offset addresses not listed in Table 3-501 should be considered as reserved locations and the register contents should not be modified.

**Table 3-501. MEM\_CFG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DxLOCK	Dedicated RAM Config Lock Register	EALLOW	<a href="#">Go</a>
2h	DxCOMMIT	Dedicated RAM Config Lock Commit Register	EALLOW	<a href="#">Go</a>
8h	DxACCPROT0	Dedicated RAM Config Register	EALLOW	<a href="#">Go</a>
Ah	DxACCPROT1	Dedicated RAM Config Register	EALLOW	<a href="#">Go</a>
10h	DxTEST	Dedicated RAM TEST Register		<a href="#">Go</a>
12h	DxINIT	Dedicated RAM Init Register	EALLOW	<a href="#">Go</a>
14h	DxINITDONE	Dedicated RAM InitDone Status Register		<a href="#">Go</a>
16h	DxRAMTEST_LOCK	Lock register to Dx RAM TEST registers		<a href="#">Go</a>
20h	LSxLOCK	Local Shared RAM Config Lock Register	EALLOW	<a href="#">Go</a>
22h	LSxCOMMIT	Local Shared RAM Config Lock Commit Register	EALLOW	<a href="#">Go</a>
24h	LSxMSEL	Local Shared RAM Controller Sel Register	EALLOW	<a href="#">Go</a>
26h	LSxCLAPGM	Local Shared RAM Prog/Exe control Register	EALLOW	<a href="#">Go</a>
28h	LSxACCPROT0	Local Shared RAM Config Register 0	EALLOW	<a href="#">Go</a>
2Ah	LSxACCPROT1	Local Shared RAM Config Register 1	EALLOW	<a href="#">Go</a>
2Ch	LSxACCPROT2	Local Shared RAM Config Register 2	EALLOW	<a href="#">Go</a>
30h	LSxTEST	Local Shared RAM TEST Register		<a href="#">Go</a>
32h	LSxINIT	Local Shared RAM Init Register	EALLOW	<a href="#">Go</a>
34h	LSxINITDONE	Local Shared RAM InitDone Status Register		<a href="#">Go</a>
36h	LSxRAMTEST_LOCK	Lock register to LSx RAM TEST registers		<a href="#">Go</a>
40h	GSxLOCK	Global Shared RAM Config Lock Register	EALLOW	<a href="#">Go</a>
42h	GSxCOMMIT	Global Shared RAM Config Lock Commit Register	EALLOW	<a href="#">Go</a>
44h	GSxMSEL	Global Shared RAM Controller Sel Register	EALLOW	<a href="#">Go</a>
48h	GSxACCPROT0	Global Shared RAM Config Register 0	EALLOW	<a href="#">Go</a>
4Ah	GSxACCPROT1	Global Shared RAM Config Register 1	EALLOW	<a href="#">Go</a>
4Ch	GSxACCPROT2	Global Shared RAM Config Register 2	EALLOW	<a href="#">Go</a>
4Eh	GSxACCPROT3	Global Shared RAM Config Register 3	EALLOW	<a href="#">Go</a>
50h	GSxTEST	Global Shared RAM TEST Register		<a href="#">Go</a>
52h	GSxINIT	Global Shared RAM Init Register	EALLOW	<a href="#">Go</a>
54h	GSxINITDONE	Global Shared RAM InitDone Status Register		<a href="#">Go</a>
56h	GSxRAMTEST_LOCK	Lock register to GSx RAM TEST registers		<a href="#">Go</a>
60h	MSGxLOCK	Message RAM Config Lock Register	EALLOW	<a href="#">Go</a>
62h	MSGxCOMMIT	Message RAM Config Lock Commit Register	EALLOW	<a href="#">Go</a>
68h	MSGxACCPROT0	Message RAM Access Protection Register 0	EALLOW	<a href="#">Go</a>
70h	MSGxTEST	Message RAM TEST Register		<a href="#">Go</a>
72h	MSGxINIT	Message RAM Init Register	EALLOW	<a href="#">Go</a>
74h	MSGxINITDONE	Message RAM InitDone Status Register		<a href="#">Go</a>
76h	MSGxRAMTEST_LOCK	Lock register for MSGx RAM TEST Register		<a href="#">Go</a>
A0h	ROM_LOCK	ROM Config Lock Register		<a href="#">Go</a>
A2h	ROM_TEST	ROM TEST Register		<a href="#">Go</a>
A4h	ROM_FORCE_ERROR	ROM Force Error register		<a href="#">Go</a>

**Table 3-501. MEM\_CFG\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
AAh	PERI_MEM_TEST_LOCK	Peripheral Memory Test Lock Register		<a href="#">Go</a>
ACh	PERI_MEM_TEST_CONTROL	Peripheral Memory Test control Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 3-502](#) shows the codes that are used for access types in this section.

**Table 3-502. MEM\_CFG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
WOnce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.19.1 DxLOCK Register (Offset = 0h) [Reset = 0000000h]

DxLOCK is shown in [Figure 3-475](#) and described in [Table 3-503](#).

Return to the [Summary Table](#).

Dedicated RAM Config Lock Register

**Figure 3-475. DxLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							LOCK_PIEVECT
R-0h							R/W-0h
7	6	5	4	3	2	1	0
LOCK_D5	LOCK_D4	LOCK_D3	LOCK_D2	LOCK_D1	LOCK_D0	LOCK_M1	LOCK_M0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-503. DxLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R	0h	Reserved
8	LOCK_PIEVECT	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for PIEVECT RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
7	LOCK_D5	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for D5 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
6	LOCK_D4	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for D4 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
5	LOCK_D3	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for D3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
4	LOCK_D2	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for D2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
3	LOCK_D1	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for D1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

**Table 3-503. DxLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	LOCK_D0	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for D0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
1	LOCK_M1	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for M1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
0	LOCK_M0	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for M0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

### 3.18.19.2 DxCOMMIT Register (Offset = 2h) [Reset = 0000000h]

DxCOMMIT is shown in [Figure 3-476](#) and described in [Table 3-504](#).

Return to the [Summary Table](#).

Dedicated RAM Config Lock Commit Register

**Figure 3-476. DxCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							COMMIT_PIEVECT
R-0h							R/WOnce-0h
7	6	5	4	3	2	1	0
COMMIT_D5	COMMIT_D4	COMMIT_D3	COMMIT_D2	COMMIT_D1	COMMIT_D0	COMMIT_M1	COMMIT_M0
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-504. DxCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R	0h	Reserved
8	COMMIT_PIEVECT	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for PIEVECT RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
7	COMMIT_D5	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for D5 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
6	COMMIT_D4	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for D4 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
5	COMMIT_D3	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for D3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

**Table 3-504. DxCOMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	COMMIT_D2	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for D2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
3	COMMIT_D1	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for D1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
2	COMMIT_D0	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for D0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
1	COMMIT_M1	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for M1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
0	COMMIT_M0	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for M0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in DxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

### 3.18.19.3 DxACCPROT0 Register (Offset = 8h) [Reset = 0000000h]

DxACCPROT0 is shown in [Figure 3-477](#) and described in [Table 3-505](#).

Return to the [Summary Table](#).

Dedicated RAM Config Register

**Figure 3-477. DxACCPROT0 Register**

31	30	29	28	27	26	25	24
RESERVED						CPUWRPROT_ D1	FETCHPROT_ D1
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						CPUWRPROT_ D0	FETCHPROT_ D0
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED						CPUWRPROT_ M1	FETCHPROT_ M1
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_ M0	FETCHPROT_ M0
R-0h						R/W-0h	R/W-0h

**Table 3-505. DxACCPROT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	CPUWRPROT_D1	R/W	0h	CPU Write Protection For D1 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
24	FETCHPROT_D1	R/W	0h	Fetch Protection For D1 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
23-18	RESERVED	R	0h	Reserved
17	CPUWRPROT_D0	R/W	0h	CPU Write Protection For D0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn
16	FETCHPROT_D0	R/W	0h	Fetch Protection For D0 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
15-10	RESERVED	R	0h	Reserved
9	CPUWRPROT_M1	R/W	0h	CPU WR Protection For M1 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn
8	FETCHPROT_M1	R/W	0h	Fetch Protection For M1 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

**Table 3-505. DxACCPROT0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_M0	R/W	0h	CPU WR Protection For M0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn
0	FETCHPROT_M0	R/W	0h	Fetch Protection For M0 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn



### 3.18.19.4 DxACCPROT1 Register (Offset = Ah) [Reset = 0000000h]

DxACCPROT1 is shown in [Figure 3-478](#) and described in [Table 3-506](#).

Return to the [Summary Table](#).

Dedicated RAM Config Register

**Figure 3-478. DxACCPROT1 Register**

31	30	29	28	27	26	25	24
RESERVED						CPUWRPROT_ D5	FETCHPROT_ D5
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						CPUWRPROT_ D4	FETCHPROT_ D4
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED						CPUWRPROT_ D3	FETCHPROT_ D3
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_ D2	FETCHPROT_ D2
R-0h						R/W-0h	R/W-0h

**Table 3-506. DxACCPROT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	CPUWRPROT_D5	R/W	0h	CPU Write Protection For D5 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
24	FETCHPROT_D5	R/W	0h	Fetch Protection For D5 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
23-18	RESERVED	R	0h	Reserved
17	CPUWRPROT_D4	R/W	0h	CPU Write Protection For D4 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn
16	FETCHPROT_D4	R/W	0h	Fetch Protection For D4 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
15-10	RESERVED	R	0h	Reserved
9	CPUWRPROT_D3	R/W	0h	CPU Write Protection For D3 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn
8	FETCHPROT_D3	R/W	0h	Fetch Protection For D3 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

**Table 3-506. DxACCPROT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_D2	R/W	0h	CPU Write Protection For D2 RAM: 0: CPU Writes are allowed. 1: CPU Writes are block. Reset type: SYSRSn
0	FETCHPROT_D2	R/W	0h	Fetch Protection For D2 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

### 3.18.19.5 DxTEST Register (Offset = 10h) [Reset = 0000000h]

DxTEST is shown in [Figure 3-479](#) and described in [Table 3-507](#).

Return to the [Summary Table](#).

Dedicated RAM TEST Register

**Figure 3-479. DxTEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED			
R-0h				R/W-0h			
15	14	13	12	11	10	9	8
TEST_D5		TEST_D4		TEST_D3		TEST_D2	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
TEST_D1		TEST_D0		TEST_M1		TEST_M0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-507. DxTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	TEST_D5	R/W	0h	Selects the different modes for D5 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to ECC bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
13-12	TEST_D4	R/W	0h	Selects the different modes for D4 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to ECC bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
11-10	TEST_D3	R/W	0h	Selects the different modes for D3 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to ECC bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn

**Table 3-507. DxTEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	TEST_D2	R/W	0h	<p>Selects the defferent modes for D2 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to ECC bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
7-6	TEST_D1	R/W	0h	<p>Selects the defferent modes for D1 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to ECC bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
5-4	TEST_D0	R/W	0h	<p>Selects the defferent modes for D0 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to ECC bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
3-2	TEST_M1	R/W	0h	<p>Selects the defferent modes for M1 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to ECC bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
1-0	TEST_M0	R/W	0h	<p>Selects the defferent modes for M0 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to ECC bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>

### 3.18.19.6 DxINIT Register (Offset = 12h) [Reset = 0000000h]

DxINIT is shown in [Figure 3-480](#) and described in [Table 3-508](#).

Return to the [Summary Table](#).

Dedicated RAM Init Register

**Figure 3-480. DxINIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							RESERVED
R-0h							R-0/W1S-0h
7	6	5	4	3	2	1	0
INIT_D5	INIT_D4	INIT_D3	INIT_D2	INIT_D1	INIT_D0	INIT_M1	INIT_M0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-508. DxINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	INIT_D5	R-0/W1S	0h	RAM Initialization control for D5 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
6	INIT_D4	R-0/W1S	0h	RAM Initialization control for D4 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
5	INIT_D3	R-0/W1S	0h	RAM Initialization control for D3 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
4	INIT_D2	R-0/W1S	0h	RAM Initialization control for D2 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
3	INIT_D1	R-0/W1S	0h	RAM Initialization control for D1 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
2	INIT_D0	R-0/W1S	0h	RAM Initialization control for D0 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
1	INIT_M1	R-0/W1S	0h	RAM Initialization control for M1 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

**Table 3-508. DxDINIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INIT_M0	R-0/W1S	0h	RAM Initialization control for M0 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

### 3.18.19.7 DxINITDONE Register (Offset = 14h) [Reset = 0000000h]

DxINITDONE is shown in [Figure 3-481](#) and described in [Table 3-509](#).

Return to the [Summary Table](#).

Dedicated RAM InitDone Status Register

**Figure 3-481. DxINITDONE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							RESERVED
R-0h							R-0h
7	6	5	4	3	2	1	0
INITDONE_D5	INITDONE_D4	INITDONE_D3	INITDONE_D2	INITDONE_D1	INITDONE_D0	INITDONE_M1	INITDONE_M0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-509. DxINITDONE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	INITDONE_D5	R	0h	RAM Initialization status for D5 RAM: 0: RAM Initialization has completed. 1: RAM Initialization has completed. Reset type: SYSRSn
6	INITDONE_D4	R	0h	RAM Initialization status for D4 RAM: 0: RAM Initialization has completed. 1: RAM Initialization has completed. Reset type: SYSRSn
5	INITDONE_D3	R	0h	RAM Initialization status for D3 RAM: 0: RAM Initialization has completed. 1: RAM Initialization has completed. Reset type: SYSRSn
4	INITDONE_D2	R	0h	RAM Initialization status for D2 RAM: 0: RAM Initialization has completed. 1: RAM Initialization has completed. Reset type: SYSRSn
3	INITDONE_D1	R	0h	RAM Initialization status for D1 RAM: 0: RAM Initialization has completed. 1: RAM Initialization has completed. Reset type: SYSRSn
2	INITDONE_D0	R	0h	RAM Initialization status for D0 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
1	INITDONE_M1	R	0h	RAM Initialization status for M1 RAM: 0: RAM Initialization is not done. 1: RAM Initialization has completed. Reset type: SYSRSn

**Table 3-509. DxINITDONE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INITDONE_M0	R	0h	RAM Initialization status for M0 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn



### 3.18.19.8 DxRAMTEST\_LOCK Register (Offset = 16h) [Reset = 0000000h]

DxRAMTEST\_LOCK is shown in [Figure 3-482](#) and described in [Table 3-510](#).

Return to the [Summary Table](#).

Lock register to Dx RAM TEST registers

**Figure 3-482. DxRAMTEST\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							PIEVECT
R-0h							R/W-0h
7	6	5	4	3	2	1	0
D5	D4	D3	D2	D1	D0	M1	M0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-510. DxRAMTEST\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15-9	RESERVED	R	0h	Reserved
8	PIEVECT	R/W	0h	0: Allows writes to DxTEST.TEST_PIEVECT field. 1: Blocks writes to DxTEST.TEST_PIEVECT field Reset type: SYSRSn
7	D5	R/W	0h	0: Allows writes to DxTEST.TEST_D5 field. 1: Blocks writes to DxTEST.TEST_D5 field Reset type: SYSRSn
6	D4	R/W	0h	0: Allows writes to DxTEST.TEST_D4 field. 1: Blocks writes to DxTEST.TEST_D4 field Reset type: SYSRSn
5	D3	R/W	0h	0: Allows writes to DxTEST.TEST_D3 field. 1: Blocks writes to DxTEST.TEST_D3 field Reset type: SYSRSn
4	D2	R/W	0h	0: Allows writes to DxTEST.TEST_D2 field. 1: Blocks writes to DxTEST.TEST_D2 field Reset type: SYSRSn
3	D1	R/W	0h	0: Allows writes to DxTEST.TEST_D1 field. 1: Blocks writes to DxTEST.TEST_D1 field Reset type: SYSRSn
2	D0	R/W	0h	0: Allows writes to DxTEST.TEST_D0 field. 1: Blocks writes to DxTEST.TEST_D0 field Reset type: SYSRSn
1	M1	R/W	0h	0: Allows writes to DxTEST.TEST_M1 field. 1: Blocks writes to DxTEST.TEST_M1 field Reset type: SYSRSn

**Table 3-510. DxRAMTEST\_LOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	M0	R/W	0h	0: Allows writes to DxTEST.TEST_M0 field. 1: Blocks writes to DxTEST.TEST_M0 field Reset type: SYSRSn

### 3.18.19.9 LSxLOCK Register (Offset = 20h) [Reset = 0000000h]

LSxLOCK is shown in [Figure 3-483](#) and described in [Table 3-511](#).

Return to the [Summary Table](#).

Local Shared RAM Config Lock Register

**Figure 3-483. LSxLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	LOCK_LS9	LOCK_LS8
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
LOCK_LS7	LOCK_LS6	LOCK_LS5	LOCK_LS4	LOCK_LS3	LOCK_LS2	LOCK_LS1	LOCK_LS0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-511. LSxLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	RESERVED	R	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	LOCK_LS9	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS9 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
8	LOCK_LS8	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS8 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
7	LOCK_LS7	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS7 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
6	LOCK_LS6	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS6 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

**Table 3-511. LSxLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	LOCK_LS5	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS5 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
4	LOCK_LS4	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS4 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
3	LOCK_LS3	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
2	LOCK_LS2	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
1	LOCK_LS1	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
0	LOCK_LS0	R/W	0h	Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

### 3.18.19.10 LSxCOMMIT Register (Offset = 22h) [Reset = 0000000h]

LSxCOMMIT is shown in [Figure 3-484](#) and described in [Table 3-512](#).

Return to the [Summary Table](#).

Local Shared RAM Config Lock Commit Register

**Figure 3-484. LSxCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	COMMIT_LS9	COMMIT_LS8
R-0h				R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
COMMIT_LS7	COMMIT_LS6	COMMIT_LS5	COMMIT_LS4	COMMIT_LS3	COMMIT_LS2	COMMIT_LS1	COMMIT_LS0
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-512. LSxCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	RESERVED	R	0h	Reserved
11	RESERVED	R/WOnce	0h	Reserved
10	RESERVED	R/WOnce	0h	Reserved
9	COMMIT_LS9	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS9 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
8	COMMIT_LS8	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS8 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
7	COMMIT_LS7	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS7 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

**Table 3-512. LSxCOMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	COMMIT_LS6	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS6 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
5	COMMIT_LS5	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS5 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
4	COMMIT_LS4	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS4 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
3	COMMIT_LS3	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
2	COMMIT_LS2	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
1	COMMIT_LS1	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
0	COMMIT_LS0	R/WOnce	0h	Permanently Locks the write to access protection, controller select, program or data memory select, initialization control and test register fields for LS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in LSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

### 3.18.19.11 LSxMSEL Register (Offset = 24h) [Reset = 0000000h]

LSxMSEL is shown in [Figure 3-485](#) and described in [Table 3-513](#).

Return to the [Summary Table](#).

Local Shared RAM Controller Sel Register

**Figure 3-485. LSxMSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED		MSEL_LS9		MSEL_LS8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
MSEL_LS7		MSEL_LS6		MSEL_LS5		MSEL_LS4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
MSEL_LS3		MSEL_LS2		MSEL_LS1		MSEL_LS0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-513. LSxMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	MSEL_LS9	R/W	0h	Controller Select for LS9 RAM: 00: Memory is dedicated to CPU. 01: Memory is allocated to CLAPGM. 10: Reserved. 11: Reserved. Reset type: SYSRSn
17-16	MSEL_LS8	R/W	0h	Controller Select for LS8 RAM: 00: Memory is dedicated to CPU. 01: Memory is allocated to CLAPGM. 10: Reserved. 11: Reserved. Reset type: SYSRSn
15-14	MSEL_LS7	R/W	0h	Controller Select for LS7 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
13-12	MSEL_LS6	R/W	0h	Controller Select for LS6 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn

**Table 3-513. LSxMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-10	MSEL_LS5	R/W	0h	Controller Select for LS5 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
9-8	MSEL_LS4	R/W	0h	Controller Select for LS4 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
7-6	MSEL_LS3	R/W	0h	Controller Select for LS3 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
5-4	MSEL_LS2	R/W	0h	Controller Select for LS2 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
3-2	MSEL_LS1	R/W	0h	Controller Select for LS1 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn
1-0	MSEL_LS0	R/W	0h	Controller Select for LS0 RAM: 00: Memory is dedicated to CPU. 01: Memory is shared between CPU and CLA1 if CLAPGM_LSx bit in LSxCLAPGM register is programmed as '0'. 10: Reserved. 11: Reserved. Reset type: SYSRSn



### 3.18.19.12 LSxCLAPGM Register (Offset = 26h) [Reset = 0000300h]

LSxCLAPGM is shown in [Figure 3-486](#) and described in [Table 3-514](#).

Return to the [Summary Table](#).

Local Shared RAM Prog/Exe control Register

**Figure 3-486. LSxCLAPGM Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
CLAPGM_LS7	CLAPGM_LS6	CLAPGM_LS5	CLAPGM_LS4	CLAPGM_LS3	CLAPGM_LS2	CLAPGM_LS1	CLAPGM_LS0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-514. LSxCLAPGM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	RESERVED	R	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	1h	Reserved
8	RESERVED	R/W	1h	Reserved
7	CLAPGM_LS7	R/W	0h	Selects LS7 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
6	CLAPGM_LS6	R/W	0h	Selects LS6 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
5	CLAPGM_LS5	R/W	0h	Selects LS5 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
4	CLAPGM_LS4	R/W	0h	Selects LS4 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
3	CLAPGM_LS3	R/W	0h	Selects LS3 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
2	CLAPGM_LS2	R/W	0h	Selects LS2 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn

**Table 3-514. LSxCLAPGM Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CLAPGM_LS1	R/W	0h	Selects LS1 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn
0	CLAPGM_LS0	R/W	0h	Selects LS0 RAM as program vs data memory for CLA: 0: CLA Data memory. 1: CLA Program memory. Reset type: SYSRSn

**3.18.19.13 LSxACCPROT0 Register (Offset = 28h) [Reset = 0000000h]**

 LSxACCPROT0 is shown in [Figure 3-487](#) and described in [Table 3-515](#).

 Return to the [Summary Table](#).

Local Shared RAM Config Register 0

**Figure 3-487. LSxACCPROT0 Register**

31	30	29	28	27	26	25	24
RESERVED						CPUWRPROT_ LS3	FETCHPROT_ LS3
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						CPUWRPROT_ LS2	FETCHPROT_ LS2
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED						CPUWRPROT_ LS1	FETCHPROT_ LS1
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_ LS0	FETCHPROT_ LS0
R-0h						R/W-0h	R/W-0h

**Table 3-515. LSxACCPROT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	CPUWRPROT_LS3	R/W	0h	CPU WR Protection For LS3 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
24	FETCHPROT_LS3	R/W	0h	Fetch Protection For LS3 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
23-18	RESERVED	R	0h	Reserved
17	CPUWRPROT_LS2	R/W	0h	CPU WR Protection For LS2 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
16	FETCHPROT_LS2	R/W	0h	Fetch Protection For LS2 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
15-10	RESERVED	R	0h	Reserved
9	CPUWRPROT_LS1	R/W	0h	CPU WR Protection For LS1 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
8	FETCHPROT_LS1	R/W	0h	Fetch Protection For LS1 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

**Table 3-515. LSxACCPROT0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_LS0	R/W	0h	CPU WR Protection For LS0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_LS0	R/W	0h	Fetch Protection For LS0 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

### 3.18.19.14 LSxACCPROT1 Register (Offset = 2Ah) [Reset = 0000000h]

LSxACCPROT1 is shown in [Figure 3-488](#) and described in [Table 3-516](#).

Return to the [Summary Table](#).

Local Shared RAM Config Register 1

**Figure 3-488. LSxACCPROT1 Register**

31	30	29	28	27	26	25	24
RESERVED						CPUWRPROT_ LS7	FETCHPROT_ LS7
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						CPUWRPROT_ LS6	FETCHPROT_ LS6
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED						CPUWRPROT_ LS5	FETCHPROT_ LS5
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_ LS4	FETCHPROT_ LS4
R-0h						R/W-0h	R/W-0h

**Table 3-516. LSxACCPROT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	CPUWRPROT_LS7	R/W	0h	CPU WR Protection For LS7 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
24	FETCHPROT_LS7	R/W	0h	Fetch Protection For LS7 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
23-18	RESERVED	R	0h	Reserved
17	CPUWRPROT_LS6	R/W	0h	CPU WR Protection For LS6 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
16	FETCHPROT_LS6	R/W	0h	Fetch Protection For LS6 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
15-10	RESERVED	R	0h	Reserved
9	CPUWRPROT_LS5	R/W	0h	CPU WR Protection For LS5 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
8	FETCHPROT_LS5	R/W	0h	Fetch Protection For LS5 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

**Table 3-516. LSxACCPROT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_LS4	R/W	0h	CPU WR Protection For LS4 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_LS4	R/W	0h	Fetch Protection For LS4 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

### 3.18.19.15 LSxACCPROT2 Register (Offset = 2Ch) [Reset = 0000000h]

LSxACCPROT2 is shown in [Figure 3-489](#) and described in [Table 3-517](#).

Return to the [Summary Table](#).

Local Shared RAM Config Register 2

**Figure 3-489. LSxACCPROT2 Register**

31	30	29	28	27	26	25	24
RESERVED						RESERVED	RESERVED
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						RESERVED	RESERVED
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED						CPUWRPROT_LS9	FETCHPROT_LS9
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED						CPUWRPROT_LS8	FETCHPROT_LS8
R-0h						R/W-0h	R/W-0h

**Table 3-517. LSxACCPROT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23-18	RESERVED	R	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9	CPUWRPROT_LS9	R/W	0h	CPU WR Protection For LS9 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
8	FETCHPROT_LS9	R/W	0h	Fetch Protection For LS9 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	CPUWRPROT_LS8	R/W	0h	CPU WR Protection For LS8 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_LS8	R/W	0h	Fetch Protection For LS8 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

### 3.18.19.16 LSxTEST Register (Offset = 30h) [Reset = 0000000h]

LSxTEST is shown in [Figure 3-490](#) and described in [Table 3-518](#).

Return to the [Summary Table](#).

Local Shared RAM TEST Register

**Figure 3-490. LSxTEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED		TEST_LS9		TEST_LS8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
TEST_LS7		TEST_LS6		TEST_LS5		TEST_LS4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
TEST_LS3		TEST_LS2		TEST_LS1		TEST_LS0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-518. LSxTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	TEST_LS9	R/W	0h	Selects the different modes for LS9 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
17-16	TEST_LS8	R/W	0h	Selects the different modes for LS8 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
15-14	TEST_LS7	R/W	0h	Selects the different modes for LS7 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn



**Table 3-518. LSxTEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	TEST_LS6	R/W	0h	<p>Selects the different modes for LS6 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
11-10	TEST_LS5	R/W	0h	<p>Selects the different modes for LS5 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
9-8	TEST_LS4	R/W	0h	<p>Selects the different modes for LS4 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
7-6	TEST_LS3	R/W	0h	<p>Selects the different modes for LS3 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
5-4	TEST_LS2	R/W	0h	<p>Selects the different modes for LS2 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
3-2	TEST_LS1	R/W	0h	<p>Selects the different modes for LS1 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>

**Table 3-518. LSxTEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	TEST_LS0	R/W	0h	Selects the defferent modes for LS0 RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn

### 3.18.19.17 LSxINIT Register (Offset = 32h) [Reset = 0000000h]

LSxINIT is shown in [Figure 3-491](#) and described in [Table 3-519](#).

Return to the [Summary Table](#).

Local Shared RAM Init Register

**Figure 3-491. LSxINIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	INIT_LS9	INIT_LS8
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
INIT_LS7	INIT_LS6	INIT_LS5	INIT_LS4	INIT_LS3	INIT_LS2	INIT_LS1	INIT_LS0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-519. LSxINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	RESERVED	R	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	INIT_LS9	R-0/W1S	0h	RAM Initialization control for LS9 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
8	INIT_LS8	R-0/W1S	0h	RAM Initialization control for LS8 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
7	INIT_LS7	R-0/W1S	0h	RAM Initialization control for LS7 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
6	INIT_LS6	R-0/W1S	0h	RAM Initialization control for LS6 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
5	INIT_LS5	R-0/W1S	0h	RAM Initialization control for LS5 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
4	INIT_LS4	R-0/W1S	0h	RAM Initialization control for LS4 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

**Table 3-519. LSxINIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INIT_LS3	R-0/W1S	0h	RAM Initialization control for LS3 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
2	INIT_LS2	R-0/W1S	0h	RAM Initialization control for LS2 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
1	INIT_LS1	R-0/W1S	0h	RAM Initialization control for LS1 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
0	INIT_LS0	R-0/W1S	0h	RAM Initialization control for LS0 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

### 3.18.19.18 LSxINITDONE Register (Offset = 34h) [Reset = 0000000h]

LSxINITDONE is shown in [Figure 3-492](#) and described in [Table 3-520](#).

Return to the [Summary Table](#).

Local Shared RAM InitDone Status Register

**Figure 3-492. LSxINITDONE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	INITDONE_LS9	INITDONE_LS8
R-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
INITDONE_LS7	INITDONE_LS6	INITDONE_LS5	INITDONE_LS4	INITDONE_LS3	INITDONE_LS2	INITDONE_LS1	INITDONE_LS0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-520. LSxINITDONE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	INITDONE_LS9	R	0h	RAM Initialization status for LS9 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
8	INITDONE_LS8	R	0h	RAM Initialization status for LS8 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
7	INITDONE_LS7	R	0h	RAM Initialization status for LS7 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
6	INITDONE_LS6	R	0h	RAM Initialization status for LS6 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
5	INITDONE_LS5	R	0h	RAM Initialization status for LS5 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
4	INITDONE_LS4	R	0h	RAM Initialization status for LS4 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn

**Table 3-520. LSxINITDONE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INITDONE_LS3	R	0h	RAM Initialization status for LS3 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
2	INITDONE_LS2	R	0h	RAM Initialization status for LS2 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
1	INITDONE_LS1	R	0h	RAM Initialization status for LS1 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
0	INITDONE_LS0	R	0h	RAM Initialization status for LS0 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn

### 3.18.19.19 LSxRAMTEST\_LOCK Register (Offset = 36h) [Reset = 0000000h]

LSxRAMTEST\_LOCK is shown in [Figure 3-493](#) and described in [Table 3-521](#).

Return to the [Summary Table](#).

Lock register to LSx RAM TEST registers

**Figure 3-493. LSxRAMTEST\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	LS9	LS8
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
LS7	LS6	LS5	LS4	LS3	LS2	LS1	LS0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-521. LSxRAMTEST\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15-12	RESERVED	R	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	LS9	R/W	0h	0: Allows writes to LSxTEST.TEST_LS9 field. 1: Blocks writes to LSxTEST.TEST_LS9 field. Reset type: SYSRSn
8	LS8	R/W	0h	0: Allows writes to LSxTEST.TEST_LS8 field. 1: Blocks writes to LSxTEST.TEST_LS8 field. Reset type: SYSRSn
7	LS7	R/W	0h	0: Allows writes to LSxTEST.TEST_LS7 field. 1: Blocks writes to LSxTEST.TEST_LS7 field. Reset type: SYSRSn
6	LS6	R/W	0h	0: Allows writes to LSxTEST.TEST_LS6 field. 1: Blocks writes to LSxTEST.TEST_LS6 field. Reset type: SYSRSn
5	LS5	R/W	0h	0: Allows writes to LSxTEST.TEST_LS5 field. 1: Blocks writes to LSxTEST.TEST_LS5 field. Reset type: SYSRSn
4	LS4	R/W	0h	0: Allows writes to LSxTEST.TEST_LS4 field. 1: Blocks writes to LSxTEST.TEST_LS4 field. Reset type: SYSRSn
3	LS3	R/W	0h	0: Allows writes to LSxTEST.TEST_LS3 field. 1: Blocks writes to LSxTEST.TEST_LS3 field. Reset type: SYSRSn

**Table 3-521. LSxRAMTEST\_LOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	LS2	R/W	0h	0: Allows writes to LSxTEST.TEST_LS2 field. 1: Blocks writes to LSxTEST.TEST_LS2 field. Reset type: SYSRSn
1	LS1	R/W	0h	0: Allows writes to LSxTEST.TEST_LS1 field. 1: Blocks writes to LSxTEST.TEST_LS1 field. Reset type: SYSRSn
0	LS0	R/W	0h	0: Allows writes to LSxTEST.TEST_LS0 field. 1: Blocks writes to LSxTEST.TEST_LS0 field. Reset type: SYSRSn



### 3.18.19.20 GSxLOCK Register (Offset = 40h) [Reset = 0000000h]

GSxLOCK is shown in [Figure 3-494](#) and described in [Table 3-522](#).

Return to the [Summary Table](#).

Global Shared RAM Config Lock Register

**Figure 3-494. GSxLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	LOCK_GS4	LOCK_GS3	LOCK_GS2	LOCK_GS1	LOCK_GS0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-522. GSxLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	LOCK_GS4	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for GS4 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
3	LOCK_GS3	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for GS3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
2	LOCK_GS2	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for GS2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

**Table 3-522. GSxLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	LOCK_GS1	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for GS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn
0	LOCK_GS0	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for GS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed. 1: Write to ACCPROT, INIT and MSEL fields are blocked. Reset type: SYSRSn

### 3.18.19.21 GSxCOMMIT Register (Offset = 42h) [Reset = 0000000h]

GSxCOMMIT is shown in [Figure 3-495](#) and described in [Table 3-523](#).

Return to the [Summary Table](#).

Global Shared RAM Config Lock Commit Register

**Figure 3-495. GSxCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	COMMIT_GS4	COMMIT_GS3	COMMIT_GS2	COMMIT_GS1	COMMIT_GS0
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-523. GSxCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R/WOnce	0h	Reserved
14	RESERVED	R/WOnce	0h	Reserved
13	RESERVED	R/WOnce	0h	Reserved
12	RESERVED	R/WOnce	0h	Reserved
11	RESERVED	R/WOnce	0h	Reserved
10	RESERVED	R/WOnce	0h	Reserved
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	RESERVED	R/WOnce	0h	Reserved
6	RESERVED	R/WOnce	0h	Reserved
5	RESERVED	R/WOnce	0h	Reserved
4	COMMIT_GS4	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for GS4 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in GSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
3	COMMIT_GS3	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for GS3 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in GSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

**Table 3-523. GSxCOMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	COMMIT_GS2	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for GS2 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in GSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
1	COMMIT_GS1	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for GS1 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in GSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn
0	COMMIT_GS0	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for GS0 RAM: 0: Write to ACCPROT, INIT and MSEL fields are allowed based on value of lock field in GSxLOCK register. 1: Write to ACCPROT, INIT and MSEL fields are permanently blocked. Reset type: SYSRSn

### 3.18.19.22 GSxMSEL Register (Offset = 44h) [Reset = 0000000h]

GSxMSEL is shown in [Figure 3-496](#) and described in [Table 3-524](#).

Return to the [Summary Table](#).

Global Shared RAM Controller Sel Register

**Figure 3-496. GSxMSEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	MSEL_GS4	MSEL_GS3	MSEL_GS2	MSEL_GS1	MSEL_GS0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-524. GSxMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	MSEL_GS4	R/W	0h	Controller Select for GS4 RAM: 0: CPU1 is controller for this memory. 1: CPU2 is controller for this memory. Reset type: CPU1.SYSRSn
3	MSEL_GS3	R/W	0h	Controller Select for GS3 RAM: 0: CPU1 is controller for this memory. 1: CPU2 is controller for this memory. Reset type: CPU1.SYSRSn
2	MSEL_GS2	R/W	0h	Controller Select for GS2 RAM: 0: CPU1 is controller for this memory. 1: CPU2 is controller for this memory. Reset type: CPU1.SYSRSn
1	MSEL_GS1	R/W	0h	Controller Select for GS1 RAM: 0: CPU1 is controller for this memory. 1: CPU2 is controller for this memory. Reset type: CPU1.SYSRSn

**Table 3-524. GSxMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	MSEL_GS0	R/W	0h	Controller Select for GS0 RAM: 0: CPU1 is controller for this memory. 1: CPU2 is controller for this memory. Reset type: CPU1.SYSRSn

### 3.18.19.23 GSxACCPROT0 Register (Offset = 48h) [Reset = 0000000h]

GSxACCPROT0 is shown in [Figure 3-497](#) and described in [Table 3-525](#).

Return to the [Summary Table](#).

Global Shared RAM Config Register 0

**Figure 3-497. GSxACCPROT0 Register**

31	30	29	28	27	26	25	24
RESERVED					DMAWRPROT_ GS3	CPUWRPROT_ GS3	FETCHPROT_ GS3
R-0h					R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED					DMAWRPROT_ GS2	CPUWRPROT_ GS2	FETCHPROT_ GS2
R-0h					R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED					DMAWRPROT_ GS1	CPUWRPROT_ GS1	FETCHPROT_ GS1
R-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED				RESERVED	DMAWRPROT_ GS0	CPUWRPROT_ GS0	FETCHPROT_ GS0
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-525. GSxACCPROT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	RESERVED	R	0h	Reserved
26	DMAWRPROT_ GS3	R/W	0h	DMA WR Protection For GS3 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn
25	CPUWRPROT_ GS3	R/W	0h	CPU WR Protection For GS3 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
24	FETCHPROT_ GS3	R/W	0h	Fetch Protection For GS3 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
23-19	RESERVED	R	0h	Reserved
18	DMAWRPROT_ GS2	R/W	0h	DMA WR Protection For GS2 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn
17	CPUWRPROT_ GS2	R/W	0h	CPU WR Protection For GS2 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
16	FETCHPROT_ GS2	R/W	0h	Fetch Protection For GS2 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
15-11	RESERVED	R	0h	Reserved

**Table 3-525. GSxACCPROT0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	DMAWRPROT_GS1	R/W	0h	DMA WR Protection For GS1 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn
9	CPUWRPROT_GS1	R/W	0h	CPU WR Protection For GS1 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
8	FETCHPROT_GS1	R/W	0h	Fetch Protection For GS1 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	DMAWRPROT_GS0	R/W	0h	DMA WR Protection For GS0 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn
1	CPUWRPROT_GS0	R/W	0h	CPU WR Protection For GS0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_GS0	R/W	0h	Fetch Protection For GS0 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn



### 3.18.19.24 GSxACCPROT1 Register (Offset = 4Ah) [Reset = 0000000h]

GSxACCPROT1 is shown in [Figure 3-498](#) and described in [Table 3-526](#).

Return to the [Summary Table](#).

Global Shared RAM Config Register 1

**Figure 3-498. GSxACCPROT1 Register**

31	30	29	28	27	26	25	24
RESERVED				RESERVED	RESERVED	RESERVED	
R-0h				R/W-0h		R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED				RESERVED	RESERVED	RESERVED	
R-0h				R/W-0h		R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	
R-0h				R/W-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED				DMAWRPROT_	CPUWRPROT_	FETCHPROT_	
R-0h				GS4	GS4	GS4	
R-0h				R/W-0h	R/W-0h	R/W-0h	

**Table 3-526. GSxACCPROT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	RESERVED	R	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-11	RESERVED	R	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7-3	RESERVED	R	0h	Reserved
2	DMAWRPROT_GS4	R/W	0h	DMA WR Protection For GS4 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn
1	CPUWRPROT_GS4	R/W	0h	CPU WR Protection For GS4 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_GS4	R/W	0h	Fetch Protection For GS4 RAM: 0: CPU Fetch are allowed. 1: CPU Fetch are blocked. Reset type: SYSRSn

### 3.18.19.25 GSxACCPROT2 Register (Offset = 4Ch) [Reset = 0000000h]

GSxACCPROT2 is shown in [Figure 3-499](#) and described in [Table 3-527](#).

Return to the [Summary Table](#).

Global Shared RAM Config Register 2

**Figure 3-499. GSxACCPROT2 Register**

31	30	29	28	27	26	25	24
RESERVED				RESERVED		RESERVED	RESERVED
R-0h				R/W-0h		R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED				RESERVED		RESERVED	RESERVED
R-0h				R/W-0h		R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED				RESERVED		RESERVED	RESERVED
R-0h				R/W-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED				RESERVED		RESERVED	RESERVED
R-0h				R/W-0h		R/W-0h	R/W-0h

**Table 3-527. GSxACCPROT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	RESERVED	R	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-11	RESERVED	R	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7-3	RESERVED	R	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.18.19.26 GSxACCPROT3 Register (Offset = 4Eh) [Reset = 0000000h]

GSxACCPROT3 is shown in [Figure 3-500](#) and described in [Table 3-528](#).

Return to the [Summary Table](#).

Global Shared RAM Config Register 3

**Figure 3-500. GSxACCPROT3 Register**

31	30	29	28	27	26	25	24
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-528. GSxACCPROT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	RESERVED	R	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-11	RESERVED	R	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7-3	RESERVED	R	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 3.18.19.27 GSxTEST Register (Offset = 50h) [Reset = 0000000h]

GSxTEST is shown in [Figure 3-501](#) and described in [Table 3-529](#).

Return to the [Summary Table](#).

Global Shared RAM TEST Register

**Figure 3-501. GSxTEST Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		TEST_GS4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
TEST_GS3		TEST_GS2		TEST_GS1		TEST_GS0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-529. GSxTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	TEST_GS4	R/W	0h	<p>Selects the defferent modes for GS4 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>

**Table 3-529. GSxTEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	TEST_GS3	R/W	0h	<p>Selects the defferent modes for GS3 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
5-4	TEST_GS2	R/W	0h	<p>Selects the defferent modes for GS2 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
3-2	TEST_GS1	R/W	0h	<p>Selects the defferent modes for GS1 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>
1-0	TEST_GS0	R/W	0h	<p>Selects the defferent modes for GS0 RAM:</p> <p>00: Functional Mode.</p> <p>01: Writes are allowed to data bits only. No write to ECC bits.</p> <p>10: Writes are allowed to parity bits only. No write to data bits.</p> <p>11: Same as functional mode, but interrupt/NMI is not generated on error.</p> <p>Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation.</p> <p>Reset type: SYSRSn</p>

### 3.18.19.28 GSxINIT Register (Offset = 52h) [Reset = 0000000h]

GSxINIT is shown in [Figure 3-502](#) and described in [Table 3-530](#).

Return to the [Summary Table](#).

Global Shared RAM Init Register

**Figure 3-502. GSxINIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	INIT_GS4	INIT_GS3	INIT_GS2	INIT_GS1	INIT_GS0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-530. GSxINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	INIT_GS4	R-0/W1S	0h	RAM Initialization control for GS4 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
3	INIT_GS3	R-0/W1S	0h	RAM Initialization control for GS3 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
2	INIT_GS2	R-0/W1S	0h	RAM Initialization control for GS2 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
1	INIT_GS1	R-0/W1S	0h	RAM Initialization control for GS1 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

**Table 3-530. GSxINIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INIT_GS0	R-0/W1S	0h	RAM Initialization control for GS0 RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

### 3.18.19.29 GSxINITDONE Register (Offset = 54h) [Reset = 0000000h]

GSxINITDONE is shown in [Figure 3-503](#) and described in [Table 3-531](#).

Return to the [Summary Table](#).

Global Shared RAM InitDone Status Register

**Figure 3-503. GSxINITDONE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	INITDONE_GS 4	INITDONE_GS 3	INITDONE_GS 2	INITDONE_GS 1	INITDONE_GS 0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-531. GSxINITDONE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	INITDONE_GS4	R	0h	RAM Initialization status for GS4 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
3	INITDONE_GS3	R	0h	RAM Initialization status for GS3 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
2	INITDONE_GS2	R	0h	RAM Initialization status for GS2 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
1	INITDONE_GS1	R	0h	RAM Initialization status for GS1 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn



**Table 3-531. GSxINITDONE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INITDONE_GS0	R	0h	RAM Initialization status for GS0 RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn

### 3.18.19.30 GSxRAMTEST\_LOCK Register (Offset = 56h) [Reset = 0000000h]

GSxRAMTEST\_LOCK is shown in [Figure 3-504](#) and described in [Table 3-532](#).

Return to the [Summary Table](#).

Lock register to GSx RAM TEST registers

**Figure 3-504. GSxRAMTEST\_LOCK Register**

31								30								29								28								27								26								25								24							
KEY																																																															
R-0/W-0h																																																															
23								22								21								20								19								18								17								16							
KEY																																																															
R-0/W-0h																																																															
15								14								13								12								11								10								9								8							
RESERVED								RESERVED								RESERVED								RESERVED								RESERVED								RESERVED								RESERVED								RESERVED							
R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h							
7								6								5								4								3								2								1								0							
RESERVED								RESERVED								RESERVED								GS4								GS3								GS2								GS1								GS0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-532. GSxRAMTEST\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	GS4	R/W	0h	0: Allows writes to GSxTEST.TEST_GS4 field. 1: Blocks writes to GSxTEST.TEST_GS4 field. Reset type: SYSRSn
3	GS3	R/W	0h	0: Allows writes to GSxTEST.TEST_GS3 field. 1: Blocks writes to GSxTEST.TEST_GS3 field. Reset type: SYSRSn
2	GS2	R/W	0h	0: Allows writes to GSxTEST.TEST_GS2 field. 1: Blocks writes to GSxTEST.TEST_GS2 field. Reset type: SYSRSn
1	GS1	R/W	0h	0: Allows writes to GSxTEST.TEST_GS1 field. 1: Blocks writes to GSxTEST.TEST_GS1 field. Reset type: SYSRSn

**Table 3-532. GSxRAMTEST\_LOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	GS0	R/W	0h	0: Allows writes to GSxTEST.TEST_GS0 field. 1: Blocks writes to GSxTEST.TEST_GS0 field. Reset type: SYSRSn

### 3.18.19.31 MSGxLOCK Register (Offset = 60h) [Reset = 0000000h]

MSGxLOCK is shown in [Figure 3-505](#) and described in [Table 3-533](#).

Return to the [Summary Table](#).

Message RAM Config Lock Register

**Figure 3-505. MSGxLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
LOCK_CPUTO CPU_MSGRAM 1	LOCK_DMATO CLA1	LOCK_CLA1TO DMA	RESERVED	RESERVED	LOCK_CLA1TO CPU	LOCK_CPUTO CLA1	LOCK_CPUTO CPU_MSGRAM 0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-533. MSGxLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	LOCK_CPUTO CPU_MSGRAM RAM1	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for CPU2CPU MSG RAM1: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn
6	LOCK_DMATO CLA1	R/W	0h	Locks the write to access protection, controller select, initialization control and test for DMATOCLA1 RAM: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn
5	LOCK_CLA1TO DMA	R/W	0h	Locks the write to access protection, controller select, initialization control and test for CLA1TODMA RAM: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	LOCK_CLA1TO CPU	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for CLA1TOCPU RAM: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn

**Table 3-533. MSGxLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	LOCK_CPUTOCLA1	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for CPUTOCLA1 RAM: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn
0	LOCK_CPUTOCPU_MSG RAM0	R/W	0h	Locks the write to access protection, controller select, initialization control and test register fields for CPU2CPU RAM: 0: Write to TEST, INIT fields are allowed. 1: Write to TEST, INIT fields are blocked. Reset type: SYSRSn

### 3.18.19.32 MSGxCOMMIT Register (Offset = 62h) [Reset = 0000000h]

MSGxCOMMIT is shown in [Figure 3-506](#) and described in [Table 3-534](#).

Return to the [Summary Table](#).

Message RAM Config Lock Commit Register

**Figure 3-506. MSGxCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
COMMIT_CPU TOCPU_MSGR AM1	COMMIT_DMA TOCLA1	COMMIT_CLA1 TODMA	RESERVED	RESERVED	COMMIT_CLA1 TOCPU	COMMIT_CPU TOCLA1	COMMIT_CPU TOCPU
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 3-534. MSGxCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R	0h	Reserved
11	RESERVED	R/WOnce	0h	Reserved
10	RESERVED	R/WOnce	0h	Reserved
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	COMMIT_CPUTOCPU_M SGRAM1	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for CPU2CPU MSG RAM1: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn
6	COMMIT_DMATOCLA1	R/WOnce	0h	Locks the write to access protection, controller select, initialization control and test register fields for DMATOCLA1 RAM: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn
5	COMMIT_CLA1TODMA	R/WOnce	0h	Locks the write to access protection, controller select, initialization control and test register fields for CLA1TODMA RAM: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn
4	RESERVED	R/WOnce	0h	Reserved
3	RESERVED	R/WOnce	0h	Reserved

**Table 3-534. MSGxCOMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	COMMIT_CLA1TOCPU	R/WOnce	0h	Locks the write to access protection, controller select, initialization control and test register fields for CLA1TOCPU RAM: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn
1	COMMIT_CPUTOCLA1	R/WOnce	0h	Locks the write to access protection, controller select, initialization control and test register fields for CPUTOCLA1 RAM: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn
0	COMMIT_CPUTOCPU	R/WOnce	0h	Permanently Locks the write to access protection, controller select, initialization control and test register fields for D0 RAM: 0: Write to TEST, INIT fields are allowed based on value of corresponding lock field in MSGxLOCK register. 1: Write to TEST, INIT fields are permanently blocked. Reset type: SYSRSn

### 3.18.19.33 MSGxACCPROT0 Register (Offset = 68h) [Reset = 0000001h]

MSGxACCPROT0 is shown in [Figure 3-507](#) and described in [Table 3-535](#).

Return to the [Summary Table](#).

Message RAM Access Protection Register 0

**Figure 3-507. MSGxACCPROT0 Register**

31	30	29	28	27	26	25	24
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED				DMAWRPROT_ CPU_TOCPU_M_SGRAM0	CPUWRPROT_ CPU_TOCPU_M_SGRAM0	RESERVED	RESERVED
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-1h

**Table 3-535. MSGxACCPROT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	RESERVED	R	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-11	RESERVED	R	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7-3	RESERVED	R	0h	Reserved
2	DMAWRPROT_ CPU_TOCPU_M_SGRAM0	R/W	0h	DMA WR Protection For CPU_TOCPU_M_SGRAM0 RAM: 0: DMA Writes are allowed. 1: DMA Writes are blocked. Reset type: SYSRSn
1	CPUWRPROT_ CPU_TOCPU_M_SGRAM0	R/W	0h	CPU WR Protection For CPU_TOCPU_M_SGRAM0 RAM: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	RESERVED	R/W	1h	Reserved



### 3.18.19.34 MSGxTEST Register (Offset = 70h) [Reset = 0000000h]

MSGxTEST is shown in [Figure 3-508](#) and described in [Table 3-536](#).

Return to the [Summary Table](#).

Message RAM TEST Register

**Figure 3-508. MSGxTEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
TEST_CPUTOCPU_MSGRAM1		TEST_DMATOCCLA1		TEST_CLA1TODMA		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		TEST_CLA1TOCPU		TEST_CPUTOCCLA1		TEST_CPUTOCPU_MSGRAM0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-536. MSGxTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	TEST_CPUTOCPU_MSGRAM1	R/W	0h	Selects the different modes for CPUTOCPU MSG RAM0: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
13-12	TEST_DMATOCCLA1	R/W	0h	Selects the different modes for DMATOCCLA1 MSG RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn

**Table 3-536. MSGxTEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-10	TEST_CLA1TODMA	R/W	0h	Selects the defferent modes for CLA1TODMA MSG RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	TEST_CLA1TOCPU	R/W	0h	Selects the defferent modes for CLA1TOCPU MSG RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
3-2	TEST_CPUTOCLA1	R/W	0h	Selects the defferent modes for CPUTOCLA1 MSG RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn
1-0	TEST_CPUTOCPU_MSG RAM0	R/W	0h	Selects the defferent modes for CPUTOCPU MSG RAM: 00: Functional Mode. 01: Writes are allowed to data bits only. No write to ECC bits. 10: Writes are allowed to parity bits only. No write to data bits. 11: Same as functional mode, but interrupt/NMI is not generated on error. Note: Any non zero value would enable CPU writes over-riding write access protection if any and will not generate a access protection violation. Reset type: SYSRSn

### 3.18.19.35 MSGxINIT Register (Offset = 72h) [Reset = 0000000h]

MSGxINIT is shown in [Figure 3-509](#) and described in [Table 3-537](#).

Return to the [Summary Table](#).

Message RAM Init Register

**Figure 3-509. MSGxINIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
INIT_CPU TOC PU_MSGRAM1	INIT_DMATOC LA1	INIT_CLA1 TOD MA	RESERVED	RESERVED	INIT_CLA1 TOC PU	INIT_CPU TOC LA1	INIT_CPU TOC PU_MSGRAM0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-537. MSGxINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	INIT_CPU TOC PU_MSGRAM1	R-0/W1S	0h	RAM Initialization control for CPU TOC PU MSG RAM1: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
6	INIT_DMATOC LA1	R-0/W1S	0h	RAM Initialization control for DMATOC LA1 MSG RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
5	INIT_CLA1 TODMA	R-0/W1S	0h	RAM Initialization control for CLA1 TODMA MSG RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
4	RESERVED	R-0/W1S	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	INIT_CLA1 TOCPU	R-0/W1S	0h	RAM Initialization control for CLA1 TOCPU MSG RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
1	INIT_CPU TOCLA1	R-0/W1S	0h	RAM Initialization control for CPU TOCLA1 MSG RAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

**Table 3-537. MSGxINIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INIT_CPU_TO_CPU_MSGRAM0	R-0/W1S	0h	RAM Initialization control for CPU_TO_CPU_MSGRAM: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn

**3.18.19.36 MSGxINITDONE Register (Offset = 74h) [Reset = 0000000h]**

 MSGxINITDONE is shown in [Figure 3-510](#) and described in [Table 3-538](#).

 Return to the [Summary Table](#).

Message RAM InitDone Status Register

**Figure 3-510. MSGxINITDONE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
INITDONE_CP UTOCPU_MSG RAM1	INITDONE_DM ATOCCLA1	INITDONE_CL A1TODMA	RESERVED	RESERVED	INITDONE_CL A1TOCPU	INITDONE_CP UTOCCLA1	INITDONE_CP UTOCPU
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-538. MSGxINITDONE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	INITDONE_CPUTOCPU_ MSGGRAM1	R	0h	RAM Initialization status for CPUTOCPU MSG RAM1: 0: None. 1: Start RAM Initialization. Reset type: SYSRSn
6	INITDONE_DMATOCCLA1	R	0h	RAM Initialization status for DMATOCCLA1 MSG RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
5	INITDONE_CLA1TODMA	R	0h	RAM Initialization status for CLA1TODMA MSG RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	INITDONE_CLA1TOCPU	R	0h	RAM Initialization status for CLA1TOCPU MSG RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn
1	INITDONE_CPUTOCCLA1	R	0h	RAM Initialization status for CPUTOCCLA1 MSG RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn

**Table 3-538. MSGxINITDONE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INITDONE_CPUTOCPU	R	0h	RAM Initialization status for CPUTOCPU MSG RAM: 0: RAM Initialization is not done. 1: RAM Initialization is done. Reset type: SYSRSn

### 3.18.19.37 MSGxRAMTEST\_LOCK Register (Offset = 76h) [Reset = 0000000h]

MSGxRAMTEST\_LOCK is shown in [Figure 3-511](#) and described in [Table 3-539](#).

Return to the [Summary Table](#).

Lock register for MSGx RAM TEST Register

**Figure 3-511. MSGxRAMTEST\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CPUTOCPU_M SGRAM1	DMATOCCLA1	CLA1TODMA	RESERVED	RESERVED	CLA1TOCPU	CPUTOCCLA1	CPUTOCPU
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-539. MSGxRAMTEST\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15-12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	CPUTOCPU_MSGRAM1	R/W	0h	0: Allows writes to MSGxTEST.TEST_CPUTOCPU_MSGRAM1 field 1: Blocks writes to MSGxTEST.TEST_CPUTOCPU_MSGRAM1 field Reset type: SYSRSn
6	DMATOCCLA1	R/W	0h	0: Allows writes to MSGxTEST.TEST_DMATOCCLA1 field 1: Blocks writes to MSGxTEST.TEST_DMATOCCLA1 field Reset type: SYSRSn
5	CLA1TODMA	R/W	0h	0: Allows writes to MSGxTEST.TEST_CLA1TODMA field 1: Blocks writes to MSGxTEST.TEST_CLA1TODMA field Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	CLA1TOCPU	R/W	0h	0: Allows writes to MSGxTEST.TEST_CLA1TOCPU field 1: Blocks writes to MSGxTEST.TEST_CLA1TOCPU field Reset type: SYSRSn
1	CPUTOCCLA1	R/W	0h	0: Allows writes to MSGxTEST.TEST_CPUTOCCLA1 field 1: Blocks writes to MSGxTEST.TEST_CPUTOCCLA1 field Reset type: SYSRSn

**Table 3-539. MSGxRAMTEST\_LOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	CPUTOCPU	R/W	0h	0: Allows writes to MSGxTEST.TEST_CPUTOCPU field 1: Blocks writes to MSGxTEST.TEST_CPUTOCPU field Reset type: SYSRSn



### 3.18.19.38 ROM\_LOCK Register (Offset = A0h) [Reset = 0000000h]

ROM\_LOCK is shown in [Figure 3-512](#) and described in [Table 3-540](#).

Return to the [Summary Table](#).

ROM Config Lock Register

**Figure 3-512. ROM\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	LOCK_CLADAT AROM	LOCK_SECUR EROM	LOCK_BOOTR OM
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-540. ROM\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	LOCK_CLADATAROM	R/W	0h	Locks write access to test control fields (TEST and FORCE_ERROR) of CLADATAROM 0: Write access allowed 1: Write access blocked Reset type: SYSRSn
1	LOCK_SECUREROM	R/W	0h	Locks write access to test control fields (TEST and FORCE_ERROR) of SECUREROM 0: Write access allowed 1: Write access blocked Reset type: SYSRSn
0	LOCK_BOOTROM	R/W	0h	Locks write access to test control fields (TEST and FORCE_ERROR) of BOOTROM 0: Write access allowed 1: Write access blocked Reset type: SYSRSn

### 3.18.19.39 ROM\_TEST Register (Offset = A2h) [Reset = 0000000h]

ROM\_TEST is shown in [Figure 3-513](#) and described in [Table 3-541](#).

Return to the [Summary Table](#).

ROM TEST Register

**Figure 3-513. ROM\_TEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		TEST_CLADATAROM		TEST_SECUREROM		TEST_BOOTROM	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 3-541. ROM\_TEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	TEST_CLADATAROM	R/W	0h	Selects the different modes for CLADATAROM: 00: Functional Mode. 01: same as '00' but Parity check on data read is disabled (for debug) 10: Parity Bits are visible on memory map (for debug) 11: Same as '00' but NMI is not generated on errors, used for diagnostics. (for diagnostics) Reset type: SYSRSn
3-2	TEST_SECUREROM	R/W	0h	Selects the different modes for SECUREROM: 00: Functional Mode. 01: same as '00' but Parity check on data read is disabled (for debug) 10: Parity Bits are visible on memory map (for debug) 11: Same as '00' but NMI is not generated on errors, used for diagnostics. (for diagnostics) Reset type: SYSRSn
1-0	TEST_BOOTROM	R/W	0h	Selects the different modes for BOOTROM: 00: Functional Mode. 01: same as '00' but Parity check on data read is disabled (for debug) 10: Parity Bits are visible on memory map (for debug) 11: Same as '00' but NMI is not generated on errors, used for diagnostics. (for diagnostics) Reset type: SYSRSn

### 3.18.19.40 ROM\_FORCE\_ERROR Register (Offset = A4h) [Reset = 0000000h]

ROM\_FORCE\_ERROR is shown in [Figure 3-514](#) and described in [Table 3-542](#).

Return to the [Summary Table](#).

ROM Force Error register

**Figure 3-514. ROM\_FORCE\_ERROR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	FORCE_CLAD ATAROM_ERR OR	FORCE_SECU REROM_ERR R	FORCE_BOOT ROM_ERROR
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-542. ROM\_FORCE\_ERROR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	FORCE_CLADATAROM_ERROR	R/W	0h	Force parity error by feeding inverted Parity bit to Parity checking logic. Reset type: SYSRSn
1	FORCE_SECUREROM_ERROR	R/W	0h	Force parity error by feeding inverted Parity bit to Parity checking logic. Reset type: SYSRSn
0	FORCE_BOOTROM_ERROR	R/W	0h	Force parity error by feeding inverted Parity bit to Parity checking logic. Reset type: SYSRSn

### 3.18.19.41 PERI\_MEM\_TEST\_LOCK Register (Offset = AAh) [Reset = 0000000h]

PERI\_MEM\_TEST\_LOCK is shown in [Figure 3-515](#) and described in [Table 3-543](#).

Return to the [Summary Table](#).

Peripheral Memory Test Lock Register

**Figure 3-515. PERI\_MEM\_TEST\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK_PERI_M EM_TEST_CO NTROL
R-0h							R/W-0h

**Table 3-543. PERI\_MEM\_TEST\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	A value of 0xa5a5 to this field is simultaneously required for the writes to the rest of the fields of this register to succeed, Reset type: SYSRSn
15-1	RESERVED	R	0h	Reserved
0	LOCK_PERI_MEM_TEST_CONTROL	R/W	0h	Locks write access to register PERI_MEM_TEST_CONTROL 0: Write access allowed 1: Write access blocked Reset type: SYSRSn

**3.18.19.42 PERI\_MEM\_TEST\_CONTROL Register (Offset = ACh) [Reset = 0000000h]**

 PERI\_MEM\_TEST\_CONTROL is shown in [Figure 3-516](#) and described in [Table 3-544](#).

 Return to the [Summary Table](#).

Peripheral Memory Test control Register

**Figure 3-516. PERI\_MEM\_TEST\_CONTROL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		EtherCAT_MEM_FORCE_ERROR	EtherCAT_TEST_ENABLE	RESERVED	RESERVED	RESERVED	RESERVED
R-0h		R/W-0h	R/W-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-544. PERI\_MEM\_TEST\_CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5	EtherCAT_MEM_FORCE_ERROR	R/W	0h	Force error bit 0 : No effect 1 : Parity bit going to Parity checker module of EtherCAT is inverted to introduce parity Error Reset type: SYSRSn
4	EtherCAT_TEST_ENABLE	R/W	0h	Selects EtherCAT test mode 0 : EtherCAT test mode disabled, Error on EtherCAT memory read access will generate NMI 1 : EtherCAT test mode enabled, Error on EtherCAT memory read access will NOT generate NMI, used for diagnostics Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 3.18.20 ACCESS\_PROTECTION\_REGS Registers

Table 3-545 lists the memory-mapped registers for the ACCESS\_PROTECTION\_REGS registers. All register offset addresses not listed in Table 3-545 should be considered as reserved locations and the register contents should not be modified.

**Table 3-545. ACCESS\_PROTECTION\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	NMAVFLG	Non-Controller Access Violation Flag Register		<a href="#">Go</a>
2h	NMAVSET	Non-Controller Access Violation Flag Set Register	EALLOW	<a href="#">Go</a>
4h	NMAVCLR	Non-Controller Access Violation Flag Clear Register	EALLOW	<a href="#">Go</a>
6h	NMAVINTEN	Non-Controller Access Violation Interrupt Enable Register	EALLOW	<a href="#">Go</a>
8h	NMCPURDAVADDR	Non-Controller CPU Read Access Violation Address		<a href="#">Go</a>
Ah	NMCPUWRAVADDR	Non-Controller CPU Write Access Violation Address		<a href="#">Go</a>
Ch	NMCPUFAVADDR	Non-Controller CPU Fetch Access Violation Address		<a href="#">Go</a>
Eh	NMDMAWRAVADDR	Non-Controller DMA Write Access Violation Address		<a href="#">Go</a>
10h	NMCLA1RDAVADDR	Non-Controller CLA1 Read Access Violation Address		<a href="#">Go</a>
12h	NMCLA1WRAVADDR	Non-Controller CLA1 Write Access Violation Address		<a href="#">Go</a>
14h	NMCLA1FAVADDR	Non-Controller CLA1 Fetch Access Violation Address		<a href="#">Go</a>
1Ch	NMDMARDAVADDR	Non-Controller DMA Read Access Violation Address		<a href="#">Go</a>
20h	MAVFLG	Controller Access Violation Flag Register		<a href="#">Go</a>
22h	MAVSET	Controller Access Violation Flag Set Register	EALLOW	<a href="#">Go</a>
24h	MAVCLR	Controller Access Violation Flag Clear Register	EALLOW	<a href="#">Go</a>
26h	MAVINTEN	Controller Access Violation Interrupt Enable Register	EALLOW	<a href="#">Go</a>
28h	MCPUFAVADDR	Controller CPU Fetch Access Violation Address		<a href="#">Go</a>
2Ah	MCPUWRAVADDR	Controller CPU Write Access Violation Address		<a href="#">Go</a>
2Ch	MDMAWRAVADDR	Controller DMA Write Access Violation Address		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-546 shows the codes that are used for access types in this section.

**Table 3-546. ACCESS\_PROTECTION\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		

**Table 3-546. ACCESS\_PROTECTION\_REGS Access Type Codes (continued)**

Access Type	Code	Description
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.20.1 NMAVFLG Register (Offset = 0h) [Reset = 0000000h]

NMAVFLG is shown in [Figure 3-517](#) and described in [Table 3-547](#).

Return to the [Summary Table](#).

Non-Controller Access Violation Flag Register

**Figure 3-517. NMAVFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			RESERVED	RESERVED	DMAREAD	RESERVED	RESERVED
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	CLA1FETCH	CLA1WRITE	CLA1READ	DMAWRITE	CPUFETCH	CPUWRITE	CPUREAD
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-547. NMAVFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	DMAREAD	R	0h	Non Controller DMA Read Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	CLA1FETCH	R	0h	Non Controller CLA1 Fetch Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
5	CLA1WRITE	R	0h	Non Controller CLA1 Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
4	CLA1READ	R	0h	Non Controller CLA1 Read Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
3	DMAWRITE	R	0h	Non Controller DMA Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn



**Table 3-547. NMAVFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	CPUFETCH	R	0h	Non Controller CPU Fetch Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
1	CPUWRITE	R	0h	Non Controller CPU Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
0	CPUREAD	R	0h	Non Controller CPU Read Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn

### 3.18.20.2 NMAVSET Register (Offset = 2h) [Reset = 0000000h]

NMAVSET is shown in [Figure 3-518](#) and described in [Table 3-548](#).

Return to the [Summary Table](#).

Non-Controller Access Violation Flag Set Register

**Figure 3-518. NMAVSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			RESERVED	RESERVED	DMAREAD	RESERVED	RESERVED
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	CLA1FETCH	CLA1WRITE	CLA1READ	DMAWRITE	CPUFETCH	CPUWRITE	CPUREAD
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-548. NMAVSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-13	RESERVED	R	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	DMAREAD	R-0/W1S	0h	0: No action. 1: DMA Read Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	CLA1FETCH	R-0/W1S	0h	0: No action. 1: CLA1 Fetch Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
5	CLA1WRITE	R-0/W1S	0h	0: No action. 1: CLA1 Write Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
4	CLA1READ	R-0/W1S	0h	0: No action. 1: CLA1 Read Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
3	DMAWRITE	R-0/W1S	0h	0: No action. 1: DMA Write Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn

**Table 3-548. NMAVSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	CPUFETCH	R-0/W1S	0h	0: No action. 1: CPU Fetch Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
1	CPUWRITE	R-0/W1S	0h	0: No action. 1: CPU Write Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
0	CPUREAD	R-0/W1S	0h	0: No action. 1: CPU Read Access Violation Flag in NMAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn

### 3.18.20.3 NMAVCLR Register (Offset = 4h) [Reset = 0000000h]

NMAVCLR is shown in [Figure 3-519](#) and described in [Table 3-549](#).

Return to the [Summary Table](#).

Non-Controller Access Violation Flag Clear Register

**Figure 3-519. NMAVCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			RESERVED	RESERVED	DMAREAD	RESERVED	RESERVED
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	CLA1FETCH	CLA1WRITE	CLA1READ	DMAWRITE	CPUFETCH	CPUWRITE	CPUREAD
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-549. NMAVCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-13	RESERVED	R	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	DMAREAD	R-0/W1S	0h	0: No action. 1: DMA Read Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
9	RESERVED	R-0/W1S	0h	Reserved
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	CLA1FETCH	R-0/W1S	0h	0: No action. 1: CLA1 Fetch Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
5	CLA1WRITE	R-0/W1S	0h	0: No action. 1: CLA1 Write Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
4	CLA1READ	R-0/W1S	0h	0: No action. 1: CLA1 Read Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
3	DMAWRITE	R-0/W1S	0h	0: No action. 1: DMA Write Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn

**Table 3-549. NMAVCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	CPUFETCH	R-0/W1S	0h	0: No action. 1: CPU Fetch Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
1	CPUWRITE	R-0/W1S	0h	0: No action. 1: CPU Write Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn
0	CPUREAD	R-0/W1S	0h	0: No action. 1: CPU Read Access Violation Flag in NMAVFLG register will be cleared. Reset type: SYSRSn

### 3.18.20.4 NMAVINTEN Register (Offset = 6h) [Reset = 0000000h]

NMAVINTEN is shown in [Figure 3-520](#) and described in [Table 3-550](#).

Return to the [Summary Table](#).

Non-Controller Access Violation Interrupt Enable Register

**Figure 3-520. NMAVINTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			RESERVED	RESERVED	DMAREAD	RESERVED	RESERVED
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	CLA1FETCH	CLA1WRITE	CLA1READ	DMAWRITE	CPUFETCH	CPUWRITE	CPUREAD
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-550. NMAVINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-13	RESERVED	R	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	DMAREAD	R/W	0h	0: DMA Non Controller Read Access Violation Interrupt is disabled. 1: DMA Non Controller Read Access Violation Interrupt is enabled. Reset type: SYSRSn
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	CLA1FETCH	R/W	0h	0: CLA1 Non Controller Fetch Access Violation Interrupt is disabled. 1: CLA1 Non Controller Fetch Access Violation Interrupt is enabled. Reset type: SYSRSn
5	CLA1WRITE	R/W	0h	0: CLA1 Non Controller Write Access Violation Interrupt is disabled. 1: CLA1 Non Controller Write Access Violation Interrupt is enabled. Reset type: SYSRSn
4	CLA1READ	R/W	0h	0: CLA1 Non Controller Read Access Violation Interrupt is disabled. 1: CLA1 Non Controller Read Access Violation Interrupt is enabled. Reset type: SYSRSn
3	DMAWRITE	R/W	0h	0: DMA Non Controller Write Access Violation Interrupt is disabled. 1: DMA Non Controller Write Access Violation Interrupt is enabled. Reset type: SYSRSn
2	CPUFETCH	R/W	0h	0: CPU Non Controller Fetch Access Violation Interrupt is disabled. 1: CPU Non Controller Fetch Access Violation Interrupt is enabled. Reset type: SYSRSn
1	CPUWRITE	R/W	0h	0: CPU Non Controller Write Access Violation Interrupt is disabled. 1: CPU Non Controller Write Access Violation Interrupt is enabled. Reset type: SYSRSn

**Table 3-550. NMAVINTEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	CPUREAD	R/W	0h	0: CPU Non Controller Read Access Violation Interrupt is disabled. 1: CPU Non Controller Read Access Violation Interrupt is enabled. Reset type: SYSRSn

### 3.18.20.5 NMCPURDAVADDR Register (Offset = 8h) [Reset = 0000000h]

NMCPURDAVADDR is shown in [Figure 3-521](#) and described in [Table 3-551](#).

Return to the [Summary Table](#).

Non-Controller CPU Read Access Violation Address

**Figure 3-521. NMCPURDAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCPURDAVADDR																															
R-0h																															

**Table 3-551. NMCPURDAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCPURDAVADDR	R	0h	This register captures the address location for which non controller CPU read access violation occurred. Reset type: SYSRSn



### 3.18.20.6 NMCPUWRAVADDR Register (Offset = Ah) [Reset = 0000000h]

NMCPUWRAVADDR is shown in [Figure 3-522](#) and described in [Table 3-552](#).

Return to the [Summary Table](#).

Non-Controller CPU Write Access Violation Address

**Figure 3-522. NMCPUWRAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCPUWRAVADDR																															
R-0h																															

**Table 3-552. NMCPUWRAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCPUWRAVADDR	R	0h	This register captures the address location for which non controller CPU write access violation occurred. Reset type: SYSRSn

### 3.18.20.7 NMCPUFAVADDR Register (Offset = Ch) [Reset = 0000000h]

NMCPUFAVADDR is shown in [Figure 3-523](#) and described in [Table 3-553](#).

Return to the [Summary Table](#).

Non-Controller CPU Fetch Access Violation Address

**Figure 3-523. NMCPUFAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCPUFAVADDR																															
R-0h																															

**Table 3-553. NMCPUFAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCPUFAVADDR	R	0h	This register captures the address location for which non controller CPU fetch access violation occurred. Reset type: SYSRSn

### 3.18.20.8 NMDMAWRAVADDR Register (Offset = Eh) [Reset = 0000000h]

NMDMAWRAVADDR is shown in [Figure 3-524](#) and described in [Table 3-554](#).

Return to the [Summary Table](#).

Non-Controller DMA Write Access Violation Address

**Figure 3-524. NMDMAWRAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMDMAWRAVADDR																															
R-0h																															

**Table 3-554. NMDMAWRAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMDMAWRAVADDR	R	0h	This register captures the address location for which non controller DMA write access violation occurred. Reset type: SYSRSn

### 3.18.20.9 NMCLA1RDAVADDR Register (Offset = 10h) [Reset = 0000000h]

NMCLA1RDAVADDR is shown in [Figure 3-525](#) and described in [Table 3-555](#).

Return to the [Summary Table](#).

Non-Controller CLA1 Read Access Violation Address

**Figure 3-525. NMCLA1RDAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCLA1RDAVADDR																															
R-0h																															

**Table 3-555. NMCLA1RDAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCLA1RDAVADDR	R	0h	This register captures the address location for which non controller CLA1 read access violation occurred. Reset type: SYSRSn

### 3.18.20.10 NMCLA1WRAVADDR Register (Offset = 12h) [Reset = 0000000h]

NMCLA1WRAVADDR is shown in [Figure 3-526](#) and described in [Table 3-556](#).

Return to the [Summary Table](#).

Non-Controller CLA1 Write Access Violation Address

**Figure 3-526. NMCLA1WRAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCLA1WRAVADDR																															
R-0h																															

**Table 3-556. NMCLA1WRAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCLA1WRAVADDR	R	0h	This register captures the address location for which non controller CLA1 write access violation occurred. Reset type: SYSRSn

### 3.18.20.11 NMCLA1FAVADDR Register (Offset = 14h) [Reset = 00000000h]

NMCLA1FAVADDR is shown in [Figure 3-527](#) and described in [Table 3-557](#).

Return to the [Summary Table](#).

Non-Controller CLA1 Fetch Access Violation Address

**Figure 3-527. NMCLA1FAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMCLA1FAVADDR																															
R-0h																															

**Table 3-557. NMCLA1FAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMCLA1FAVADDR	R	0h	This register captures the address location for which non controller CLA1 fetch access violation occurred. Reset type: SYSRSn

### 3.18.20.12 NMDMARDAVADDR Register (Offset = 1Ch) [Reset = 0000000h]

NMDMARDAVADDR is shown in [Figure 3-528](#) and described in [Table 3-558](#).

Return to the [Summary Table](#).

Non-Controller DMA Read Access Violation Address

**Figure 3-528. NMDMARDAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMDMARDAVADDR																															
R-0h																															

**Table 3-558. NMDMARDAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NMDMARDAVADDR	R	0h	This register captures the address location for which non controller DMA read access violation occurred. Reset type: SYSRSn

### 3.18.20.13 MAVFLG Register (Offset = 20h) [Reset = 0000000h]

MAVFLG is shown in [Figure 3-529](#) and described in [Table 3-559](#).

Return to the [Summary Table](#).

Controller Access Violation Flag Register

**Figure 3-529. MAVFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	DMAWRITE	CPUWRITE	CPUFETCH
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 3-559. MAVFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	DMAWRITE	R	0h	Controller DMA Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
1	CPUWRITE	R	0h	Controller CPU Write Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn
0	CPUFETCH	R	0h	Controller CPU Fetch Access Violation Flag: 0: No violation. 1: Access violation occurred. Reset type: SYSRSn



### 3.18.20.14 MAVSET Register (Offset = 22h) [Reset = 0000000h]

MAVSET is shown in [Figure 3-530](#) and described in [Table 3-560](#).

Return to the [Summary Table](#).

Controller Access Violation Flag Set Register

**Figure 3-530. MAVSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	DMAWRITE	CPUWRITE	CPUFETCH
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-560. MAVSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	DMAWRITE	R-0/W1S	0h	0: No action. 1: DMA Write Access Violation Flag in MAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
1	CPUWRITE	R-0/W1S	0h	0: No action. 1: CPU Write Access Violation Flag in MAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn
0	CPUFETCH	R-0/W1S	0h	0: No action. 1: CPU Fetch Access Violation Flag in MAVFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn

### 3.18.20.15 MAVCLR Register (Offset = 24h) [Reset = 0000000h]

MAVCLR is shown in [Figure 3-531](#) and described in [Table 3-561](#).

Return to the [Summary Table](#).

Controller Access Violation Flag Clear Register

**Figure 3-531. MAVCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	DMAWRITE	CPUWRITE	CPUFETCH
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-561. MAVCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	DMAWRITE	R-0/W1S	0h	0: No action. 1: DMA Write Access Violation Flag in MAVFLG register will be cleared. Reset type: SYSRSn
1	CPUWRITE	R-0/W1S	0h	0: No action. 1: CPU Write Access Violation Flag in MAVFLG register will be cleared . Reset type: SYSRSn
0	CPUFETCH	R-0/W1S	0h	0: No action. 1: CPU Fetch Access Violation Flag in MAVFLG register will be cleared. Reset type: SYSRSn

### 3.18.20.16 MAVINTEN Register (Offset = 26h) [Reset = 0000000h]

MAVINTEN is shown in [Figure 3-532](#) and described in [Table 3-562](#).

Return to the [Summary Table](#).

Controller Access Violation Interrupt Enable Register

**Figure 3-532. MAVINTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	DMAWRITE	CPUWRITE	CPUFETCH
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 3-562. MAVINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	DMAWRITE	R/W	0h	0: DMA Write Access Violation Interrupt is disabled. 1: DMA Write Access Violation Interrupt is enabled. Reset type: SYSRSn
1	CPUWRITE	R/W	0h	0: CPU Write Access Violation Interrupt is disabled. 1: CPU Write Access Violation Interrupt is enabled. Reset type: SYSRSn
0	CPUFETCH	R/W	0h	0: CPU Fetch Access Violation Interrupt is disabled. 1: CPU Fetch Access Violation Interrupt is enabled. Reset type: SYSRSn

### 3.18.20.17 MCPUFAVADDR Register (Offset = 28h) [Reset = 00000000h]

MCPUFAVADDR is shown in [Figure 3-533](#) and described in [Table 3-563](#).

Return to the [Summary Table](#).

Controller CPU Fetch Access Violation Address

**Figure 3-533. MCPUFAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCPUFAVADDR																															
R-0h																															

**Table 3-563. MCPUFAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MCPUFAVADDR	R	0h	This register captures the address location for which controller CPU fetch access violation occurred. Reset type: SYSRSn

### 3.18.20.18 MCPUWRAVADDR Register (Offset = 2Ah) [Reset = 00000000h]

MCPUWRAVADDR is shown in [Figure 3-534](#) and described in [Table 3-564](#).

Return to the [Summary Table](#).

Controller CPU Write Access Violation Address

**Figure 3-534. MCPUWRAVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MCPUWRAVADDR																															
R-0h																															

**Table 3-564. MCPUWRAVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MCPUWRAVADDR	R	0h	This register captures the address location for which controller CPU write access violation occurred. Reset type: SYSRSn

### 3.18.20.19 MDMAWRVADDR Register (Offset = 2Ch) [Reset = 0000000h]

MDMAWRVADDR is shown in [Figure 3-535](#) and described in [Table 3-565](#).

Return to the [Summary Table](#).

Controller DMA Write Access Violation Address

**Figure 3-535. MDMAWRVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MDMAWRVADDR																															
R-0h																															

**Table 3-565. MDMAWRVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MDMAWRVADDR	R	0h	This register captures the address location for which controller DMA write access violation occurred. Reset type: SYSRSn

### 3.18.21 MEMORY\_ERROR\_REGS Registers

Table 3-566 lists the memory-mapped registers for the MEMORY\_ERROR\_REGS registers. All register offset addresses not listed in Table 3-566 should be considered as reserved locations and the register contents should not be modified.

**Table 3-566. MEMORY\_ERROR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	UCERRFLG	Uncorrectable Error Flag Register		<a href="#">Go</a>
2h	UCERRSET	Uncorrectable Error Flag Set Register	EALLOW	<a href="#">Go</a>
4h	UCERRCLR	Uncorrectable Error Flag Clear Register	EALLOW	<a href="#">Go</a>
6h	UCCPUREADDR	Uncorrectable CPU Read Error Address		<a href="#">Go</a>
8h	UCDMAREADDR	Uncorrectable DMA Read Error Address		<a href="#">Go</a>
Ah	UCCLA1READDR	Uncorrectable CLA1 Read Error Address		<a href="#">Go</a>
Eh	UCECATRAMADDR	Uncorrectable etherCAT RAM Read Error Address		<a href="#">Go</a>
10h	UCHICAREADDR	Uncorrectable HICA Read Error Address		<a href="#">Go</a>
1Ch	FLUCERRSTATUS	Flash read uncorrectable ecc err status		<a href="#">Go</a>
1Eh	FLCERRSTATUS	Flash read correctable ecc err status		<a href="#">Go</a>
20h	CERRFLG	Correctable Error Flag Register		<a href="#">Go</a>
22h	CERRSET	Correctable Error Flag Set Register	EALLOW	<a href="#">Go</a>
24h	CERRCLR	Correctable Error Flag Clear Register	EALLOW	<a href="#">Go</a>
26h	CCPUREADDR	Correctable CPU Read Error Address		<a href="#">Go</a>
28h	CDMAREADDR	Correctable DMA Read Error Address		<a href="#">Go</a>
2Ah	CCLA1READDR	Correctable CLA1 Read Error Address		<a href="#">Go</a>
2Eh	CERRCNT	Correctable Error Count Register		<a href="#">Go</a>
30h	CERRTHRES	Correctable Error Threshold Value Register	EALLOW	<a href="#">Go</a>
32h	CEINTFLG	Correctable Error Interrupt Flag Status Register		<a href="#">Go</a>
34h	CEINTCLR	Correctable Error Interrupt Flag Clear Register	EALLOW	<a href="#">Go</a>
36h	CEINTSET	Correctable Error Interrupt Flag Set Register	EALLOW	<a href="#">Go</a>
38h	CEINTEN	Correctable Error Interrupt Enable Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-567 shows the codes that are used for access types in this section.

**Table 3-567. MEMORY\_ERROR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		

**Table 3-567. MEMORY\_ERROR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 3.18.21.1 UCERRFLG Register (Offset = 0h) [Reset = 0000000h]

UCERRFLG is shown in [Figure 3-536](#) and described in [Table 3-568](#).

Return to the [Summary Table](#).

Uncorrectable Error Flag Register

**Figure 3-536. UCERRFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-568. UCERRFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	CLA1RDERR	R	0h	CLA1 Uncorrectable Read Error Flag 0: No Error. 1: Uncorrectable error occurred during CLA1 read. Reset type: SYSRSn
1	DMARDERR	R	0h	DMA Uncorrectable Read Error Flag 0: No Error. 1: Uncorrectable error occurred during DMA read. Reset type: SYSRSn
0	CPURDERR	R	0h	CPU Uncorrectable Read Error Flag 0: No Error. 1: Uncorrectable error occurred during CPU read. Reset type: SYSRSn

### 3.18.21.2 UCERRSET Register (Offset = 2h) [Reset = 0000000h]

UCERRSET is shown in [Figure 3-537](#) and described in [Table 3-569](#).

Return to the [Summary Table](#).

Uncorrectable Error Flag Set Register

**Figure 3-537. UCERRSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h		R-0/W1S-0h	R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-569. UCERRSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	CLA1RDERR	R-0/W1S	0h	0: No action. 1: CLA1 Read Error Flag in UCERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn
1	DMARDERR	R-0/W1S	0h	0: No action. 1: DMA Read Error Flag in UCERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn
0	CPURDERR	R-0/W1S	0h	0: No action. 1: CPU Read Error Flag in UCERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn

### 3.18.21.3 UCERRCLR Register (Offset = 4h) [Reset = 0000000h]

UCERRCLR is shown in [Figure 3-538](#) and described in [Table 3-570](#).

Return to the [Summary Table](#).

Uncorrectable Error Flag Clear Register

**Figure 3-538. UCERRCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h		R-0/W1S-0h	R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-570. UCERRCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	CLA1RDERR	R-0/W1S	0h	0: No action. 1: CLA1 Read Error Flag in UCERRFLG register will be cleared. Reset type: SYSRSn
1	DMARDERR	R-0/W1S	0h	0: No action. 1: DMA Read Error Flag in UCERRFLG register will be cleared . Reset type: SYSRSn
0	CPURDERR	R-0/W1S	0h	0: No action. 1: CPU Read Error Flag in UCERRFLG register will be cleared. Reset type: SYSRSn

### 3.18.21.4 UCCPUREADDR Register (Offset = 6h) [Reset = 0000000h]

UCCPUREADDR is shown in [Figure 3-539](#) and described in [Table 3-571](#).

Return to the [Summary Table](#).

Uncorrectable CPU Read Error Address

**Figure 3-539. UCCPUREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCCPUREADDR																															
R-0h																															

**Table 3-571. UCCPUREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UCCPUREADDR	R	0h	This register captures the address location for which CPU read/fetch access resulted in uncorrectable ECC/Parity error. Reset type: SYSRSn

### 3.18.21.5 UCDMAREADDR Register (Offset = 8h) [Reset = 0000000h]

UCDMAREADDR is shown in [Figure 3-540](#) and described in [Table 3-572](#).

Return to the [Summary Table](#).

Uncorrectable DMA Read Error Address

**Figure 3-540. UCDMAREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCDMAREADDR																															
R-0h																															

**Table 3-572. UCDMAREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UCDMAREADDR	R	0h	This register captures the address location for which DMA read access resulted in uncorrectable Parity error. Reset type: SYSRSn

### 3.18.21.6 UCCLA1READDR Register (Offset = Ah) [Reset = 0000000h]

UCCLA1READDR is shown in [Figure 3-541](#) and described in [Table 3-573](#).

Return to the [Summary Table](#).

Uncorrectable CLA1 Read Error Address

**Figure 3-541. UCCLA1READDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCCLA1READDR																															
R-0h																															

**Table 3-573. UCCLA1READDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UCCLA1READDR	R	0h	This register captures the address location for which CLA1 read/ fetch access resulted in uncorrectable Parity error. Reset type: SYSRSn

### 3.18.21.7 UCECATRAMADDR Register (Offset = Eh) [Reset = 00000000h]

UCECATRAMADDR is shown in [Figure 3-542](#) and described in [Table 3-574](#).

Return to the [Summary Table](#).

Uncorrectable etherCAT RAM Read Error Address

**Figure 3-542. UCECATRAMADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCECATRAMADDR																															
R-0h																															

**Table 3-574. UCECATRAMADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UCECATRAMADDR	R	0h	This register captures the address offset of the etherCAT RAM location for which read access (access could be from etherCAT controller or from CPU/DMA) resulted in uncorrectable Parity error. Reset type: SYSRSn

### 3.18.21.8 UCHICAREADDR Register (Offset = 10h) [Reset = 00000000h]

UCHICAREADDR is shown in [Figure 3-543](#) and described in [Table 3-575](#).

Return to the [Summary Table](#).

Uncorrectable HICA Read Error Address

**Figure 3-543. UCHICAREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																															
R-0h																															

**Table 3-575. UCHICAREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RESERVED	R	0h	Reserved



### 3.18.21.9 FLUCERRSTATUS Register (Offset = 1Ch) [Reset = 0000000h]

FLUCERRSTATUS is shown in [Figure 3-544](#) and described in [Table 3-576](#).

Return to the [Summary Table](#).

Flash read uncorrectable ecc err status

**Figure 3-544. FLUCERRSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						DIAG_H_FAIL	UNC_ERR_H
R-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED						DIAG_L_FAIL	UNC_ERR_L
R-0h						R-0h	R-0h

**Table 3-576. FLUCERRSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	DIAG_H_FAIL	R	0h	Status of redundant and functional ECC logic comparison check. 0 : Status of redundant and functional ECC logic comparison passed. 1 : Status of redundant and functional ECC logic comparison failed. Note : * The field gets updated along with UNC_ERR_H * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
8	UNC_ERR_H	R	0h	Uncorrectable error. A value of 1 indicates that an un-correctable error occurred in upper 64bits of a 128-bit aligned address. Note : * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	DIAG_L_FAIL	R	0h	Status of redundant and functional ECC logic comparison check. 0 : Status of redundant and functional ECC logic comparison passed. 1 : Status of redundant and functional ECC logic comparison failed. Note : * The field gets updated along with UNC_ERR_L * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
0	UNC_ERR_L	R	0h	Uncorrectable error. A value of 1 indicates that an un-correctable error occurred in lower 64bits of a 128-bit aligned address. Note : * This flag is cleared by writing a 1 to UCERRCLR.CPURDERR flag * UCERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn

### 3.18.21.10 FLCERRSTATUS Register (Offset = 1Eh) [Reset = 0000000h]

FLCERRSTATUS is shown in [Figure 3-545](#) and described in [Table 3-577](#).

Return to the [Summary Table](#).

Flash read correctable ecc err status

**Figure 3-545. FLCERRSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED		ERR_TYPE_H	ERR_POS_H				
R-0h		R-0h	R-0h				
23	22	21	20	19	18	17	16
ERR_POS_H	ERR_TYPE_L	ERR_POS_L					
R-0h	R-0h	R-0h					
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED	FAIL_1_H	FAIL_0_H	RESERVED	FAIL_1_L	FAIL_0_L
R-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-577. FLCERRSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R	0h	Reserved
29	ERR_TYPE_H	R	0h	Error type 0 Indicates that a single bit error occurred in upper 64 data bits of a 128-bit aligned address. 1 Indicates that a single bit error occurred in ECC check bits of upper 64bits of a 128-bit aligned address. Note : * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. Reset type: SYSRSn
28-23	ERR_POS_H	R	0h	Error position. Bit position of the single bit error in upper 64bits of a 128-bit aligned address. The position is interpreted depending on whether the ERR_TYPE bit indicates a check bit or a data bit. If ERR_TYPE indicates a check bit error, the error position could range from 0 to 7, else it could range from 0 to 63. Note : * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. Reset type: SYSRSn
22	ERR_TYPE_L	R	0h	Error type 0 Indicates that a single bit error occurred in lower 64 data bits of a 128-bit aligned address. 1 Indicates that a single bit error occurred in ECC check bits of lower 64bits of a 128-bit aligned address. Note : * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. Reset type: SYSRSn

**Table 3-577. FLCERRSTATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-16	ERR_POS_L	R	0h	Error position. Bit position of the single bit error in lower 64bits of a 128-bit aligned address. The position is interpreted depending on whether the ERR_TYPE bit indicates a check bit or a data bit. If ERR_TYPE indicates a check bit error, the error position could range from 0 to 7, else it could range from 0 to 63. Note : * This field is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this field. Reset type: SYSRSn
15-6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	FAIL_1_H	R	0h	Fail on 1. 0 Fail on 1 single bit error did not occur in upper 64bits of a 128-bit aligned address. 1 A value of 1 would indicate that a single bit error occurred in upper 64bits of a 128-bit aligned address and the corrected value was 1. Note : * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
3	FAIL_0_H	R	0h	Fail on 0. 0 Fail on 0 single bit error did not occur in upper 64bits of a 128-bit aligned address. 1 A value of 1 would indicate that a single bit error occurred in upper 64bits of a 128-bit aligned address and the corrected value was 0. Note : * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	FAIL_1_L	R	0h	Fail on 1. 0 Fail on 1 single bit error did not occur in lower 64bits of a 128-bit aligned address. 1 A value of 1 would indicate that a single bit error occurred in lower 64bits of a 128-bit aligned address and the corrected value was 1. Note : * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn
0	FAIL_0_L	R	0h	Fail on 0. 0 Fail on 0 single bit error did not occur in lower 64bits of 128-bit data. 1 Would indicate that a single bit error occurred in lower 64bits of a 128-bit aligned address and the corrected value was 0. Note : * This flag is cleared by writing a 1 to CERRCLR.CPURDERR flag * CERRSET.CPURDERR has no effect on this flag. Reset type: SYSRSn

### 3.18.21.11 CERRFLG Register (Offset = 20h) [Reset = 0000000h]

CERRFLG is shown in [Figure 3-546](#) and described in [Table 3-578](#).

Return to the [Summary Table](#).

Correctable Error Flag Register

**Figure 3-546. CERRFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 3-578. CERRFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	CLA1RDERR	R	0h	CLA1 Correctable Read Error Flag 0: No Error. 1: Correctable error occurred during CLA1 read. Reset type: SYSRSn
1	DMARDERR	R	0h	DMA Correctable Read Error Flag 0: No Error. 1: Correctable error occurred during DMA read. Reset type: SYSRSn
0	CPURDERR	R	0h	CPU Correctable Read Error Flag 0: No Error. 1: Correctable error occurred during CPU read. Reset type: SYSRSn

### 3.18.21.12 CERRSET Register (Offset = 22h) [Reset = 0000000h]

CERRSET is shown in [Figure 3-547](#) and described in [Table 3-579](#).

Return to the [Summary Table](#).

Correctable Error Flag Set Register

**Figure 3-547. CERRSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-579. CERRSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	CLA1RDERR	R-0/W1S	0h	0: No action. 1: CLA1 Read Error Flag in CERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn
1	DMARDERR	R-0/W1S	0h	0: No action. 1: DMA Read Error Flag in CERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn
0	CPURDERR	R-0/W1S	0h	0: No action. 1: CPU Read Error Flag in CERRFLG register will be set and interrupt will be generated if enabled.. Reset type: SYSRSn

### 3.18.21.13 CERRCLR Register (Offset = 24h) [Reset = 0000000h]

CERRCLR is shown in [Figure 3-548](#) and described in [Table 3-580](#).

Return to the [Summary Table](#).

Correctable Error Flag Clear Register

**Figure 3-548. CERRCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	CLA1RDERR	DMARDERR	CPURDERR
R-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-580. CERRCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	CLA1RDERR	R-0/W1S	0h	0: No action. 1: CLA1 Read Error Flag in CERRFLG register will be cleared. Reset type: SYSRSn
1	DMARDERR	R-0/W1S	0h	0: No action. 1: DMA Read Error Flag in CERRFLG register will be cleared . Reset type: SYSRSn
0	CPURDERR	R-0/W1S	0h	0: No action. 1: CPU Read Error Flag in CERRFLG register will be cleared. Reset type: SYSRSn

### 3.18.21.14 CCPUREADDR Register (Offset = 26h) [Reset = 0000000h]

CCPUREADDR is shown in [Figure 3-549](#) and described in [Table 3-581](#).

Return to the [Summary Table](#).

Correctable CPU Read Error Address

**Figure 3-549. CCPUREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CCPUREADDR																															
R-0h																															

**Table 3-581. CCPUREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CCPUREADDR	R	0h	This register captures the address location for which CPU read/fetch access resulted in correctable ECC error. Reset type: SYSRSn

### 3.18.21.15 CDMAREADDR Register (Offset = 28h) [Reset = 0000000h]

CDMAREADDR is shown in [Figure 3-550](#) and described in [Table 3-582](#).

Return to the [Summary Table](#).

Correctable DMA Read Error Address

**Figure 3-550. CDMAREADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CDMAREADDR																															
R-0h																															

**Table 3-582. CDMAREADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CDMAREADDR	R	0h	This register captures the address location for which DMA read access resulted in correctable ECC error. Reset type: SYSRSn



### 3.18.21.16 CCLA1READDR Register (Offset = 2Ah) [Reset = 0000000h]

CCLA1READDR is shown in [Figure 3-551](#) and described in [Table 3-583](#).

Return to the [Summary Table](#).

Correctable CLA1 Read Error Address

**Figure 3-551. CCLA1READDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CCLA1READDR																															
R-0h																															

**Table 3-583. CCLA1READDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CCLA1READDR	R	0h	This register captures the address location for which CLA1 read/ fetch access resulted in correctable ECC error. Reset type: SYSRSn

### 3.18.21.17 CERRCNT Register (Offset = 2Eh) [Reset = 0000000h]

CERRCNT is shown in [Figure 3-552](#) and described in [Table 3-584](#).

Return to the [Summary Table](#).

Correctable Error Count Register

**Figure 3-552. CERRCNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CERRCNT																															
R-0h																															

**Table 3-584. CERRCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CERRCNT	R	0h	This register holds the count of how many times correctable error occurred. Reset type: SYSRSn

### 3.18.21.18 CERRTHRES Register (Offset = 30h) [Reset = 0000000h]

CERRTHRES is shown in [Figure 3-553](#) and described in [Table 3-585](#).

Return to the [Summary Table](#).

Correctable Error Threshold Value Register

**Figure 3-553. CERRTHRES Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CERRTHRES															
R-0h																R/W-0h															

**Table 3-585. CERRTHRES Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	CERRTHRES	R/W	0h	When value in CERRCNT register is greater than value configured in this register, correctable interrupt gets generated, if enabled. Reset type: SYSRSn

### 3.18.21.19 CEINTFLG Register (Offset = 32h) [Reset = 0000000h]

CEINTFLG is shown in [Figure 3-554](#) and described in [Table 3-586](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Flag Status Register

**Figure 3-554. CEINTFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CEINTFLAG
R-0h							R-0h

**Table 3-586. CEINTFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	CEINTFLAG	R	0h	Total corrected error count exceeded threshold Flag 0: Total correctable errors < Threshold value configured in CERRTHRES register. 1: Total correctable errors >= Threshold value configured in CERRTHRES register. Reset type: SYSRSn

### 3.18.21.20 CEINTCLR Register (Offset = 34h) [Reset = 0000000h]

CEINTCLR is shown in [Figure 3-555](#) and described in [Table 3-587](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Flag Clear Register

**Figure 3-555. CEINTCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CEINTCLR
R-0h							R-0/W1S-0h

**Table 3-587. CEINTCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	CEINTCLR	R-0/W1S	0h	0: No action. 1: Total corrected error count exceeded flag in CEINTFLG register will be cleared. Reset type: SYSRSn

### 3.18.21.21 CEINTSET Register (Offset = 36h) [Reset = 0000000h]

CEINTSET is shown in [Figure 3-556](#) and described in [Table 3-588](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Flag Set Register

**Figure 3-556. CEINTSET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CEINTSET
R-0h							R-0/W1S-0h

**Table 3-588. CEINTSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	CEINTSET	R-0/W1S	0h	0: No action. 1: Total corrected error count exceeded flag in CEINTFLG register will be set and interrupt will be generated if enabled. Reset type: SYSRSn

### 3.18.21.22 CEINTEN Register (Offset = 38h) [Reset = 0000000h]

CEINTEN is shown in [Figure 3-557](#) and described in [Table 3-589](#).

Return to the [Summary Table](#).

Correctable Error Interrupt Enable Register

**Figure 3-557. CEINTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CEINTEN
R-0h							R/W-0h

**Table 3-589. CEINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	CEINTEN	R/W	0h	0: Correctable Error Interrupt is disabled. 1: Correctable Error Interrupt is enabled. Reset type: SYSRSn

### 3.18.22 ROM\_WAIT\_STATE\_REGS Registers

Table 3-590 lists the memory-mapped registers for the ROM\_WAIT\_STATE\_REGS registers. All register offset addresses not listed in Table 3-590 should be considered as reserved locations and the register contents should not be modified.

**Table 3-590. ROM\_WAIT\_STATE\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ROMWAITSTATE	ROM Wait State Configuration Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-591 shows the codes that are used for access types in this section.

**Table 3-591. ROM\_WAIT\_STATE\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 3.18.22.1 ROMWAITSTATE Register (Offset = 0h) [Reset = 0000000h]

ROMWAITSTATE is shown in [Figure 3-558](#) and described in [Table 3-592](#).

Return to the [Summary Table](#).

ROM Wait State Configuration Register

**Figure 3-558. ROMWAITSTATE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							WSDISABLE
R-0h							R/W-0h

**Table 3-592. ROMWAITSTATE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	WSDISABLE	R/W	0h	0: ROM Wait State is enabled. CPU accesses to ROM are 1-wait. 1: ROM Wait State is disabled. CPU accesses to ROM are 0-wait. Reset type: SYSRSn

### 3.18.23 TEST\_ERROR\_REGS Registers

Table 3-593 lists the memory-mapped registers for the TEST\_ERROR\_REGS registers. All register offset addresses not listed in Table 3-593 should be considered as reserved locations and the register contents should not be modified.

**Table 3-593. TEST\_ERROR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CPU_RAM_TEST_ERROR_STS	Ram Test: Error Status Register		<a href="#">Go</a>
2h	CPU_RAM_TEST_ERROR_STS_CLR	Ram Test: Error Status Clear Register		<a href="#">Go</a>
4h	CPU_RAM_TEST_ERROR_ADDR	Ram Test: Error address register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-594 shows the codes that are used for access types in this section.

**Table 3-594. TEST\_ERROR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.23.1 CPU\_RAM\_TEST\_ERROR\_STS Register (Offset = 0h) [Reset = 0000000h]

CPU\_RAM\_TEST\_ERROR\_STS is shown in [Figure 3-559](#) and described in [Table 3-595](#).

Return to the [Summary Table](#).

Ram Test: Error Status Register

**Figure 3-559. CPU\_RAM\_TEST\_ERROR\_STS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						UNC_ERROR	COR_ERROR
R-0h						R-0h	R-0h

**Table 3-595. CPU\_RAM\_TEST\_ERROR\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	UNC_ERROR	R	0h	0: Indicates that there were no 'un-correctable errors' generated in the RAM/ROM test mode. 1: Indicates that 'un-correctable errors' wer generated in the RAM/ROM test mode. Reset type: SYSRSn
0	COR_ERROR	R	0h	0: Indicates that there were no 'correctable errors' generated in the RAM/ROM test mode. 1: Indicates that 'correctable errors' wer generated in the RAM/ROM test mode. Reset type: SYSRSn

### 3.18.23.2 CPU\_RAM\_TEST\_ERROR\_STS\_CLR Register (Offset = 2h) [Reset = 0000000h]

CPU\_RAM\_TEST\_ERROR\_STS\_CLR is shown in [Figure 3-560](#) and described in [Table 3-596](#).

Return to the [Summary Table](#).

Ram Test: Error Status Clear Register

**Figure 3-560. CPU\_RAM\_TEST\_ERROR\_STS\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						UNC_ERROR	COR_ERROR
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 3-596. CPU\_RAM\_TEST\_ERROR\_STS\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	UNC_ERROR	R-0/W1S	0h	0: No effect. 1: Clears the corresponding bit in CPU_RAM_TEST_ERROR_STS register. Reset type: SYSRSn
0	COR_ERROR	R-0/W1S	0h	0: No effect. 1: Clears the corresponding bit in CPU_RAM_TEST_ERROR_STS register. Reset type: SYSRSn

### 3.18.23.3 CPU\_RAM\_TEST\_ERROR\_ADDR Register (Offset = 4h) [Reset = 0000000h]

CPU\_RAM\_TEST\_ERROR\_ADDR is shown in [Figure 3-561](#) and described in [Table 3-597](#).

Return to the [Summary Table](#).

Ram Test: Error address register

**Figure 3-561. CPU\_RAM\_TEST\_ERROR\_ADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR																															
R-0h																															

**Table 3-597. CPU\_RAM\_TEST\_ERROR\_ADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R	0h	Address of the location where error was detected in RAM/ROM test modes. Reset type: SYSRSn

### 3.18.24 UID\_REGS Registers

Table 3-598 lists the memory-mapped registers for the UID\_REGS registers. All register offset addresses not listed in Table 3-598 should be considered as reserved locations and the register contents should not be modified.

**Table 3-598. UID\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	UID_PSRAND0	UID Psuedo-random 160 bit number		<a href="#">Go</a>
2h	UID_PSRAND1	UID Psuedo-random 160 bit number		<a href="#">Go</a>
4h	UID_PSRAND2	UID Psuedo-random 160 bit number		<a href="#">Go</a>
6h	UID_PSRAND3	UID Psuedo-random 160 bit number		<a href="#">Go</a>
8h	UID_PSRAND4	UID Psuedo-random 160 bit number		<a href="#">Go</a>
Ah	UID_UNIQUE0	UID Unique 64 bit number		<a href="#">Go</a>
Ch	UID_UNIQUE1	UID Unique 64 bit number		<a href="#">Go</a>
Eh	UID_CHECKSUM	UID Checksum		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-599 shows the codes that are used for access types in this section.

**Table 3-599. UID\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value


### 3.18.24.1 UID\_PSRAND0 Register (Offset = 0h) [Reset = X0000000h]

UID\_PSRAND0 is shown in [Figure 3-562](#) and described in [Table 3-600](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-562. UID\_PSRAND0 Register**



**Table 3-600. UID\_PSRAND0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A


### 3.18.24.2 UID\_PSRAND1 Register (Offset = 2h) [Reset = X0000000h]

UID\_PSRAND1 is shown in [Figure 3-563](#) and described in [Table 3-601](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-563. UID\_PSRAND1 Register**



**Table 3-601. UID\_PSRAND1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A



### 3.18.24.3 UID\_PSRAND2 Register (Offset = 4h) [Reset = X0000000h]

UID\_PSRAND2 is shown in [Figure 3-564](#) and described in [Table 3-602](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-564. UID\_PSRAND2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RandomID																															
R-Xh																															

**Table 3-602. UID\_PSRAND2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A


### 3.18.24.4 UID\_PSRAND3 Register (Offset = 6h) [Reset = X000000h]

UID\_PSRAND3 is shown in [Figure 3-565](#) and described in [Table 3-603](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-565. UID\_PSRAND3 Register**



**Table 3-603. UID\_PSRAND3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A

### 3.18.24.5 UID\_PSRAND4 Register (Offset = 8h) [Reset = X0000000h]

UID\_PSRAND4 is shown in [Figure 3-566](#) and described in [Table 3-604](#).

Return to the [Summary Table](#).

UID Psuedo-random 160 bit number

**Figure 3-566. UID\_PSRAND4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RandomID																															
R-Xh																															

**Table 3-604. UID\_PSRAND4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RandomID	R	Xh	Psuedorandom portion of the UID Reset type: N/A


### 3.18.24.6 UID\_UNIQUE0 Register (Offset = Ah) [Reset = X0000000h]

UID\_UNIQUE0 is shown in [Figure 3-567](#) and described in [Table 3-605](#).

Return to the [Summary Table](#).

UID Unique 64 bit number

**Figure 3-567. UID\_UNIQUE0 Register**



**Table 3-605. UID\_UNIQUE0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UniqueID	R	Xh	Unique portion of the UID. This identifier will be unique across all devices with the same PARTIDH. Reset type: N/A

### 3.18.24.7 UID\_UNIQUE1 Register (Offset = Ch) [Reset = X0000000h]

UID\_UNIQUE1 is shown in [Figure 3-568](#) and described in [Table 3-606](#).

Return to the [Summary Table](#).

UID Unique 64 bit number

**Figure 3-568. UID\_UNIQUE1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UniqueID																															
R-Xh																															

**Table 3-606. UID\_UNIQUE1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UniqueID	R	Xh	Unique portion of the UID. This identifier will be unique across all devices with the same PARTIDH. Reset type: N/A

### 3.18.24.8 UID\_CHECKSUM Register (Offset = Eh) [Reset = X000000h]

UID\_CHECKSUM is shown in [Figure 3-569](#) and described in [Table 3-607](#).

Return to the [Summary Table](#).

Fletcher checksum of UID\_PSRAND and UID\_UNIQUE registers

**Figure 3-569. UID\_CHECKSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Checksum																															
R-Xh																															

**Table 3-607. UID\_CHECKSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Checksum	R	Xh	Fletcher checksum of UID_PSRANDx and UID_UNIQUE Reset type: N/A

### 3.18.25 CPU1\_LFU\_REGS Registers

Table 3-608 lists the memory-mapped registers for the CPU1\_LFU\_REGS registers. All register offset addresses not listed in Table 3-608 should be considered as reserved locations and the register contents should not be modified.

**Table 3-608. CPU1\_LFU\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	LFUConfig_CPU1	LFU configuration Register	EALLOW	<a href="#">Go</a>
2h	LFUStatus_CPU1	LFU Configuration Status Register		<a href="#">Go</a>
10h	SWConfig1_SYSRSn	Spare registers reset by SYSRSn	EALLOW	<a href="#">Go</a>
12h	SWConfig2_SYSRSn	Spare registers reset by SYSRSn	EALLOW	<a href="#">Go</a>
14h	SWConfig1_XRSn	Spare registers reset by XRSn	EALLOW	<a href="#">Go</a>
16h	SWConfig2_XRSn	Spare registers reset by XRSn	EALLOW	<a href="#">Go</a>
18h	SWConfig1_PORESETn	Spare registers reset by PORESETn	EALLOW	<a href="#">Go</a>
1Ah	SWConfig2_PORESETn	Spare registers reset by PORESETn	EALLOW	<a href="#">Go</a>
1Ch	LFU_LOCK	LFU Lock Configuration		<a href="#">Go</a>
1Eh	LFU_COMMIT	LFU Commit Configuration		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-609 shows the codes that are used for access types in this section.

**Table 3-609. CPU1\_LFU\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.25.1 LFUConfig\_CPU1 Register (Offset = 0h) [Reset = 0000000h]

LFUConfig\_CPU1 is shown in [Figure 3-570](#) and described in [Table 3-610](#).

Return to the [Summary Table](#).

LFU configuration Register

**Figure 3-570. LFUConfig\_CPU1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W-0h							
23	22	21	20	19	18	17	16
RESERVED			LS01Swap	RESERVED			
R/W-0h			R/W-0h	R/W-0h			
15	14	13	12	11	10	9	8
RESERVED			PieVectorSwap	RESERVED			RESERVED
R/W-0h			R/W-0h	R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
RESERVED			LFU_CLA1	RESERVED			LFU_CPU
R/W-0h			R/W-0h	R/W-0h			R/W-0h

**Table 3-610. LFUConfig\_CPU1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	RESERVED	R/W	0h	Reserved
20	LS01Swap	R/W	0h	0: LS0 and LS1 mapped to the original location 1: Location of LS0 and LS1 is swapped. Reset type: SYSRSn
19-13	RESERVED	R/W	0h	Reserved
12	PieVectorSwap	R/W	0h	0: PIE vector table is mapped to the original location 1: PIE Vector Table is swapped to alternate location Reset type: SYSRSn
11-9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7-5	RESERVED	R/W	0h	Reserved
4	LFU_CLA1	R/W	0h	0: No pending LFU Requests 1: LFU Request in progress This bit is used by compiler/application code for implementing CLA1 LFU Reset type: SYSRSn
3-1	RESERVED	R/W	0h	Reserved
0	LFU_CPU	R/W	0h	0: No pending LFU Requests 1: LFU Request in progress This bit is used by compiler/application code for implementing CPU LFU Reset type: SYSRSn



### 3.18.25.2 LFUStatus\_CPU1 Register (Offset = 2h) [Reset = 0000000h]

LFUStatus\_CPU1 is shown in [Figure 3-571](#) and described in [Table 3-611](#).

Return to the [Summary Table](#).

LFU Configuration Status Register

**Figure 3-571. LFUStatus\_CPU1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED			LS01Swap	RESERVED			
R-0-0h			R-0h	R-0-0h			
15	14	13	12	11	10	9	8
RESERVED			PieVectorSwap	RESERVED			
R-0-0h			R-0h	R-0-0h			
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 3-611. LFUStatus\_CPU1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	RESERVED	R-0	0h	Reserved
20	LS01Swap	R	0h	0: LS0 and LS1 mapped to the original location 1: Location of LS0 and LS1 is swapped. Note: An initiated LSx swap will become uncessful if the LS0 and LS1 memories have different security configurations Reset type: SYSRSn
19-13	RESERVED	R-0	0h	Reserved
12	PieVectorSwap	R	0h	0: PIE vector table is mapped to the original location 1: PIE Vector Table is swapped to alternate location Reset type: SYSRSn
11-0	RESERVED	R-0	0h	Reserved

### 3.18.25.3 SWConfig1\_SYSRSn Register (Offset = 10h) [Reset = 0000000h]

SWConfig1\_SYSRSn is shown in [Figure 3-572](#) and described in [Table 3-612](#).

Return to the [Summary Table](#).

Spare registers reset by SYSRSn

**Figure 3-572. SWConfig1\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-612. SWConfig1\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn

### 3.18.25.4 SWConfig2\_SYSRSn Register (Offset = 12h) [Reset = 0000000h]

SWConfig2\_SYSRSn is shown in [Figure 3-573](#) and described in [Table 3-613](#).

Return to the [Summary Table](#).

Spare registers reset by SYSRSn

**Figure 3-573. SWConfig2\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-613. SWConfig2\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn

### 3.18.25.5 SWConfig1\_XRSn Register (Offset = 14h) [Reset = 0000000h]

SWConfig1\_XRSn is shown in [Figure 3-574](#) and described in [Table 3-614](#).

Return to the [Summary Table](#).

Spare registers reset by XRSn

**Figure 3-574. SWConfig1\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-614. SWConfig1\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn

### 3.18.25.6 SWConfig2\_XRSn Register (Offset = 16h) [Reset = 0000000h]

SWConfig2\_XRSn is shown in [Figure 3-575](#) and described in [Table 3-615](#).

Return to the [Summary Table](#).

Spare registers reset by XRSn

**Figure 3-575. SWConfig2\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-615. SWConfig2\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn

### 3.18.25.7 SWConfig1\_PORESETn Register (Offset = 18h) [Reset = 0000000h]

SWConfig1\_PORESETn is shown in [Figure 3-576](#) and described in [Table 3-616](#).

Return to the [Summary Table](#).

Spare registers reset by PORESETn

**Figure 3-576. SWConfig1\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-616. SWConfig1\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.25.8 SWConfig2\_PORESETn Register (Offset = 1Ah) [Reset = 0000000h]

SWConfig2\_PORESETn is shown in [Figure 3-577](#) and described in [Table 3-617](#).

Return to the [Summary Table](#).

Spare registers reset by PORESETn

**Figure 3-577. SWConfig2\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-617. SWConfig2\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.25.9 LFU\_LOCK Register (Offset = 1Ch) [Reset = 0000000h]

LFU\_LOCK is shown in [Figure 3-578](#) and described in [Table 3-618](#).

Return to the [Summary Table](#).

LFU Lock Configuration

**Figure 3-578. LFU\_LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED		SWConfig2_PO RESETn	SWConfig1_PO RESETn	SWConfig2_XR Sn	SWConfig1_XR Sn	SWConfig2_SY SRSn	SWConfig1_SY SRSn
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED							LFUConfig
R-0-0h							R/W-0h

**Table 3-618. LFU\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13	SWConfig2_PORESETn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
12	SWConfig1_PORESETn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
11	SWConfig2_XRSn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
10	SWConfig1_XRSn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
9	SWConfig2_SYRSn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
8	SWConfig1_SYRSn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
7-1	RESERVED	R-0	0h	Reserved
0	LFUConfig	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn



### 3.18.25.10 LFU\_COMMIT Register (Offset = 1Eh) [Reset = 0000000h]

LFU\_COMMIT is shown in [Figure 3-579](#) and described in [Table 3-619](#).

Return to the [Summary Table](#).

LFU Commit Configuration

**Figure 3-579. LFU\_COMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED		SWConfig2_PO RESETE <sub>n</sub>	SWConfig1_PO RESETE <sub>n</sub>	SWConfig2_XR S <sub>n</sub>	SWConfig1_XR S <sub>n</sub>	SWConfig2_SY SRS <sub>n</sub>	SWConfig1_SY SRS <sub>n</sub>
R-0-0h		R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
RESERVED							LFUConfig
R-0-0h							R/WOnce-0h

**Table 3-619. LFU\_COMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13	SWConfig2_PO RESETE <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
12	SWConfig1_PO RESETE <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
11	SWConfig2_XR S <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
10	SWConfig1_XR S <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
9	SWConfig2_SY SRS <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
8	SWConfig1_SY SRS <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>

**Table 3-619. LFU\_COMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-1	RESERVED	R-0	0h	Reserved
0	LFUConfig	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn

### 3.18.26 CPU2\_LFU\_REGS Registers

Table 3-620 lists the memory-mapped registers for the CPU2\_LFU\_REGS registers. All register offset addresses not listed in Table 3-620 should be considered as reserved locations and the register contents should not be modified.

**Table 3-620. CPU2\_LFU\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	LFUConfig_CPU2	LFU configuration Register	EALLOW	<a href="#">Go</a>
2h	LFUStatus_CPU2	LFU Configuration Status Register		<a href="#">Go</a>
10h	SWConfig1_SYSRSn	Spare registers reset by SYSRSn	EALLOW	<a href="#">Go</a>
12h	SWConfig2_SYSRSn	Spare registers reset by SYSRSn	EALLOW	<a href="#">Go</a>
14h	SWConfig1_XRSn	Spare registers reset by XRSn	EALLOW	<a href="#">Go</a>
16h	SWConfig2_XRSn	Spare registers reset by XRSn	EALLOW	<a href="#">Go</a>
18h	SWConfig1_PORESETn	Spare registers reset by PORESETn	EALLOW	<a href="#">Go</a>
1Ah	SWConfig2_PORESETn	Spare registers reset by PORESETn	EALLOW	<a href="#">Go</a>
1Ch	LFU_LOCK	LFU Lock Configuration		<a href="#">Go</a>
1Eh	LFU_COMMIT	LFU Commit Configuration		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-621 shows the codes that are used for access types in this section.

**Table 3-621. CPU2\_LFU\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.26.1 LFUConfig\_CPU2 Register (Offset = 0h) [Reset = 0000000h]

LFUConfig\_CPU2 is shown in [Figure 3-580](#) and described in [Table 3-622](#).

Return to the [Summary Table](#).

LFU configuration Register

**Figure 3-580. LFUConfig\_CPU2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W-0h							
23	22	21	20	19	18	17	16
RESERVED			D23Swap	RESERVED			
R/W-0h			R/W-0h	R/W-0h			
15	14	13	12	11	10	9	8
RESERVED			PieVectorSwap	RESERVED			RESERVED
R/W-0h			R/W-0h	R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED			LFU_CPU
R/W-0h			R/W-0h	R/W-0h			R/W-0h

**Table 3-622. LFUConfig\_CPU2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	RESERVED	R/W	0h	Reserved
20	D23Swap	R/W	0h	0: D2 and D3 mapped to the original location 1: Location of D2 and D3 is swapped. Reset type: SYSRSn
19-13	RESERVED	R/W	0h	Reserved
12	PieVectorSwap	R/W	0h	0: PIE vector table is mapped to the original location 1: PIE Vector Table is swapped to alternate location Reset type: SYSRSn
11-9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7-5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3-1	RESERVED	R/W	0h	Reserved
0	LFU_CPU	R/W	0h	0: No pending LFU Requests 1: LFU Request in progress This bit is used by compiler/application code for implementing CPU LFU Reset type: SYSRSn

### 3.18.26.2 LFUStatus\_CPU2 Register (Offset = 2h) [Reset = 0000000h]

LFUStatus\_CPU2 is shown in [Figure 3-581](#) and described in [Table 3-623](#).

Return to the [Summary Table](#).

LFU Configuration Status Register

**Figure 3-581. LFUStatus\_CPU2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED			D23Swap	RESERVED			
R-0-0h			R/W-0h	R-0-0h			
15	14	13	12	11	10	9	8
RESERVED			PieVectorSwap	RESERVED			
R-0-0h			R/W-0h	R-0-0h			
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 3-623. LFUStatus\_CPU2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	RESERVED	R-0	0h	Reserved
20	D23Swap	R/W	0h	0: D2 and D3 mapped to the original location 1: Location of D2 and D3 is swapped. Note: An initiated Dx swap will become uncessful if the D2 and D3 memories have different security configurations Reset type: SYSRSn
19-13	RESERVED	R-0	0h	Reserved
12	PieVectorSwap	R/W	0h	0: PIE vector table is mapped to the original location 1: PIE Vector Table is swapped to alternate location Reset type: SYSRSn
11-0	RESERVED	R-0	0h	Reserved

### 3.18.26.3 SWConfig1\_SYSRSn Register (Offset = 10h) [Reset = 0000000h]

SWConfig1\_SYSRSn is shown in [Figure 3-582](#) and described in [Table 3-624](#).

Return to the [Summary Table](#).

Spare registers reset by SYSRSn

**Figure 3-582. SWConfig1\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-624. SWConfig1\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn

### 3.18.26.4 SWConfig2\_SYSRSn Register (Offset = 12h) [Reset = 0000000h]

SWConfig2\_SYSRSn is shown in [Figure 3-583](#) and described in [Table 3-625](#).

Return to the [Summary Table](#).

Spare registers reset by SYSRSn

**Figure 3-583. SWConfig2\_SYSRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-625. SWConfig2\_SYSRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by SYSRSn to be used by the application software Reset type: SYSRSn

### 3.18.26.5 SWConfig1\_XRSn Register (Offset = 14h) [Reset = 0000000h]

SWConfig1\_XRSn is shown in [Figure 3-584](#) and described in [Table 3-626](#).

Return to the [Summary Table](#).

Spare registers reset by XRSn

**Figure 3-584. SWConfig1\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-626. SWConfig1\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn



### 3.18.26.6 SWConfig2\_XRSn Register (Offset = 16h) [Reset = 0000000h]

SWConfig2\_XRSn is shown in [Figure 3-585](#) and described in [Table 3-627](#).

Return to the [Summary Table](#).

Spare registers reset by XRSn

**Figure 3-585. SWConfig2\_XRSn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-627. SWConfig2\_XRSn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by XRSn to be used by the application software Reset type: XRSn

### 3.18.26.7 SWConfig1\_PORESETn Register (Offset = 18h) [Reset = 0000000h]

SWConfig1\_PORESETn is shown in [Figure 3-586](#) and described in [Table 3-628](#).

Return to the [Summary Table](#).

Spare registers reset by PORESETn

**Figure 3-586. SWConfig1\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-628. SWConfig1\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.26.8 SWConfig2\_PORESETn Register (Offset = 1Ah) [Reset = 0000000h]

SWConfig2\_PORESETn is shown in [Figure 3-587](#) and described in [Table 3-629](#).

Return to the [Summary Table](#).

Spare registers reset by PORESETn

**Figure 3-587. SWConfig2\_PORESETn Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS																															
R/W-0h																															

**Table 3-629. SWConfig2\_PORESETn Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BITS	R/W	0h	R/W bits reset by PORESETn to be used by the application software Reset type: PORESETn

### 3.18.26.9 LFU\_LOCK Register (Offset = 1Ch) [Reset = 0000000h]

LFU\_LOCK is shown in [Figure 3-588](#) and described in [Table 3-630](#).

Return to the [Summary Table](#).

LFU Lock Configuration

**Figure 3-588. LFU\_LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED		SWConfig2_PO RESETn	SWConfig1_PO RESETn	SWConfig2_XR Sn	SWConfig1_XR Sn	SWConfig2_SY SRSn	SWConfig1_SY SRSn
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED							LFUConfig
R-0-0h							R/W-0h

**Table 3-630. LFU\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13	SWConfig2_PO RESETn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
12	SWConfig1_PO RESETn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
11	SWConfig2_XR Sn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
10	SWConfig1_XR Sn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
9	SWConfig2_SY SRSn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
8	SWConfig1_SY SRSn	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
7-1	RESERVED	R-0	0h	Reserved
0	LFUConfig	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn

### 3.18.26.10 LFU\_COMMIT Register (Offset = 1Eh) [Reset = 0000000h]

LFU\_COMMIT is shown in [Figure 3-589](#) and described in [Table 3-631](#).

Return to the [Summary Table](#).

LFU Commit Configuration

**Figure 3-589. LFU\_COMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED		SWConfig2_PO RESETE <sub>n</sub>	SWConfig1_PO RESETE <sub>n</sub>	SWConfig2_XR S <sub>n</sub>	SWConfig1_XR S <sub>n</sub>	SWConfig2_SY SRS <sub>n</sub>	SWConfig1_SY SRS <sub>n</sub>
R-0-0h		R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
RESERVED							LFUConfig
R-0-0h							R/WOnce-0h

**Table 3-631. LFU\_COMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13	SWConfig2_PO RESETE <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
12	SWConfig1_PO RESETE <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
11	SWConfig2_XR S <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
10	SWConfig1_XR S <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
9	SWConfig2_SY SRS <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>
8	SWConfig1_SY SRS <sub>n</sub>	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRS <sub>n</sub>

**Table 3-631. LFU\_COMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-1	RESERVED	R-0	0h	Reserved
0	LFUConfig	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn

### 3.18.27 CPU1TOCPU2\_IPC\_REGS\_CPU1VIEW Registers

Table 3-632 lists the memory-mapped registers for the CPU1TOCPU2\_IPC\_REGS\_CPU1VIEW registers. All register offset addresses not listed in Table 3-632 should be considered as reserved locations and the register contents should not be modified.

**Table 3-632. CPU1TOCPU2\_IPC\_REGS\_CPU1VIEW Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CPU1TOCPU2IPCACK	CPU1TOCPU2IPCACK Register		<a href="#">Go</a>
2h	CPU2TOCPU1IPCSTS	CPU2TOCPU1IPCSTS Register		<a href="#">Go</a>
4h	CPU1TOCPU2IPCSET	CPU1TOCPU2IPCSET Register		<a href="#">Go</a>
6h	CPU1TOCPU2IPCCLR	CPU1TOCPU2IPCCLR Register		<a href="#">Go</a>
8h	CPU1TOCPU2IPCFLG	CPU1TOCPU2IPCFLG Register		<a href="#">Go</a>
Ch	IPCCOUNTERL	IPCCOUNTERL Register		<a href="#">Go</a>
Eh	IPCCOUNTERH	IPCCOUNTERH Register		<a href="#">Go</a>
10h	CPU1TOCPU2IPCSENDCOM	CPU1TOCPU2IPCSENDCOM Register		<a href="#">Go</a>
12h	CPU1TOCPU2IPCSENDADDR	CPU1TOCPU2IPCSENDADDR Register		<a href="#">Go</a>
14h	CPU1TOCPU2IPCSENDATA	CPU1TOCPU2IPCSENDATA Register		<a href="#">Go</a>
16h	CPU2TOCPU1IPCAREPLY	CPU2TOCPU1IPCAREPLY Register		<a href="#">Go</a>
18h	CPU2TOCPU1IPCARECVCOM	CPU2TOCPU1IPCARECVCOM Register		<a href="#">Go</a>
1Ah	CPU2TOCPU1IPCARECVADDR	CPU2TOCPU1IPCARECVADDR Register		<a href="#">Go</a>
1Ch	CPU2TOCPU1IPCARECVDATA	CPU2TOCPU1IPCARECVDATA Register		<a href="#">Go</a>
1Eh	CPU1TOCPU2IPCAREPLY	CPU1TOCPU2IPCAREPLY Register		<a href="#">Go</a>
20h	CPU2TOCPU1IPCBOOTSTS	CPU2TOCPU1IPCBOOTSTS Register		<a href="#">Go</a>
22h	CPU1TOCPU2IPCBOOTMODE	CPU1TOCPU2IPCBOOTMODE Register		<a href="#">Go</a>
24h	FLASHCTLSEM	FLASHCTLSEM Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-633 shows the codes that are used for access types in this section.

**Table 3-633. CPU1TOCPU2\_IPC\_REGS\_CPU1VIEW Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 3.18.27.1 CPU1TOCPU2IPCACK Register (Offset = 0h) [Reset = 0000000h]

CPU1TOCPU2IPCACK is shown in [Figure 3-590](#) and described in [Table 3-634](#).

Return to the [Summary Table](#).

CPU1TOCPU2IPCACK Register

**Figure 3-590. CPU1TOCPU2IPCACK Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-634. CPU1TOCPU2IPCACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC31 bit. Reset type: CPU1.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC30 bit. Reset type: CPU1.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC29 bit. Reset type: CPU1.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC28 bit. Reset type: CPU1.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC27 bit. Reset type: CPU1.SYSRSn
26	IPC26	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC26 bit. Reset type: CPU1.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC25 bit. Reset type: CPU1.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC24 bit. Reset type: CPU1.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC23 bit. Reset type: CPU1.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC22 bit. Reset type: CPU1.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC21 bit. Reset type: CPU1.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC20 bit. Reset type: CPU1.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC19 bit. Reset type: CPU1.SYSRSn



**Table 3-634. CPU1TOCPU2IPCACK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	IPC18	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC18 bit. Reset type: CPU1.SYSRSn
17	IPC17	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC17 bit. Reset type: CPU1.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC16 bit. Reset type: CPU1.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC15 bit. Reset type: CPU1.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC14 bit. Reset type: CPU1.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC13 bit. Reset type: CPU1.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC12 bit. Reset type: CPU1.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC11 bit. Reset type: CPU1.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC10 bit. Reset type: CPU1.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC9 bit. Reset type: CPU1.SYSRSn
8	IPC8	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC8 bit. Reset type: CPU1.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC7 bit. Reset type: CPU1.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC6 bit. Reset type: CPU1.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC5 bit. Reset type: CPU1.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC4 bit. Reset type: CPU1.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC3 bit. Reset type: CPU1.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC2 bit. Reset type: CPU1.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC1 bit. Reset type: CPU1.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC0 bit. Reset type: CPU1.SYSRSn

### 3.18.27.2 CPU2TOCPU1IPCSTS Register (Offset = 2h) [Reset = 0000000h]

CPU2TOCPU1IPCSTS is shown in [Figure 3-591](#) and described in [Table 3-635](#).

Return to the [Summary Table](#).

Status of CPU1TOCPU2IPCFLG register

**Figure 3-591. CPU2TOCPU1IPCSTS Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-635. CPU2TOCPU1IPCSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R	0h	Indicates to CPU1 if the IPC31 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC31 bit. 0: No IPC31 event was set by CPU2 1: An IPC31 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
30	IPC30	R	0h	Indicates to CPU1 if the IPC30 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC30 bit. 0: No IPC30 event was set by CPU2 1: An IPC30 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
29	IPC29	R	0h	Indicates to CPU1 if the IPC29 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC29 bit. 0: No IPC29 event was set by CPU2 1: An IPC29 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
28	IPC28	R	0h	Indicates to CPU1 if the IPC28 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC28 bit. 0: No IPC28 event was set by CPU2 1: An IPC28 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-635. CPU2TOCPU1IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	IPC27	R	0h	Indicates to CPU1 if the IPC27 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC27 bit. 0: No IPC27 event was set by CPU2 1: An IPC27 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
26	IPC26	R	0h	Indicates to CPU1 if the IPC26 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC26 bit. 0: No IPC26 event was set by CPU2 1: An IPC26 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
25	IPC25	R	0h	Indicates to CPU1 if the IPC25 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC25 bit. 0: No IPC25 event was set by CPU2 1: An IPC25 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
24	IPC24	R	0h	Indicates to CPU1 if the IPC24 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC24 bit. 0: No IPC24 event was set by CPU2 1: An IPC24 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
23	IPC23	R	0h	Indicates to CPU1 if the IPC23 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC23 bit. 0: No IPC23 event was set by CPU2 1: An IPC23 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
22	IPC22	R	0h	Indicates to CPU1 if the IPC22 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC22 bit. 0: No IPC22 event was set by CPU2 1: An IPC22 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
21	IPC21	R	0h	Indicates to CPU1 if the IPC21 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC21 bit. 0: No IPC21 event was set by CPU2 1: An IPC21 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
20	IPC20	R	0h	Indicates to CPU1 if the IPC20 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC20 bit. 0: No IPC20 event was set by CPU2 1: An IPC20 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-635. CPU2TOCPU1IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	IPC19	R	0h	Indicates to CPU1 if the IPC19 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC19 bit. 0: No IPC19 event was set by CPU2 1: An IPC19 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
18	IPC18	R	0h	Indicates to CPU1 if the IPC18 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC18 bit. 0: No IPC18 event was set by CPU2 1: An IPC18 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
17	IPC17	R	0h	Indicates to CPU1 if the IPC17 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC17 bit. 0: No IPC17 event was set by CPU2 1: An IPC17 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
16	IPC16	R	0h	Indicates to CPU1 if the IPC16 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC16 bit. 0: No IPC16 event was set by CPU2 1: An IPC16 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
15	IPC15	R	0h	Indicates to CPU1 if the IPC15 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC15 bit. 0: No IPC15 event was set by CPU2 1: An IPC15 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
14	IPC14	R	0h	Indicates to CPU1 if the IPC14 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC14 bit. 0: No IPC14 event was set by CPU2 1: An IPC14 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
13	IPC13	R	0h	Indicates to CPU1 if the IPC13 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC13 bit. 0: No IPC13 event was set by CPU2 1: An IPC13 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
12	IPC12	R	0h	Indicates to CPU1 if the IPC12 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC12 bit. 0: No IPC12 event was set by CPU2 1: An IPC12 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-635. CPU2TOCPU1IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	IPC11	R	0h	Indicates to CPU1 if the IPC11 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC11 bit. 0: No IPC11 event was set by CPU2 1: An IPC11 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
10	IPC10	R	0h	Indicates to CPU1 if the IPC10 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC10 bit. 0: No IPC10 event was set by CPU2 1: An IPC10 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
9	IPC9	R	0h	Indicates to CPU1 if the IPC9 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC9 bit. 0: No IPC9 event was set by CPU2 1: An IPC9 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
8	IPC8	R	0h	Indicates to CPU1 if the IPC8 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC8 bit. 0: No IPC8 event was set by CPU2 1: An IPC8 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
7	IPC7	R	0h	Indicates to CPU1 if the IPC7 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC7 bit. 0: No IPC7 event was set by CPU2 1: An IPC7 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
6	IPC6	R	0h	Indicates to CPU1 if the IPC6 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC6 bit. 0: No IPC6 event was set by CPU2 1: An IPC6 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
5	IPC5	R	0h	Indicates to CPU1 if the IPC5 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC5 bit. 0: No IPC5 event was set by CPU2 1: An IPC5 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
4	IPC4	R	0h	Indicates to CPU1 if the IPC4 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC4 bit. 0: No IPC4 event was set by CPU2 1: An IPC4 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-635. CPU2TOCPU1IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	IPC3	R	0h	Indicates to CPU1 if the IPC3 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC3 bit. 0: No IPC3 event was set by CPU2 1: An IPC3 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
2	IPC2	R	0h	Indicates to CPU1 if the IPC2 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC2 bit. 0: No IPC2 event was set by CPU2 1: An IPC2 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
1	IPC1	R	0h	Indicates to CPU1 if the IPC1 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC1 bit. 0: No IPC1 event was set by CPU2 1: An IPC1 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
0	IPC0	R	0h	Indicates to CPU1 if the IPC0 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC0 bit. 0: No IPC0 event was set by CPU2 1: An IPC0 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

### 3.18.27.3 CPU1TOCPU2IPCSET Register (Offset = 4h) [Reset = 0000000h]

CPU1TOCPU2IPCSET is shown in [Figure 3-592](#) and described in [Table 3-636](#).

Return to the [Summary Table](#).

Set CPU1TOCPU2IPCFLG register

**Figure 3-592. CPU1TOCPU2IPCSET Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-636. CPU1TOCPU2IPCSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC31 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC30 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC29 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC28 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC27 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-636. CPU1TOCPU2IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	IPC26	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC26 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC25 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC24 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC23 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC22 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC21 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC20 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC19 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
18	IPC18	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC18 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn



**Table 3-636. CPU1TOCPU2IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	IPC17	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC17 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC16 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC15 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC14 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC13 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC12 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC11 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC10 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC9 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-636. CPU1TOCPU2IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	IPC8	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC8 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC7 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC6 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC5 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC4 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC3 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC2 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC1 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC0 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

### 3.18.27.4 CPU1TOCPU2IPCCLR Register (Offset = 6h) [Reset = 0000000h]

CPU1TOCPU2IPCCLR is shown in [Figure 3-593](#) and described in [Table 3-637](#).

Return to the [Summary Table](#).

Clear CPU1TOCPU2IPCFLG register

**Figure 3-593. CPU1TOCPU2IPCCLR Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-637. CPU1TOCPU2IPCCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC31 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC30 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC29 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC28 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC27 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-637. CPU1TOCPU2IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	IPC26	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC26 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC25 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC24 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC23 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC22 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC21 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC20 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC19 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
18	IPC18	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC18 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-637. CPU1TOCPU2IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	IPC17	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC17 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC16 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC15 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC14 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC13 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC12 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC11 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC10 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC9 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-637. CPU1TOCPU2IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	IPC8	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC8 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC7 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC6 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC5 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC4 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC3 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC2 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC1 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC0 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

### 3.18.27.5 CPU1TOCPU2IPCFLG Register (Offset = 8h) [Reset = 0000000h]

CPU1TOCPU2IPCFLG is shown in [Figure 3-594](#) and described in [Table 3-638](#).

Return to the [Summary Table](#).

CPU1TOCPU2IPCFLG Register

**Figure 3-594. CPU1TOCPU2IPCFLG Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-638. CPU1TOCPU2IPCFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R	0h	0: No IPC31 event request to CPU2 1: IPC31 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
30	IPC30	R	0h	0: No IPC30 event request to CPU2 1: IPC30 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
29	IPC29	R	0h	0: No IPC29 event request to CPU2 1: IPC29 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
28	IPC28	R	0h	0: No IPC28 event request to CPU2 1: IPC28 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
27	IPC27	R	0h	0: No IPC27 event request to CPU2 1: IPC27 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
26	IPC26	R	0h	0: No IPC26 event request to CPU2 1: IPC26 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-638. CPU1TOCPU2IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	IPC25	R	0h	0: No IPC25 event request to CPU2 1: IPC25 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
24	IPC24	R	0h	0: No IPC24 event request to CPU2 1: IPC24 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
23	IPC23	R	0h	0: No IPC23 event request to CPU2 1: IPC23 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
22	IPC22	R	0h	0: No IPC22 event request to CPU2 1: IPC22 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
21	IPC21	R	0h	0: No IPC21 event request to CPU2 1: IPC21 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
20	IPC20	R	0h	0: No IPC20 event request to CPU2 1: IPC20 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
19	IPC19	R	0h	0: No IPC19 event request to CPU2 1: IPC19 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
18	IPC18	R	0h	0: No IPC18 event request to CPU2 1: IPC18 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
17	IPC17	R	0h	0: No IPC17 event request to CPU2 1: IPC17 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
16	IPC16	R	0h	0: No IPC16 event request to CPU2 1: IPC16 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
15	IPC15	R	0h	0: No IPC15 event request to CPU2 1: IPC15 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn



**Table 3-638. CPU1TOCPU2IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	IPC14	R	0h	0: No IPC14 event request to CPU2 1: IPC14 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
13	IPC13	R	0h	0: No IPC13 event request to CPU2 1: IPC13 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
12	IPC12	R	0h	0: No IPC12 event request to CPU2 1: IPC12 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
11	IPC11	R	0h	0: No IPC11 event request to CPU2 1: IPC11 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
10	IPC10	R	0h	0: No IPC10 event request to CPU2 1: IPC10 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
9	IPC9	R	0h	0: No IPC9 event request to CPU2 1: IPC9 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
8	IPC8	R	0h	0: No IPC8 event request to CPU2 1: IPC8 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
7	IPC7	R	0h	0: No IPC7 event request to CPU2 1: IPC7 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
6	IPC6	R	0h	0: No IPC6 event request to CPU2 1: IPC6 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
5	IPC5	R	0h	0: No IPC5 event request to CPU2 1: IPC5 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
4	IPC4	R	0h	0: No IPC4 event request to CPU2 1: IPC4 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-638. CPU1TOCPU2IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	IPC3	R	0h	0: No IPC3 event request to CPU2 1: IPC3 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
2	IPC2	R	0h	0: No IPC2 event request to CPU2 1: IPC2 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
1	IPC1	R	0h	0: No IPC1 event request to CPU2 1: IPC1 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
0	IPC0	R	0h	0: No IPC0 event request to CPU2 1: IPC0 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

### 3.18.27.6 IPCCOUNTERL Register (Offset = Ch) [Reset = 0000000h]

IPCCOUNTERL is shown in [Figure 3-595](#) and described in [Table 3-639](#).

Return to the [Summary Table](#).

IPC Counter Low Register

**Figure 3-595. IPCCOUNTERL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R-0h																															

**Table 3-639. IPCCOUNTERL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R	0h	This is the lower 32-bits of free running 64 bit timestamp counter clocked by the PLLSYSCLK. Reset type: CPU1.SYSRSn

### 3.18.27.7 IPCCOUNTERH Register (Offset = Eh) [Reset = 0000000h]

IPCCOUNTERH is shown in [Figure 3-596](#) and described in [Table 3-640](#).

Return to the [Summary Table](#).

IPC Counter High Register

**Figure 3-596. IPCCOUNTERH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R-0h																															

**Table 3-640. IPCCOUNTERH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R	0h	This is the upper 32-bits of free running 64 bit timestamp counter clocked by the PLLSYSCLK. Reset type: CPU1.SYSRSn

### 3.18.27.8 CPU1TOCPU2IPCSENDCOM Register (Offset = 10h) [Reset = 0000000h]

CPU1TOCPU2IPCSENDCOM is shown in [Figure 3-597](#) and described in [Table 3-641](#).

Return to the [Summary Table](#).

CPU1 to CPU2 IPC Command

**Figure 3-597. CPU1TOCPU2IPCSENDCOM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMMAND																															
R/W-0h																															

**Table 3-641. CPU1TOCPU2IPCSENDCOM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COMMAND	R/W	0h	This is a general purpose register used to send software-defined commands to CPU2 from CPU1. Reset type: CPU1.SYSRSn

### 3.18.27.9 CPU1TOCPU2IPCSSENDADDR Register (Offset = 12h) [Reset = 0000000h]

CPU1TOCPU2IPCSSENDADDR is shown in [Figure 3-598](#) and described in [Table 3-642](#).

Return to the [Summary Table](#).

CPU1 to CPU2 IPC Address

**Figure 3-598. CPU1TOCPU2IPCSSENDADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRESS																															
R/W-0h																															

**Table 3-642. CPU1TOCPU2IPCSSENDADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDRESS	R/W	0h	This is a general purpose register used to send software-defined address to CPU2 from CPU1. Reset type: CPU1.SYSRSn

### 3.18.27.10 CPU1TOCPU2IPCSENDERDATA Register (Offset = 14h) [Reset = 00000000h]

CPU1TOCPU2IPCSENDERDATA is shown in [Figure 3-599](#) and described in [Table 3-643](#).

Return to the [Summary Table](#).

CPU1 to CPU2 IPC Data

**Figure 3-599. CPU1TOCPU2IPCSENDERDATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	WDATA														
																	R/W-0h														

**Table 3-643. CPU1TOCPU2IPCSENDERDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WDATA	R/W	0h	This is a general purpose register used to send software-defined data to CPU2 from CPU1. Reset type: CPU1.SYSRSn

### 3.18.27.11 CPU2TOCPU1IPCREPLY Register (Offset = 16h) [Reset = 0000000h]

CPU2TOCPU1IPCREPLY is shown in [Figure 3-600](#) and described in [Table 3-644](#).

Return to the [Summary Table](#).

Reply from CPU2 to CPU1TOCPU2IPCSENDCOM command request

**Figure 3-600. CPU2TOCPU1IPCREPLY Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RDATA																															
R/W-0h																															

**Table 3-644. CPU2TOCPU1IPCREPLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RDATA	R/W	0h	This is a general purpose register used to send a reply to CPU1 to CPU2 command from CPU2. Note: This register is not writable from CPU1. Reset type: CPU2.SYSRSn



### 3.18.27.12 CPU2TOCPU1IPCRCVCOM Register (Offset = 18h) [Reset = 0000000h]

CPU2TOCPU1IPCRCVCOM is shown in [Figure 3-601](#) and described in [Table 3-645](#).

Return to the [Summary Table](#).

Reflects the value in CPU2TOCPU1IPCSENDCOM Register

**Figure 3-601. CPU2TOCPU1IPCRCVCOM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMMAND																															
R-0h																															

**Table 3-645. CPU2TOCPU1IPCRCVCOM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COMMAND	R	0h	Reflects the state of CPU2TOCPU1IPCSENDCOM register Reset type: CPU2.SYSRSn

### 3.18.27.13 CPU2TOCPU1IPCRECVADDR Register (Offset = 1Ah) [Reset = 0000000h]

CPU2TOCPU1IPCRECVADDR is shown in [Figure 3-602](#) and described in [Table 3-646](#).

Return to the [Summary Table](#).

Refelects the value in CPU2TOCPU1IPCSENDADDR Register

**Figure 3-602. CPU2TOCPU1IPCRECVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRESS																															
R-0h																															

**Table 3-646. CPU2TOCPU1IPCRECVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDRESS	R	0h	Refelects the state of CPU2TOCPU1IPCSENDADDR register Reset type: CPU2.SYSRSn

### 3.18.27.14 CPU2TOCPU1IPCRECVDATA Register (Offset = 1Ch) [Reset = 0000000h]

CPU2TOCPU1IPCRECVDATA is shown in [Figure 3-603](#) and described in [Table 3-647](#).

Return to the [Summary Table](#).

Refelects the value in CPU2TOCPU1IPCSENDDATA Register

**Figure 3-603. CPU2TOCPU1IPCRECVDATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDATA																															
R-0h																															

**Table 3-647. CPU2TOCPU1IPCRECVDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WDATA	R	0h	Refelects the state of CPU2TOCPU1IPCSENDDATA register Reset type: CPU2.SYSRSn

### 3.18.27.15 CPU1TOCPU2IPCREPLY Register (Offset = 1Eh) [Reset = 0000000h]

CPU1TOCPU2IPCREPLY is shown in [Figure 3-604](#) and described in [Table 3-648](#).

Return to the [Summary Table](#).

Reply from CPU1 to CPU2TOCPU1IPCSENDCOM command

**Figure 3-604. CPU1TOCPU2IPCREPLY Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RDATA																															
R/W-0h																															

**Table 3-648. CPU1TOCPU2IPCREPLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RDATA	R/W	0h	This is a general purpose register used to send a reply to CPU2 to CPU1 command from CPU1. Note: This register is not writable from CPU2. Reset type: CPU1.SYSRSn

### 3.18.27.16 CPU2TOCPU1PCBOOTSTS Register (Offset = 20h) [Reset = 0000000h]

CPU2TOCPU1PCBOOTSTS is shown in [Figure 3-605](#) and described in [Table 3-649](#).

Return to the [Summary Table](#).

CPU2 to CPU1 BOOT Status

**Figure 3-605. CPU2TOCPU1PCBOOTSTS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOOTSTS																															
R/W-0h																															

**Table 3-649. CPU2TOCPU1PCBOOTSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BOOTSTS	R/W	0h	This register is used by CPU2 to pass the boot Status to CPU1. The data format is software-defined. It can only be written by CPU2. Reset type: CPU2.SYSRSn

### 3.18.27.17 CPU1TOCPU2IPCBOOTMODE Register (Offset = 22h) [Reset = 0000000h]

CPU1TOCPU2IPCBOOTMODE is shown in [Figure 3-606](#) and described in [Table 3-650](#).

Return to the [Summary Table](#).

CPU1 to CPU2 BOOT Mode setting

**Figure 3-606. CPU1TOCPU2IPCBOOTMODE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOOTMODE																															
R/W-0h																															

**Table 3-650. CPU1TOCPU2IPCBOOTMODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BOOTMODE	R/W	0h	This register is used by CPU1 to pass a boot mode information to CPU2. The data format is software-defined. It can only be written by CPU1. Reset type: CPU1.SYSRSn

### 3.18.27.18 FLASHCTLSEM Register (Offset = 24h) [Reset = 0000000h]

FLASHCTLSEM is shown in [Figure 3-607](#) and described in [Table 3-651](#).

Return to the [Summary Table](#).

Flash controller access semaphore request register for program/erase

**Figure 3-607. FLASHCTLSEM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
KEY															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														SEM	
R-0-0h														R/W-0h	

**Table 3-651. FLASHCTLSEM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	In order to write to the semaphore bits, 0x5a5a must be written to these key bits at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every semaphore change. Reset type: CPU1.SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1-0	SEM	R/W	0h	These bits decide which CPU has control of the flash controller, which allows program/erase access to the flash memory. The possible values are: 00: Read-only state. CPU1 has control of the pump, but CPU2 may seize control at any time. 01: CPU1 has exclusive control of the Flash Controller and of these semaphore bits. CPU1 can relinquish control by setting the bits back to 00. 10: CPU2 has exclusive control of the Flash Controller and of these semaphore bits. CPU2 can relinquish control by setting the bits back to 00. 11: Read-only state. CPU1 has control of the pump, but CPU2 may seize control at any time. Going from 01->10 or 10->01 is not allowed. The semaphore bits [1:0] must be written along with the correct key in bits [31:16]. Note: This field will be reset by the respective CPU resets depending on who owns the Flash Controller. For example if CPU2 is the owner, then CPU2SYSRSN would reset this field. Note: When CPU2SYSRSN asserted, user has to poll for FLASHCTLSEM value 0x0 and then program the FLASHCTLSEM depends on subsequent ownership requirement. Reset type: CPU1.SYSRSn, CPU2.SYSRSn

### 3.18.28 CPU1TOCPU2\_IPC\_REGS\_CPU2VIEW Registers

Table 3-652 lists the memory-mapped registers for the CPU1TOCPU2\_IPC\_REGS\_CPU2VIEW registers. All register offset addresses not listed in Table 3-652 should be considered as reserved locations and the register contents should not be modified.

**Table 3-652. CPU1TOCPU2\_IPC\_REGS\_CPU2VIEW Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CPU2TOCPU1IPCACK	CPU2TOCPU1IPCACK Register		<a href="#">Go</a>
2h	CPU1TOCPU2IPCSTS	CPU1TOCPU2IPCSTS Register		<a href="#">Go</a>
4h	CPU2TOCPU1IPCSET	CPU2TOCPU1IPCSET Register		<a href="#">Go</a>
6h	CPU2TOCPU1IPCCLR	CPU2TOCPU1IPCCLR Register		<a href="#">Go</a>
8h	CPU2TOCPU1IPCFLG	CPU2TOCPU1IPCFLG Register		<a href="#">Go</a>
Ch	IPCCOUNTERL	IPCCOUNTERL Register		<a href="#">Go</a>
Eh	IPCCOUNTERH	IPCCOUNTERH Register		<a href="#">Go</a>
10h	CPU1TOCPU2IPCRCVCOM	CPU1TOCPU2IPCRCVCOM Register		<a href="#">Go</a>
12h	CPU1TOCPU2IPCRCVADDR	CPU1TOCPU2IPCRCVADDR Register		<a href="#">Go</a>
14h	CPU1TOCPU2IPCRCVDATA	CPU1TOCPU2IPCRCVDATA Register		<a href="#">Go</a>
16h	CPU2TOCPU1IPCAREPLY	CPU2TOCPU1IPCAREPLY Register		<a href="#">Go</a>
18h	CPU2TOCPU1IPCSENDCOM	CPU2TOCPU1IPCSENDCOM Register		<a href="#">Go</a>
1Ah	CPU2TOCPU1IPCSENDADDR	CPU2TOCPU1IPCSENDADDR Register		<a href="#">Go</a>
1Ch	CPU2TOCPU1IPCSENDATA	CPU2TOCPU1IPCSENDATA Register		<a href="#">Go</a>
1Eh	CPU1TOCPU2IPCAREPLY	CPU1TOCPU2IPCAREPLY Register		<a href="#">Go</a>
20h	CPU2TOCPU1IPCBOOTSTS	CPU2TOCPU1IPCBOOTSTS Register		<a href="#">Go</a>
22h	CPU1TOCPU2IPCBOOTMODE	CPU1TOCPU2IPCBOOTMODE Register		<a href="#">Go</a>
24h	FLASHCTLSEM	FLASHCTLSEM Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-653 shows the codes that are used for access types in this section.

**Table 3-653. CPU1TOCPU2\_IPC\_REGS\_CPU2VIEW Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value



### 3.18.28.1 CPU2TOCPU1IPCACK Register (Offset = 0h) [Reset = 0000000h]

CPU2TOCPU1IPCACK is shown in [Figure 3-608](#) and described in [Table 3-654](#).

Return to the [Summary Table](#).

CPU2TOCPU1IPCACK Register

**Figure 3-608. CPU2TOCPU1IPCACK Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-654. CPU2TOCPU1IPCACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC31 bit. Reset type: CPU2.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC30 bit. Reset type: CPU2.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC29 bit. Reset type: CPU2.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC28 bit. Reset type: CPU2.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC27 bit. Reset type: CPU2.SYSRSn
26	IPC26	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC26 bit. Reset type: CPU2.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC25 bit. Reset type: CPU2.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC24 bit. Reset type: CPU2.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC23 bit. Reset type: CPU2.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC22 bit. Reset type: CPU2.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC21 bit. Reset type: CPU2.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC20 bit. Reset type: CPU2.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC19 bit. Reset type: CPU2.SYSRSn

**Table 3-654. CPU2TOCPU1IPCACK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	IPC18	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC18 bit. Reset type: CPU2.SYSRSn
17	IPC17	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC17 bit. Reset type: CPU2.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC16 bit. Reset type: CPU2.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC15 bit. Reset type: CPU2.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC14 bit. Reset type: CPU2.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC13 bit. Reset type: CPU2.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC12 bit. Reset type: CPU2.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC11 bit. Reset type: CPU2.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC10 bit. Reset type: CPU2.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC9 bit. Reset type: CPU2.SYSRSn
8	IPC8	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC8 bit. Reset type: CPU2.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC7 bit. Reset type: CPU2.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC6 bit. Reset type: CPU2.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC5 bit. Reset type: CPU2.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC4 bit. Reset type: CPU2.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC3 bit. Reset type: CPU2.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC2 bit. Reset type: CPU2.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC1 bit. Reset type: CPU2.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC0 bit. Reset type: CPU2.SYSRSn

### 3.18.28.2 CPU1TOCPU2IPCSTS Register (Offset = 2h) [Reset = 0000000h]

CPU1TOCPU2IPCSTS is shown in [Figure 3-609](#) and described in [Table 3-655](#).

Return to the [Summary Table](#).

Status of CPU2TOCPU1IPCFLG register

**Figure 3-609. CPU1TOCPU2IPCSTS Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-655. CPU1TOCPU2IPCSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R	0h	Indicates to CPU2 if the IPC31 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC31 bit. 0: No IPC31 event was set by CPU1 1: An IPC31 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
30	IPC30	R	0h	Indicates to CPU2 if the IPC30 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC30 bit. 0: No IPC30 event was set by CPU1 1: An IPC30 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
29	IPC29	R	0h	Indicates to CPU2 if the IPC29 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC29 bit. 0: No IPC29 event was set by CPU1 1: An IPC29 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
28	IPC28	R	0h	Indicates to CPU2 if the IPC28 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC28 bit. 0: No IPC28 event was set by CPU1 1: An IPC28 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-655. CPU1TOCPU2IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	IPC27	R	0h	Indicates to CPU2 if the IPC27 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC27 bit. 0: No IPC27 event was set by CPU1 1: An IPC27 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
26	IPC26	R	0h	Indicates to CPU2 if the IPC26 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC26 bit. 0: No IPC26 event was set by CPU1 1: An IPC26 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
25	IPC25	R	0h	Indicates to CPU2 if the IPC25 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC25 bit. 0: No IPC25 event was set by CPU1 1: An IPC25 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
24	IPC24	R	0h	Indicates to CPU2 if the IPC24 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC24 bit. 0: No IPC24 event was set by CPU1 1: An IPC24 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
23	IPC23	R	0h	Indicates to CPU2 if the IPC23 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC23 bit. 0: No IPC23 event was set by CPU1 1: An IPC23 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
22	IPC22	R	0h	Indicates to CPU2 if the IPC22 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC22 bit. 0: No IPC22 event was set by CPU1 1: An IPC22 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
21	IPC21	R	0h	Indicates to CPU2 if the IPC21 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC21 bit. 0: No IPC21 event was set by CPU1 1: An IPC21 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
20	IPC20	R	0h	Indicates to CPU2 if the IPC20 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC20 bit. 0: No IPC20 event was set by CPU1 1: An IPC20 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-655. CPU1TOCPU2IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	IPC19	R	0h	Indicates to CPU2 if the IPC19 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC19 bit. 0: No IPC19 event was set by CPU1 1: An IPC19 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
18	IPC18	R	0h	Indicates to CPU2 if the IPC18 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC18 bit. 0: No IPC18 event was set by CPU1 1: An IPC18 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
17	IPC17	R	0h	Indicates to CPU2 if the IPC17 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC17 bit. 0: No IPC17 event was set by CPU1 1: An IPC17 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
16	IPC16	R	0h	Indicates to CPU2 if the IPC16 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC16 bit. 0: No IPC16 event was set by CPU1 1: An IPC16 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
15	IPC15	R	0h	Indicates to CPU2 if the IPC15 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC15 bit. 0: No IPC15 event was set by CPU1 1: An IPC15 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
14	IPC14	R	0h	Indicates to CPU2 if the IPC14 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC14 bit. 0: No IPC14 event was set by CPU1 1: An IPC14 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
13	IPC13	R	0h	Indicates to CPU2 if the IPC13 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC13 bit. 0: No IPC13 event was set by CPU1 1: An IPC13 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
12	IPC12	R	0h	Indicates to CPU2 if the IPC12 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC12 bit. 0: No IPC12 event was set by CPU1 1: An IPC12 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-655. CPU1TOCPU2IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	IPC11	R	0h	Indicates to CPU2 if the IPC11 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC11 bit. 0: No IPC11 event was set by CPU1 1: An IPC11 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
10	IPC10	R	0h	Indicates to CPU2 if the IPC10 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC10 bit. 0: No IPC10 event was set by CPU1 1: An IPC10 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
9	IPC9	R	0h	Indicates to CPU2 if the IPC9 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC9 bit. 0: No IPC9 event was set by CPU1 1: An IPC9 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
8	IPC8	R	0h	Indicates to CPU2 if the IPC8 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC8 bit. 0: No IPC8 event was set by CPU1 1: An IPC8 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
7	IPC7	R	0h	Indicates to CPU2 if the IPC7 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC7 bit. 0: No IPC7 event was set by CPU1 1: An IPC7 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
6	IPC6	R	0h	Indicates to CPU2 if the IPC6 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC6 bit. 0: No IPC6 event was set by CPU1 1: An IPC6 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
5	IPC5	R	0h	Indicates to CPU2 if the IPC5 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC5 bit. 0: No IPC5 event was set by CPU1 1: An IPC5 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
4	IPC4	R	0h	Indicates to CPU2 if the IPC4 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC4 bit. 0: No IPC4 event was set by CPU1 1: An IPC4 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 3-655. CPU1TOCPU2IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	IPC3	R	0h	Indicates to CPU2 if the IPC3 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC3 bit. 0: No IPC3 event was set by CPU1 1: An IPC3 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
2	IPC2	R	0h	Indicates to CPU2 if the IPC2 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC2 bit. 0: No IPC2 event was set by CPU1 1: An IPC2 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
1	IPC1	R	0h	Indicates to CPU2 if the IPC1 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC1 bit. 0: No IPC1 event was set by CPU1 1: An IPC1 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
0	IPC0	R	0h	Indicates to CPU2 if the IPC0 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC0 bit. 0: No IPC0 event was set by CPU1 1: An IPC0 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

### 3.18.28.3 CPU2TOCPU1IPCSET Register (Offset = 4h) [Reset = 0000000h]

CPU2TOCPU1IPCSET is shown in [Figure 3-610](#) and described in [Table 3-656](#).

Return to the [Summary Table](#).

Set CPU2TOCPU1IPCFLG register

**Figure 3-610. CPU2TOCPU1IPCSET Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-656. CPU2TOCPU1IPCSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC31 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC30 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC29 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC28 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC27 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn



**Table 3-656. CPU2TOCPU1IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	IPC26	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC26 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC25 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC24 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC23 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC22 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC21 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC20 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC19 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
18	IPC18	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC18 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-656. CPU2TOCPU1IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	IPC17	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC17 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC16 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC15 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC14 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC13 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC12 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC11 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC10 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC9 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-656. CPU2TOCPU1IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	IPC8	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC8 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC7 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC6 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC5 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC4 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC3 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC2 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC1 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC0 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

### 3.18.28.4 CPU2TOCPU1IPCCLR Register (Offset = 6h) [Reset = 0000000h]

CPU2TOCPU1IPCCLR is shown in [Figure 3-611](#) and described in [Table 3-657](#).

Return to the [Summary Table](#).

Clear CPU2TOCPU1IPCFLG register

**Figure 3-611. CPU2TOCPU1IPCCLR Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 3-657. CPU2TOCPU1IPCCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC31 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC30 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC29 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC28 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC27 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-657. CPU2TOCPU1IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	IPC26	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC26 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC25 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC24 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC23 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC22 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC21 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC20 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC19 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
18	IPC18	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC18 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-657. CPU2TOCPU1IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	IPC17	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC17 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC16 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC15 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC14 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC13 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC12 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC11 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC10 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC9 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-657. CPU2TOCPU1IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	IPC8	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC8 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC7 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC6 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC5 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC4 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC3 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC2 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC1 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC0 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

### 3.18.28.5 CPU2TOCPU1IPCFLG Register (Offset = 8h) [Reset = 0000000h]

CPU2TOCPU1IPCFLG is shown in [Figure 3-612](#) and described in [Table 3-658](#).

Return to the [Summary Table](#).

CPU2TOCPU1IPCFLG Register

**Figure 3-612. CPU2TOCPU1IPCFLG Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 3-658. CPU2TOCPU1IPCFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R	0h	0: No IPC31 event request to CPU1 1: IPC31 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
30	IPC30	R	0h	0: No IPC30 event request to CPU1 1: IPC30 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
29	IPC29	R	0h	0: No IPC29 event request to CPU1 1: IPC29 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
28	IPC28	R	0h	0: No IPC28 event request to CPU1 1: IPC28 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
27	IPC27	R	0h	0: No IPC27 event request to CPU1 1: IPC27 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
26	IPC26	R	0h	0: No IPC26 event request to CPU1 1: IPC26 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn



**Table 3-658. CPU2TOCPU1IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	IPC25	R	0h	0: No IPC25 event request to CPU1 1: IPC25 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
24	IPC24	R	0h	0: No IPC24 event request to CPU1 1: IPC24 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
23	IPC23	R	0h	0: No IPC23 event request to CPU1 1: IPC23 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
22	IPC22	R	0h	0: No IPC22 event request to CPU1 1: IPC22 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
21	IPC21	R	0h	0: No IPC21 event request to CPU1 1: IPC21 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
20	IPC20	R	0h	0: No IPC20 event request to CPU1 1: IPC20 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
19	IPC19	R	0h	0: No IPC19 event request to CPU1 1: IPC19 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
18	IPC18	R	0h	0: No IPC18 event request to CPU1 1: IPC18 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
17	IPC17	R	0h	0: No IPC17 event request to CPU1 1: IPC17 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
16	IPC16	R	0h	0: No IPC16 event request to CPU1 1: IPC16 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
15	IPC15	R	0h	0: No IPC15 event request to CPU1 1: IPC15 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-658. CPU2TOCPU1IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	IPC14	R	0h	0: No IPC14 event request to CPU1 1: IPC14 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
13	IPC13	R	0h	0: No IPC13 event request to CPU1 1: IPC13 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
12	IPC12	R	0h	0: No IPC12 event request to CPU1 1: IPC12 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
11	IPC11	R	0h	0: No IPC11 event request to CPU1 1: IPC11 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
10	IPC10	R	0h	0: No IPC10 event request to CPU1 1: IPC10 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
9	IPC9	R	0h	0: No IPC9 event request to CPU1 1: IPC9 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
8	IPC8	R	0h	0: No IPC8 event request to CPU1 1: IPC8 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
7	IPC7	R	0h	0: No IPC7 event request to CPU1 1: IPC7 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
6	IPC6	R	0h	0: No IPC6 event request to CPU1 1: IPC6 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
5	IPC5	R	0h	0: No IPC5 event request to CPU1 1: IPC5 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
4	IPC4	R	0h	0: No IPC4 event request to CPU1 1: IPC4 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 3-658. CPU2TOCPU1IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	IPC3	R	0h	0: No IPC3 event request to CPU1 1: IPC3 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
2	IPC2	R	0h	0: No IPC2 event request to CPU1 1: IPC2 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
1	IPC1	R	0h	0: No IPC1 event request to CPU1 1: IPC1 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
0	IPC0	R	0h	0: No IPC0 event request to CPU1 1: IPC0 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

### 3.18.28.6 IPCCOUNTERL Register (Offset = Ch) [Reset = 0000000h]

IPCCOUNTERL is shown in [Figure 3-613](#) and described in [Table 3-659](#).

Return to the [Summary Table](#).

IPC Counter Low Register

**Figure 3-613. IPCCOUNTERL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R-0h																															

**Table 3-659. IPCCOUNTERL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R	0h	This is the lower 32-bits of free running 64 bit timestamp counter clocked by the PLLSYSCLK. Reset type: CPU1.SYSRSn

### 3.18.28.7 IPCCOUNTERH Register (Offset = Eh) [Reset = 0000000h]

IPCCOUNTERH is shown in [Figure 3-614](#) and described in [Table 3-660](#).

Return to the [Summary Table](#).

IPC Counter High Register

**Figure 3-614. IPCCOUNTERH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R-0h																															

**Table 3-660. IPCCOUNTERH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R	0h	This is the upper 32-bits of free running 64 bit timestamp counter clocked by the PLLSYSCLK. Reset type: CPU1.SYSRSn

### 3.18.28.8 CPU1TOCPU2IPCRCVCOM Register (Offset = 10h) [Reset = 0000000h]

CPU1TOCPU2IPCRCVCOM is shown in [Figure 3-615](#) and described in [Table 3-661](#).

Return to the [Summary Table](#).

Refelects the value in CPU1TOCPU2IPCSENDCOM Register

**Figure 3-615. CPU1TOCPU2IPCRCVCOM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMMAND																															
R-0h																															

**Table 3-661. CPU1TOCPU2IPCRCVCOM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COMMAND	R	0h	Refelects the state of CPU1TOCPU2IPCSENDCOM register Reset type: CPU1.SYSRSn

### 3.18.28.9 CPU1TOCPU2IPCRCVADDR Register (Offset = 12h) [Reset = 0000000h]

CPU1TOCPU2IPCRCVADDR is shown in [Figure 3-616](#) and described in [Table 3-662](#).

Return to the [Summary Table](#).

Refelects the value in CPU1TOCPU2IPCSENADDR Register

**Figure 3-616. CPU1TOCPU2IPCRCVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRESS																															
R-0h																															

**Table 3-662. CPU1TOCPU2IPCRCVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDRESS	R	0h	Refelects the state of CPU1TOCPU2IPCSENADDR register Reset type: CPU1.SYSRSn

### 3.18.28.10 CPU1TOCPU2IPCRCVDATA Register (Offset = 14h) [Reset = 0000000h]

CPU1TOCPU2IPCRCVDATA is shown in [Figure 3-617](#) and described in [Table 3-663](#).

Return to the [Summary Table](#).

Refelects the value in CPU1TOCPU2IPCSENDDATA Register

**Figure 3-617. CPU1TOCPU2IPCRCVDATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDATA																															
R-0h																															

**Table 3-663. CPU1TOCPU2IPCRCVDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WDATA	R	0h	Refelects the state of CPU1TOCPU2IPCSENDDATA register Reset type: CPU1.SYSRSn



### 3.18.28.11 CPU2TOCPU1IPCREPLY Register (Offset = 16h) [Reset = 0000000h]

CPU2TOCPU1IPCREPLY is shown in [Figure 3-618](#) and described in [Table 3-664](#).

Return to the [Summary Table](#).

Reply from CPU2 to CPU1TOCPU2IPCSENDCOM command

**Figure 3-618. CPU2TOCPU1IPCREPLY Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RDATA																															
R/W-0h																															

**Table 3-664. CPU2TOCPU1IPCREPLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RDATA	R/W	0h	This is a general purpose register used to send a reply to CPU1 to CPU2 command from CPU2. Note: This register is not writable from CPU1. Reset type: CPU2.SYSRSn

### 3.18.28.12 CPU2TOCPU1IPCSENDERCOM Register (Offset = 18h) [Reset = 0000000h]

CPU2TOCPU1IPCSENDERCOM is shown in [Figure 3-619](#) and described in [Table 3-665](#).

Return to the [Summary Table](#).

CPU2 to CPU1 IPC Command

**Figure 3-619. CPU2TOCPU1IPCSENDERCOM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMMAND																															
R/W-0h																															

**Table 3-665. CPU2TOCPU1IPCSENDERCOM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COMMAND	R/W	0h	This is a general purpose register used to send software-defined commands to CPU1 from CPU2. Reset type: CPU2.SYSRSn

### 3.18.28.13 CPU2TOCPU1IPCSENDADDR Register (Offset = 1Ah) [Reset = 0000000h]

CPU2TOCPU1IPCSENDADDR is shown in [Figure 3-620](#) and described in [Table 3-666](#).

Return to the [Summary Table](#).

CPU2 to CPU1 IPC Address

**Figure 3-620. CPU2TOCPU1IPCSENDADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRESS																															
R/W-0h																															

**Table 3-666. CPU2TOCPU1IPCSENDADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDRESS	R/W	0h	This is a general purpose register used to send software-defined address to CPU1 from CPU2. Reset type: CPU2.SYSRSn

### 3.18.28.14 CPU2TOCPU1IPCSENDATA Register (Offset = 1Ch) [Reset = 0000000h]

CPU2TOCPU1IPCSENDATA is shown in [Figure 3-621](#) and described in [Table 3-667](#).

Return to the [Summary Table](#).

CPU2 to CPU1 IPC Data

**Figure 3-621. CPU2TOCPU1IPCSENDATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDATA																															
R/W-0h																															

**Table 3-667. CPU2TOCPU1IPCSENDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WDATA	R/W	0h	This is a general purpose register used to send software-defined data to CPU1 from CPU2. Reset type: CPU2.SYSRSn

### 3.18.28.15 CPU1TOCPU2IPCREPLY Register (Offset = 1Eh) [Reset = 0000000h]

CPU1TOCPU2IPCREPLY is shown in [Figure 3-622](#) and described in [Table 3-668](#).

Return to the [Summary Table](#).

Reply from CPU1 to CPU2TOCPU1IPCSENDCOM command request

**Figure 3-622. CPU1TOCPU2IPCREPLY Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RDATA																															
R/W-0h																															

**Table 3-668. CPU1TOCPU2IPCREPLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RDATA	R/W	0h	This is a general purpose register used to send a reply to CPU2 to CPU1 command from CPU1. Note: This register is not writable from CPU2. Reset type: CPU1.SYSRSn

### 3.18.28.16 CPU2TOCPU1PCBOOTSTS Register (Offset = 20h) [Reset = 0000000h]

CPU2TOCPU1PCBOOTSTS is shown in [Figure 3-623](#) and described in [Table 3-669](#).

Return to the [Summary Table](#).

CPU2 to CPU1 BOOT Status

**Figure 3-623. CPU2TOCPU1PCBOOTSTS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOOTSTS																															
R/W-0h																															

**Table 3-669. CPU2TOCPU1PCBOOTSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BOOTSTS	R/W	0h	This register is used by CPU2 to pass the boot Status to CPU1. The data format is software-defined. It can only be written by CPU2. Reset type: CPU2.SYSRSn

### 3.18.28.17 CPU1TOCPU2IPCBOOTMODE Register (Offset = 22h) [Reset = 0000000h]

CPU1TOCPU2IPCBOOTMODE is shown in [Figure 3-624](#) and described in [Table 3-670](#).

Return to the [Summary Table](#).

CPU1 to CPU2 BOOT Mode setting

**Figure 3-624. CPU1TOCPU2IPCBOOTMODE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOOTMODE																															
R/W-0h																															

**Table 3-670. CPU1TOCPU2IPCBOOTMODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BOOTMODE	R/W	0h	This register is used by CPU1 to pass a boot mode information to CPU2. The data format is software-defined. It can only be written by CPU1. Reset type: CPU1.SYSRSn

### 3.18.28.18 FLASHCTLSEM Register (Offset = 24h) [Reset = 0000000h]

FLASHCTLSEM is shown in [Figure 3-625](#) and described in [Table 3-671](#).

Return to the [Summary Table](#).

Flash controller access semaphore request register for program/erase

**Figure 3-625. FLASHCTLSEM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
KEY															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														SEM	
R-0-0h														R/W-0h	

**Table 3-671. FLASHCTLSEM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	In order to write to the semaphore bits, 0x5a5a must be written to these key bits at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every semaphore change. Reset type: CPU1.SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1-0	SEM	R/W	0h	These bits decide which CPU has control of the flash controller, which allows program/erase access to the flash memory. The possible values are: 00: Read-only state. CPU1 has control of the pump, but CPU2 may seize control at any time. 01: CPU1 has exclusive control of the Flash Controller and of these semaphore bits. CPU1 can relinquish control by setting the bits back to 00. 10: CPU2 has exclusive control of the Flash Controller and of these semaphore bits. CPU2 can relinquish control by setting the bits back to 00. 11: Read-only state. CPU1 has control of the pump, but CPU2 may seize control at any time. Going from 01->10 or 10->01 is not allowed. The semaphore bits [1:0] must be written along with the correct key in bits [31:16]. Note: This field will be reset by the respective CPU resets depending on who owns the Flash Controller. For example if CPU2 is the owner, then CPU2SYSRSn would reset this field. Note: When CPU2SYSRSn asserted, user has to poll for FLASHCTLSEM value 0x0 and then program the FLASHCTLSEM depends on subsequent ownership requirement. Reset type: CPU1.SYSRSn, CPU2.SYSRSn



### 3.18.29 CPU2\_DMA\_CLA\_SRC\_SEL\_REGS Registers

Table 3-672 lists the memory-mapped registers for the CPU2\_DMA\_CLA\_SRC\_SEL\_REGS registers. All register offset addresses not listed in Table 3-672 should be considered as reserved locations and the register contents should not be modified.

**Table 3-672. CPU2\_DMA\_CLA\_SRC\_SEL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
4h	DMACHSRCSELLOCK	DMA Channel Trigger Source Select Lock Register	EALLOW	<a href="#">Go</a>
16h	DMACHSRCSEL1	DMA Channel Trigger Source Select Register-1	EALLOW	<a href="#">Go</a>
18h	DMACHSRCSEL2	DMA Channel Trigger Source Select Register-2	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 3-673 shows the codes that are used for access types in this section.

**Table 3-673. CPU2\_DMA\_CLA\_SRC\_SEL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 3.18.29.1 DMACHSRCSELLOCK Register (Offset = 4h) [Reset = 0000000h]

DMACHSRCSELLOCK is shown in [Figure 3-626](#) and described in [Table 3-674](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Lock Register

**Figure 3-626. DMACHSRCSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						DMACHSRCSE L2	DMACHSRCSE L1
R-0-0h						R/WSoOnce-0h	R/WSoOnce-0h

**Table 3-674. DMACHSRCSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	DMACHSRCSEL2	R/WSoOnce	0h	DMACHSRCSEL2 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn
0	DMACHSRCSEL1	R/WSoOnce	0h	DMACHSRCSEL1 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn

### 3.18.29.2 DMACHSRCSEL1 Register (Offset = 16h) [Reset = 0000000h]

DMACHSRCSEL1 is shown in [Figure 3-627](#) and described in [Table 3-675](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-1

**Figure 3-627. DMACHSRCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH4								CH3								CH2								CH1							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 3-675. DMACHSRCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	CH4	R/W	0h	Selects the Trigger and Sync Source CH4 of DMA Reset type: SYSRSn
23-16	CH3	R/W	0h	Selects the Trigger and Sync Source CH3 of DMA Reset type: SYSRSn
15-8	CH2	R/W	0h	Selects the Trigger and Sync Source CH2 of DMA Reset type: SYSRSn
7-0	CH1	R/W	0h	Selects the Trigger and Sync Source CH1 of DMA Reset type: SYSRSn

### 3.18.29.3 DMACHSRCSEL2 Register (Offset = 18h) [Reset = 0000000h]

DMACHSRCSEL2 is shown in [Figure 3-628](#) and described in [Table 3-676](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-2

**Figure 3-628. DMACHSRCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CH6						CH5									
R-0-0h																R/W-0h						R/W-0h									

**Table 3-676. DMACHSRCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	CH6	R/W	0h	Selects the Trigger and Sync Source CH6 of DMA Reset type: SYSRSn
7-0	CH5	R/W	0h	Selects the Trigger and Sync Source CH5 of DMA Reset type: SYSRSn

### 3.18.30 Register to Driverlib Function Mapping

#### 3.18.30.1 ASYSCTL Registers to Driverlib Functions

**Table 3-677. ASYSCTL Registers to Driverlib Functions**

File	Driverlib Function
<b>INTERNALTESTCTL</b>	
adc.c	ADC_setupSOCRefloChannel
adc.h	ADC_disableIntRefloConnection
asysctl.h	ASysCtl_selectInternalTestNode
<b>CONFIGLOCK</b>	
-	
<b>TSNSCTL</b>	
asysctl.h	ASysCtl_enableTemperatureSensor
asysctl.h	ASysCtl_disableTemperatureSensor
<b>ANAREFCTL</b>	
adc.c	ADC_setVREF
asysctl.h	ASysCtl_setAnalogReferenceInternal
asysctl.h	ASysCtl_setAnalogReferenceExternal
asysctl.h	ASysCtl_setAnalogReference2P5
asysctl.h	ASysCtl_setAnalogReference1P65
<b>VMONCTL</b>	
-	
<b>CMPPMXSEL</b>	
asysctl.h	ASysCtl_selectCMPPMux
<b>CMPLPMXSEL</b>	
asysctl.h	ASysCtl_selectCMPLPMux
<b>CMPHNMXSEL</b>	
asysctl.h	ASysCtl_selectCMPHNMux
asysctl.h	ASysCtl_selectCMPHNMuxValue
<b>CMPLNMXSEL</b>	
asysctl.h	ASysCtl_selectCMPLNMux
asysctl.h	ASysCtl_selectCMPLNMuxValue
<b>ADCDACLOOPBACK</b>	
asysctl.h	ASysCtl_enableADCDACLoopback
asysctl.h	ASysCtl_disableADCDACLoopback
<b>LOCK</b>	
asysctl.h	ASysCtl_lockTemperatureSensor
asysctl.h	ASysCtl_lockANAREF
asysctl.h	ASysCtl_lockVMON
asysctl.h	ASysCtl_lockCMPPMux
asysctl.h	ASysCtl_lockCMPLPMux
asysctl.h	ASysCtl_lockCMPHNMux
asysctl.h	ASysCtl_lockCMPLNMux
asysctl.h	ASysCtl_lockVREG
asysctl.h	ASysCtl_lockCMPSSCTL
<b>CMPPMXSEL1</b>	
asysctl.h	ASysCtl_selectCMPPMux

**Table 3-677. ASYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>CMPLPMXSEL1</b>	
asysctl.h	ASysCtl_selectCMPLPMux
<b>ADCSOCFRCGB</b>	
asysctl.h	ASysCtl_configADCGlobalSOC
asysctl.h	ASysCtl_forceADCGlobalSOC
<b>ADCSOCFRCGBSEL</b>	
asysctl.h	ASysCtl_configADCGlobalSOC
<b>AGPIOFILTER</b>	
asysctl.h	ASysCtl_setAGPIOFilterRight
asysctl.h	ASysCtl_setAGPIOFilterBottom
<b>AGPIOCTRLG</b>	
gpio.c	GPIO_setAnalogMode
<b>AGPIOCTRLH</b>	
-	
<b>GPIOINENACTRL</b>	
asysctl.h	ASysCtl_enableGPIOInputBuffer
asysctl.h	ASysCtl_disableGPIOInputBuffer

**3.18.30.2 CPUTIMER Registers to Driverlib Functions****Table 3-678. CPUTIMER Registers to Driverlib Functions**

File	Driverlib Function
<b>TIM</b>	
cputimer.h	CPUTimer_getTimerCount
<b>PRD</b>	
cputimer.h	CPUTimer_setPeriod
<b>TCR</b>	
cputimer.c	CPUTimer_setEmulationMode
cputimer.h	CPUTimer_clearOverflowFlag
cputimer.h	CPUTimer_disableInterrupt
cputimer.h	CPUTimer_enableInterrupt
cputimer.h	CPUTimer_reloadTimerCounter
cputimer.h	CPUTimer_stopTimer
cputimer.h	CPUTimer_resumeTimer
cputimer.h	CPUTimer_startTimer
cputimer.h	CPUTimer_getTimerOverflowStatus
<b>TPR</b>	
cputimer.h	CPUTimer_setPreScaler
<b>TPRH</b>	
cputimer.h	CPUTimer_setPreScaler

**3.18.30.3 MEMCFG Registers to Driverlib Functions****Table 3-679. MEMCFG Registers to Driverlib Functions**

File	Driverlib Function
<b>DXLOCK</b>	
memcfg.c	MemCfg_lockConfig

**Table 3-679. MEMCFG Registers to Driverlib Functions (continued)**

File	Driverlib Function
memcfg.c	MemCfg_unlockConfig
<b>DXCOMMIT</b>	
memcfg.c	MemCfg_commitConfig
<b>DXACCPROT0</b>	
memcfg.c	MemCfg_setProtection
<b>DXACCPROT1</b>	
-	
<b>DXTEST</b>	
memcfg.c	MemCfg_setTestMode
<b>DXINIT</b>	
memcfg.c	MemCfg_initSections
memcfg.c	MemCfg_getInitStatus
<b>DXINITDONE</b>	
memcfg.c	MemCfg_getInitStatus
<b>DXRAMTEST_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>LSXLOCK</b>	
memcfg.c	MemCfg_lockConfig
memcfg.c	MemCfg_unlockConfig
<b>LSXCOMMIT</b>	
memcfg.c	MemCfg_commitConfig
<b>LSXMSEL</b>	
memcfg.c	MemCfg_setLSRAMControllerSel
<b>LSXCLAPGM</b>	
memcfg.h	MemCfg_setCLAMemType
<b>LSXACCPROT0</b>	
memcfg.c	MemCfg_setProtection
<b>LSXACCPROT1</b>	
-	
<b>LSXACCPROT2</b>	
-	See LSXACCPROT1
<b>LSXTEST</b>	
memcfg.c	MemCfg_setTestMode
<b>LSXINIT</b>	
memcfg.c	MemCfg_initSections
memcfg.c	MemCfg_getInitStatus
<b>LSXINITDONE</b>	
memcfg.c	MemCfg_getInitStatus
<b>LSXRAMTEST_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>GSXLOCK</b>	
memcfg.c	MemCfg_lockConfig
memcfg.c	MemCfg_unlockConfig

**Table 3-679. MEMCFG Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>GSXCOMMIT</b>	
memcfg.c	MemCfg_commitConfig
<b>GSXMSEL</b>	
memcfg.c	MemCfg_setGSRAMControllerSel
<b>GSXACCPROT0</b>	
memcfg.c	MemCfg_setProtection
<b>GSXACCPROT1</b>	
-	See GSXACCPROT0
<b>GSXTEST</b>	
memcfg.c	MemCfg_setTestMode
<b>GSXINIT</b>	
memcfg.c	MemCfg_initSections
memcfg.c	MemCfg_getInitStatus
<b>GSXINITDONE</b>	
memcfg.c	MemCfg_getInitStatus
<b>GSXRAMTEST_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>MSGXLOCK</b>	
memcfg.c	MemCfg_lockConfig
memcfg.c	MemCfg_unlockConfig
<b>MSGXCOMMIT</b>	
memcfg.c	MemCfg_commitConfig
<b>MSGXACCPROT0</b>	
memcfg.c	MemCfg_setProtection
<b>MSGXTEST</b>	
memcfg.c	MemCfg_setTestMode
<b>MSGXINIT</b>	
memcfg.c	MemCfg_initSections
memcfg.c	MemCfg_getInitStatus
<b>MSGXINITDONE</b>	
memcfg.c	MemCfg_getInitStatus
<b>MSGXRAMTEST_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>ROM_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig
<b>ROM_TEST</b>	
memcfg.c	MemCfg_setTestMode
<b>ROM_FORCE_ERROR</b>	
memcfg.c	MemCfg_forceMemError
<b>PERI_MEM_TEST_LOCK</b>	
memcfg.c	MemCfg_lockTestConfig
memcfg.c	MemCfg_unlockTestConfig



**Table 3-679. MEMCFG Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>PERI_MEM_TEST_CONTROL</b>	
memcfg.c	MemCfg_forceMemError
memcfg.c	MemCfg_enablePeriMemTestMode
memcfg.c	MemCfg_disablePeriMemTestMode
<b>EMIF1LOCK</b>	
emif.h	EMIF_lockAccessConfig
emif.h	EMIF_unlockAccessConfig
<b>EMIF1COMMIT</b>	
emif.h	EMIF_commitAccessConfig
<b>EMIF1MSEL</b>	
emif.h	EMIF_selectController
<b>EMIF1ACCPROT0</b>	
emif.h	EMIF_setAccessProtection
<b>NMAVFLG</b>	
memcfg.h	MemCfg_getViolationInterruptStatus
<b>NMAVSET</b>	
memcfg.h	MemCfg_forceViolationInterrupt
<b>NMAVCLR</b>	
memcfg.h	MemCfg_clearViolationInterruptStatus
<b>NMAVINTEN</b>	
memcfg.h	MemCfg_enableViolationInterrupt
memcfg.h	MemCfg_disableViolationInterrupt
<b>NMCPURDAVADDR</b>	
memcfg.c	MemCfg_getViolationAddress
<b>NMCPUWRAVADDR</b>	
memcfg.c	MemCfg_getViolationAddress
<b>NMCPUFAVADDR</b>	
-	
<b>NMDMAWRAVADDR</b>	
-	
<b>NMCLA1RDAVADDR</b>	
-	
<b>NMCLA1WRAVADDR</b>	
-	
<b>NMCLA1FAVADDR</b>	
-	
<b>NMDMARDAVADDR</b>	
-	
<b>MAVFLG</b>	
memcfg.h	MemCfg_getViolationInterruptStatus
<b>MAVSET</b>	
memcfg.h	MemCfg_forceViolationInterrupt
<b>MAVCLR</b>	
memcfg.h	MemCfg_clearViolationInterruptStatus
<b>MAVINTEN</b>	

**Table 3-679. MEMCFG Registers to Driverlib Functions (continued)**

File	Driverlib Function
memcfg.h	MemCfg_enableViolationInterrupt
memcfg.h	MemCfg_disableViolationInterrupt
<b>MCPUFAVADDR</b>	
memcfg.c	MemCfg_getViolationAddress
<b>MCPUWRVADDR</b>	
-	
<b>MDMAWRVADDR</b>	
-	
<b>UCERRFLG</b>	
memcfg.h	MemCfg_getUncorrErrorStatus
<b>UCERRSET</b>	
memcfg.h	MemCfg_forceUncorrErrorStatus
<b>UCERRCLR</b>	
memcfg.h	MemCfg_clearUncorrErrorStatus
<b>UCCPUREADDR</b>	
memcfg.c	MemCfg_getUncorrErrorAddress
<b>UCDMAREADDR</b>	
memcfg.c	MemCfg_getUncorrErrorAddress
<b>UCCLA1READDR</b>	
-	
<b>UCECATRAMADDR</b>	
-	
<b>FLUCERRSTATUS</b>	
-	
<b>FLCERRSTATUS</b>	
-	
<b>CERRFLG</b>	
memcfg.h	MemCfg_getCorrErrorStatus
<b>CERRSET</b>	
memcfg.c	MemCfg_getCorrErrorAddress
memcfg.h	MemCfg_forceCorrErrorStatus
<b>CERRCLR</b>	
memcfg.c	MemCfg_getCorrErrorAddress
memcfg.h	MemCfg_clearCorrErrorStatus
<b>CCPUREADDR</b>	
memcfg.c	MemCfg_getCorrErrorAddress
<b>CDMAREADDR</b>	
-	
<b>CCLA1READDR</b>	
-	
<b>CERRCNT</b>	
memcfg.h	MemCfg_getCorrErrorCount
<b>CERRTHRES</b>	
memcfg.h	MemCfg_setCorrErrorThreshold
<b>CEINTFLG</b>	

**Table 3-679. MEMCFG Registers to Driverlib Functions (continued)**

File	Driverlib Function
memcfg.h	MemCfg_getCorrErrorInterruptStatus
<b>CEINTCLR</b>	
memcfg.h	MemCfg_clearCorrErrorInterruptStatus
<b>CEINTSET</b>	
memcfg.h	MemCfg_forceCorrErrorInterrupt
<b>CEINTEN</b>	
memcfg.h	MemCfg_enableCorrErrorInterrupt
memcfg.h	MemCfg_disableCorrErrorInterrupt
<b>ROMWAITSTATE</b>	
memcfg.h	MemCfg_enableROMWaitState
memcfg.h	MemCfg_disableROMWaitState
<b>CPU_RAM_TEST_ERROR_STS</b>	
memcfg.h	MemCfg_getDiagErrorStatus
memcfg.h	MemCfg_clearDiagErrorStatus
<b>CPU_RAM_TEST_ERROR_STS_CLR</b>	
memcfg.h	MemCfg_clearDiagErrorStatus
<b>CPU_RAM_TEST_ERROR_ADDR</b>	
memcfg.h	MemCfg_getDiagErrorAddress

**3.18.30.4 NMI Registers to Driverlib Functions****Table 3-680. NMI Registers to Driverlib Functions**

File	Driverlib Function
<b>CFG</b>	
sysctl.h	SysCtl_enableNMIGlobalInterrupt
<b>FLG</b>	
sysctl.h	SysCtl_getNMIStatus
sysctl.h	SysCtl_getNMIFlagStatus
sysctl.h	SysCtl_isNMIFlagSet
sysctl.h	SysCtl_clearNMIStatus
sysctl.h	SysCtl_clearAllNMIFlags
sysctl.h	SysCtl_forceNMIFlags
<b>FLGCLR</b>	
sysctl.h	SysCtl_clearNMIStatus
sysctl.h	SysCtl_clearAllNMIFlags
<b>FLGFRC</b>	
sysctl.h	SysCtl_forceNMIFlags
<b>WDCNT</b>	
sysctl.h	SysCtl_getNMIWatchdogCounter
<b>WDPRD</b>	
sysctl.h	SysCtl_setNMIWatchdogPeriod
sysctl.h	SysCtl_getNMIWatchdogPeriod
<b>SHDFLG</b>	
sysctl.h	SysCtl_getNMIShadowFlagStatus
sysctl.h	SysCtl_isNMIShadowFlagSet
<b>ERRORSTS</b>	

**Table 3-680. NMI Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.h	SysCtl_isErrorTriggered
sysctl.h	SysCtl_getErrorPinStatus
sysctl.h	SysCtl_forceError
sysctl.h	SysCtl_clearError
<b>ERRORSTSCLR</b>	
sysctl.h	SysCtl_clearError
<b>ERRORSTSFRC</b>	
sysctl.h	SysCtl_forceError
<b>ERRORCTL</b>	
sysctl.h	SysCtl_selectErrPinPolarity
<b>ERRORLOCK</b>	
sysctl.h	SysCtl_lockErrControl

**3.18.30.5 PIE Registers to Driverlib Functions****Table 3-681. PIE Registers to Driverlib Functions**

File	Driverlib Function
<b>CTRL</b>	
interrupt.c	Interrupt_initModule
interrupt.c	Interrupt_defaultHandler
interrupt.h	Interrupt_enablePIE
interrupt.h	Interrupt_disablePIE
<b>ACK</b>	
interrupt.c	Interrupt_disable
interrupt.h	Interrupt_clearACKGroup
<b>IER1</b>	
interrupt.c	Interrupt_initModule
interrupt.c	Interrupt_enable
interrupt.c	Interrupt_disable
<b>IFR1</b>	
interrupt.c	Interrupt_initModule
<b>IER2</b>	
interrupt.c	Interrupt_initModule
<b>IFR2</b>	
interrupt.c	Interrupt_initModule
<b>IER3</b>	
interrupt.c	Interrupt_initModule
<b>IFR3</b>	
interrupt.c	Interrupt_initModule
<b>IER4</b>	
interrupt.c	Interrupt_initModule
<b>IFR4</b>	
interrupt.c	Interrupt_initModule
<b>IER5</b>	
interrupt.c	Interrupt_initModule
<b>IFR5</b>	

**Table 3-681. PIE Registers to Driverlib Functions (continued)**

File	Driverlib Function
interrupt.c	Interrupt_initModule
<b>IER6</b>	
interrupt.c	Interrupt_initModule
<b>IFR6</b>	
interrupt.c	Interrupt_initModule
<b>IER7</b>	
interrupt.c	Interrupt_initModule
<b>IFR7</b>	
interrupt.c	Interrupt_initModule
<b>IER8</b>	
interrupt.c	Interrupt_initModule
<b>IFR8</b>	
interrupt.c	Interrupt_initModule
<b>IER9</b>	
interrupt.c	Interrupt_initModule
<b>IFR9</b>	
interrupt.c	Interrupt_initModule
<b>IER10</b>	
interrupt.c	Interrupt_initModule
<b>IFR10</b>	
interrupt.c	Interrupt_initModule
<b>IER11</b>	
interrupt.c	Interrupt_initModule
<b>IFR11</b>	
interrupt.c	Interrupt_initModule
<b>IER12</b>	
interrupt.c	Interrupt_initModule
<b>IFR12</b>	
interrupt.c	Interrupt_initModule

**3.18.30.6 SYSCTL Registers to Driverlib Functions****Table 3-682. SYSCTL Registers to Driverlib Functions**

File	Driverlib Function
<b>DEVCFGLOCK1</b>	
sysctl.h	SysCtl_lockCPUSelectRegs
<b>DEVCFGLOCK2</b>	
sysctl.h	SysCtl_lockConfigRegs
<b>PARTIDL</b>	
sysctl.c	SysCtl_getDeviceParametric
<b>PARTIDH</b>	
sysctl.c	SysCtl_getDeviceParametric
<b>REVID</b>	
sysctl.h	SysCtl_getDeviceRevision
<b>BANKMUXSEL</b>	
sysctl.h	SysCtl_allocateFlashBank

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>MCUCNF0</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF1</b>	
sysctl.h	SysCtl_allocateDxRAM
<b>MCUCNF2</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF3</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF4</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF5</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF6</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNF7</b>	
sysctl.c	SysCtl_emulateDevice
<b>MCUCNFLOCK</b>	
sysctl.h	SysCtl_lockDxRAMConfig
<b>TRIMERRSTS</b>	
-	
<b>SOFTPRES0</b>	
sysctl.h	SysCtl_resetPeripheral
<b>SOFTPRES1</b>	
-	See SOFTPRES0
<b>SOFTPRES2</b>	
-	See SOFTPRES0
<b>SOFTPRES3</b>	
-	See SOFTPRES0
<b>SOFTPRES4</b>	
-	See SOFTPRES0
<b>SOFTPRES6</b>	
-	See SOFTPRES0
<b>SOFTPRES7</b>	
-	See SOFTPRES0
<b>SOFTPRES8</b>	
-	See SOFTPRES0
<b>SOFTPRES9</b>	
-	See SOFTPRES0
<b>SOFTPRES10</b>	
-	See SOFTPRES0
<b>SOFTPRES11</b>	
-	See SOFTPRES0
<b>SOFTPRES13</b>	
-	See SOFTPRES0
<b>SOFTPRES14</b>	

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See SOFTPRES0
<b>SOFTPRES16</b>	
-	See SOFTPRES0
<b>SOFTPRES17</b>	
-	
<b>SOFTPRES18</b>	
-	
<b>SOFTPRES19</b>	
-	
<b>SOFTPRES21</b>	
-	
<b>SOFTPRES23</b>	
-	
<b>SOFTPRES26</b>	
-	
<b>SOFTPRES27</b>	
-	
<b>SOFTPRES28</b>	
-	
<b>SOFTPRES29</b>	
-	
<b>CPUSEL0</b>	
sysctl.h	SysCtl_selectCPUForPeripheralInstance
<b>CPUSEL1</b>	
-	See CPUSEL0
<b>CPUSEL2</b>	
-	See CPUSEL0
<b>CPUSEL3</b>	
-	See CPUSEL0
<b>CPUSEL4</b>	
-	See CPUSEL0
<b>CPUSEL5</b>	
-	See CPUSEL0
<b>CPUSEL6</b>	
-	See CPUSEL0
<b>CPUSEL7</b>	
-	See CPUSEL0
<b>CPUSEL8</b>	
-	See CPUSEL0
<b>CPUSEL9</b>	
-	See CPUSEL0
<b>CPUSEL11</b>	
-	See CPUSEL0
<b>CPUSEL12</b>	
-	See CPUSEL0

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>CPUSEL13</b>	
-	See CPUSEL0
<b>CPUSEL14</b>	
-	See CPUSEL0
<b>CPUSEL15</b>	
-	See CPUSEL0
<b>CPUSEL16</b>	
-	See CPUSEL0
<b>CPUSEL17</b>	
-	
<b>CPUSEL23</b>	
-	
<b>CPUSEL25</b>	
-	
<b>CPUSEL26</b>	
-	
<b>CPUSEL27</b>	
-	
<b>CPUSEL28</b>	
-	
<b>CPU2RESCTL</b>	
sysctl.c	SysCtl_controlCPU2Reset
<b>RSTSTAT</b>	
sysctl.h	SysCtl_isCPU2Reset
sysctl.h	SysCtl_getCPU2ResetStatus
sysctl.h	SysCtl_clearCPU2ResetStatus
<b>LPMSTAT</b>	
sysctl.h	SysCtl_getCPU2LPMStatus
<b>TAP_STATUS</b>	
-	
<b>TAP_CONTROL</b>	
-	
<b>USBTYPE</b>	
sysctl.c	SysCtl_configureType
sysctl.c	SysCtl_isConfigTypeLocked
<b>ECAPTYPE</b>	
sysctl.c	SysCtl_configureType
sysctl.c	SysCtl_isConfigTypeLocked
<b>SDFMTYPE</b>	
sysctl.c	SysCtl_configureType
sysctl.c	SysCtl_isConfigTypeLocked
<b>MEMMAPTYPE</b>	
sysctl.c	SysCtl_configureType
sysctl.c	SysCtl_isConfigTypeLocked
<b>CLKSEM</b>	



**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.c	SysCtl_setSemOwner
sysctl.h	SysCtl_getSemOwner
<b>CLKCFGLOCK1</b>	
sysctl.c	SysCtl_lockClkConfig
<b>CLKSRCCTL1</b>	
sysctl.c	SysCtl_getClock
sysctl.c	SysCtl_setClock
sysctl.c	SysCtl_selectXTAL
sysctl.c	SysCtl_selectXTALSingleEnded
sysctl.c	SysCtl_selectOscSource
sysctl.h	SysCtl_enableWatchdogInHalt
sysctl.h	SysCtl_disableWatchdogInHalt
<b>CLKSRCCTL2</b>	
can.h	CAN_selectClockSource
sysctl.c	SysCtl_getAuxClock
sysctl.c	SysCtl_setAuxClock
sysctl.c	SysCtl_selectOscSourceAuxPLL
<b>CLKSRCCTL3</b>	
sysctl.h	SysCtl_selectClockOutSource
<b>SYSPLLCTL1</b>	
sysctl.c	SysCtl_getClock
sysctl.c	SysCtl_setClock
<b>SYSPLLMULT</b>	
sysctl.c	SysCtl_getClock
sysctl.c	SysCtl_setClock
<b>SYSPLLSTS</b>	
sysctl.c	SysCtl_setClock
<b>AUXPLLCTL1</b>	
sysctl.c	SysCtl_getAuxClock
sysctl.c	SysCtl_setAuxClock
<b>AUXPLLMULT</b>	
sysctl.c	SysCtl_getAuxClock
sysctl.c	SysCtl_setAuxClock
<b>AUXPLLSTS</b>	
sysctl.c	SysCtl_setAuxClock
<b>SYSCLKDIVSEL</b>	
sysctl.c	SysCtl_getClock
sysctl.h	SysCtl_setPLLSysClk
<b>AUXCLKDIVSEL</b>	
sysctl.c	SysCtl_getAuxClock
sysctl.c	SysCtl_setAuxClock
sysctl.h	SysCtl_setAuxPLLCIk
sysctl.h	SysCtl_setMCANCIk
<b>PERCLKDIVSEL</b>	
sysctl.h	SysCtl_setEPWMClockDivider

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.h	SysCtl_setEMIF1ClockDivider
sysctl.h	SysCtl_setLINAClockDivider
sysctl.h	SysCtl_setLINBClockDivider
<b>XCLKOUTDIVSEL</b>	
sysctl.h	SysCtl_setXCk
<b>CLBCLKCTL</b>	
sysctl.h	SysCtl_CLBCKConfig
<b>LOSPCP</b>	
sysctl.c	SysCtl_getLowSpeedClock
sysctl.h	SysCtl_setLowSpeedClock
<b>MDCR</b>	
sysctl.h	SysCtl_enableMCD
sysctl.h	SysCtl_disableMCD
sysctl.h	SysCtl_isMCDClockFailureDetected
sysctl.h	SysCtl_resetMCD
sysctl.h	SysCtl_connectMCDClockSource
sysctl.h	SysCtl_disconnectMCDClockSource
<b>X1CNT</b>	
sysctl.c	SysCtl_pollX1Counter
sysctl.h	SysCtl_getExternalOscCounterValue
sysctl.h	SysCtl_clearExternalOscCounterValue
<b>XTALCR</b>	
sysctl.c	SysCtl_setClock
sysctl.c	SysCtl_setAuxClock
sysctl.c	SysCtl_selectXTAL
sysctl.c	SysCtl_selectXTALSingleEnded
sysctl.c	SysCtl_selectOscSourceAuxPLL
sysctl.h	SysCtl_setExternalOscMode
sysctl.h	SysCtl_turnOnOsc
sysctl.h	SysCtl_turnOffOsc
<b>XTALCR2</b>	
sysctl.c	SysCtl_selectXTAL
<b>CLKFAILCFG</b>	
-	
<b>ETHERCATCLKCTL</b>	
sysctl.h	SysCtl_setECatCk
<b>SYNCBUSY</b>	
-	
<b>CPUSYSLOCK1</b>	
sysctl.c	SysCtl_lockSysConfig
<b>CPUSYSLOCK2</b>	
-	
<b>PIEVERRADDR</b>	
sysctl.h	SysCtl_getPIEVErrAddr
<b>ETHERCATCTL</b>	

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.h	SysCtl_enableEthercatI2Cloopback
sysctl.h	SysCtl_disableEthercatI2Cloopback
<b>PCLKCR0</b>	
sysctl.h	SysCtl_enablePeripheral
sysctl.h	SysCtl_disablePeripheral
<b>PCLKCR1</b>	
-	See PCLKCR0
<b>PCLKCR2</b>	
-	See PCLKCR0
<b>PCLKCR3</b>	
-	See PCLKCR0
<b>PCLKCR4</b>	
-	See PCLKCR0
<b>PCLKCR6</b>	
-	See PCLKCR0
<b>PCLKCR7</b>	
-	See PCLKCR0
<b>PCLKCR8</b>	
-	See PCLKCR0
<b>PCLKCR9</b>	
-	See PCLKCR0
<b>PCLKCR10</b>	
-	See PCLKCR0
<b>PCLKCR11</b>	
-	See PCLKCR0
<b>PCLKCR13</b>	
-	See PCLKCR0
<b>PCLKCR14</b>	
-	See PCLKCR0
<b>PCLKCR16</b>	
-	See PCLKCR0
<b>PCLKCR17</b>	
-	
<b>PCLKCR18</b>	
-	
<b>PCLKCR19</b>	
-	
<b>PCLKCR21</b>	
-	
<b>PCLKCR23</b>	
-	
<b>PCLKCR25</b>	
-	
<b>PCLKCR26</b>	
-	

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>PCLKCR27</b>	
-	
<b>PCLKCR28</b>	
-	
<b>SIMRESET</b>	
sysctl.h	SysCtl_simulateReset
<b>LPMCR</b>	
sysctl.h	SysCtl_enterIdleMode
sysctl.h	SysCtl_enterStandbyMode
sysctl.h	SysCtl_enterHaltMode
sysctl.h	SysCtl_setStandbyQualificationPeriod
sysctl.h	SysCtl_enableWatchdogStandbyWakeup
sysctl.h	SysCtl_disableWatchdogStandbyWakeup
<b>CPUID</b>	
-	
<b>CMPSSLPMSEL</b>	
sysctl.h	SysCtl_enableCMPSSLPMWakeupPin
sysctl.h	SysCtl_disableCMPSSLPMWakeupPin
<b>GPIOLPMSEL0</b>	
sysctl.h	SysCtl_enableLPMWakeupPin
sysctl.h	SysCtl_disableLPMWakeupPin
<b>GPIOLPMSEL1</b>	
sysctl.h	SysCtl_enableLPMWakeupPin
sysctl.h	SysCtl_disableLPMWakeupPin
<b>TMR2CLKCTL</b>	
cputimer.h	CPUTimer_selectClockSource
sysctl.h	SysCtl_setCputimer2Clk
<b>RESCCLR</b>	
sysctl.h	SysCtl_clearResetCause
sysctl.h	SysCtl_clearWatchdogResetStatus
<b>RESC</b>	
sysctl.h	SysCtl_getResetCause
sysctl.h	SysCtl_clearResetCause
sysctl.h	SysCtl_getWatchdogResetStatus
sysctl.h	SysCtl_clearWatchdogResetStatus
<b>MCANWAKESTATUS</b>	
sysctl.h	SysCtl_isMCANWakeStatusSet
sysctl.h	SysCtl_clearMCANWakeStatus
<b>MCANWAKESTATUSCLR</b>	
sysctl.h	SysCtl_clearMCANWakeStatus
<b>CLKSTOPREQ</b>	
-	
<b>CLKSTOPACK</b>	
-	
<b>USER_REG1_SYSRSN</b>	

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.h	SysCtl_setUserRegister
sysctl.h	SysCtl_getUserRegister
<b>USER_REG2_SYSRSN</b>	
-	
<b>USER_REG1_XRSN</b>	
-	
<b>USER_REG2_XRSN</b>	
-	
<b>USER_REG1_PORESETN</b>	
-	
<b>USER_REG2_PORESETN</b>	
-	
<b>USER_REG3_PORESETN</b>	
-	
<b>USER_REG4_PORESETN</b>	
-	
<b>LSEN</b>	
sysctl.h	SysCtl_enableLockStep
sysctl.h	SysCtl_disableLockStep
<b>SCSR</b>	
sysctl.h	SysCtl_setWatchdogMode
sysctl.h	SysCtl_isWatchdogInterruptActive
sysctl.h	SysCtl_clearWatchdogOverride
<b>WDCNTR</b>	
sysctl.h	SysCtl_getWatchdogCounterValue
<b>WDKEY</b>	
sysctl.h	SysCtl_serviceWatchdog
sysctl.h	SysCtl_enableWatchdogReset
sysctl.h	SysCtl_resetWatchdog
<b>SYNCBUSYWD</b>	
-	
<b>WDCR</b>	
sysctl.h	SysCtl_resetDevice
sysctl.h	SysCtl_disableWatchdog
sysctl.h	SysCtl_enableWatchdog
sysctl.h	SysCtl_isWatchdogEnabled
sysctl.h	SysCtl_setWatchdogPredivider
sysctl.h	SysCtl_setWatchdogPrescaler
<b>WDWCR</b>	
sysctl.h	SysCtl_setWatchdogWindowValue
<b>CLA1TASKSRCSELLOCK</b>	
-	
<b>DMACHSRCSELLOCK</b>	
-	
<b>CLA1TASKSRCSEL1</b>	

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
cla.c	CLA_setTriggerSource
<b>CLA1TASKSRCSEL2</b>	
cla.c	CLA_setTriggerSource
<b>DMACHSRCSEL1</b>	
dma.c	DMA_configMode
<b>DMACHSRCSEL2</b>	
dma.c	DMA_configMode
<b>DMACHSRCSELLOCK</b>	
-	
<b>DMACHSRCSEL1</b>	
dma.c	DMA_configMode
<b>DMACHSRCSEL2</b>	
dma.c	DMA_configMode
<b>ADCA_AC</b>	
-	
<b>ADCB_AC</b>	
-	
<b>ADCC_AC</b>	
-	
<b>CMPSS1_AC</b>	
-	
<b>CMPSS2_AC</b>	
-	
<b>CMPSS3_AC</b>	
-	
<b>CMPSS4_AC</b>	
-	
<b>CMPSS5_AC</b>	
-	
<b>CMPSS6_AC</b>	
-	
<b>CMPSS7_AC</b>	
-	
<b>CMPSS8_AC</b>	
-	
<b>CMPSS9_AC</b>	
-	
<b>CMPSS10_AC</b>	
-	
<b>CMPSS11_AC</b>	
-	
<b>DACA_AC</b>	
-	
<b>DACC_AC</b>	
-	

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
EPWM1_AC	
-	
EPWM2_AC	
-	
EPWM3_AC	
-	
EPWM4_AC	
-	
EPWM5_AC	
-	
EPWM6_AC	
-	
EPWM7_AC	
-	
EPWM8_AC	
-	
EPWM9_AC	
-	
EPWM10_AC	
-	
EPWM11_AC	
-	
EPWM12_AC	
-	
EPWM13_AC	
-	
EPWM14_AC	
-	
EPWM15_AC	
-	
EPWM16_AC	
-	
EPWM17_AC	
-	
EPWM18_AC	
-	
EQEP1_AC	
-	
EQEP2_AC	
-	
EQEP3_AC	
-	
EQEP4_AC	
-	
EQEP5_AC	

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
EQEP6_AC	
-	
ECAP1_AC	
-	
ECAP2_AC	
-	
ECAP3_AC	
-	
ECAP4_AC	
-	
ECAP5_AC	
-	
ECAP6_AC	
-	
ECAP7_AC	
-	
SDFM1_AC	
-	
SDFM2_AC	
-	
SDFM3_AC	
-	
SDFM4_AC	
-	
CLB1_AC	
-	
CLB2_AC	
-	
CLB3_AC	
-	
CLB4_AC	
-	
CLB5_AC	
-	
CLB6_AC	
-	
SCIA_AC	
-	
SCIB_AC	
-	
SPIA_AC	
-	
SPIB_AC	
-	



**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
SPIC_AC	
-	
SPID_AC	
-	
I2CA_AC	
-	
I2CB_AC	
-	
PMBUS_A_AC	
-	
LIN_A_AC	
-	
LIN_B_AC	
-	
DCANA_AC	
-	
MCANA_AC	
-	
MCANB_AC	
-	
FSIATX_AC	
-	
FSIARX_AC	
-	
FSIBTX_AC	
-	
FSIBRX_AC	
-	
FSICRX_AC	
-	
FSIDRX_AC	
-	
USBA_AC	
-	
HRPWM0_AC	
-	
HRPWM1_AC	
-	
HRPWM2_AC	
-	
ETHERCAT_AC	
-	
AESA_AC	
-	
UARTA_AC	

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>UARTB_AC</b>	
-	
<b>PERIPH_AC_LOCK</b>	
sysctl.h	SysCtl_lockAccessControlRegs
<b>SYNCSELECT</b>	
sysctl.h	SysCtl_setSyncOutputConfig
<b>ADCSOCOUTSELECT</b>	
sysctl.h	SysCtl_enableExtADCSOCSource
sysctl.h	SysCtl_disableExtADCSOCSource
<b>ADCSOCOUTSELECT1</b>	
-	
<b>SYNCSOCLOCK</b>	
sysctl.h	SysCtl_lockExtADCSOCSelect
sysctl.h	SysCtl_lockSyncSelect
<b>LFUCONFIG</b>	
sysctl.h	SysCtl_setLFUCPU
sysctl.h	SysCtl_getLFUCPU
sysctl.h	SysCtl_setLFUCLA1
sysctl.h	SysCtl_getLFUCLA1
sysctl.h	SysCtl_swapPieVectorAndLS01
sysctl.h	SysCtl_swapPieVector
sysctl.h	SysCtl_swapLS01
<b>LFUSTATUS</b>	
sysctl.h	SysCtl_isPieVectorSwap
sysctl.h	SysCtl_isLS01Swap
<b>SWCONFIG1_SYSRSN</b>	
sysctl.h	SysCtl_setLFUUserRegister
sysctl.h	SysCtl_getLFUUserRegister
<b>SWCONFIG2_SYSRSN</b>	
-	
<b>SWCONFIG1_XRSN</b>	
-	
<b>SWCONFIG2_XRSN</b>	
-	
<b>SWCONFIG1_PORESETN</b>	
-	
<b>SWCONFIG2_PORESETN</b>	
-	
<b>LFU_LOCK</b>	
sysctl.h	SysCtl_lockLFUConfigRegister
sysctl.h	SysCtl_lockLFUUserRegister
sysctl.h	SysCtl_unlockLFUConfigRegister
sysctl.h	SysCtl_unlockLFUUserRegister
<b>LFU_COMMIT</b>	

**Table 3-682. SYSCTL Registers to Driverlib Functions (continued)**

File	Driverlib Function
sysctl.h	SysCtl_commitLFUConfigRegister
sysctl.h	SysCtl_commitLFUUserRegister
<b>SYS_ERR_INT_FLG</b>	
sysctl.h	SysCtl_getInterruptStatus
<b>SYS_ERR_INT_CLR</b>	
sysctl.h	SysCtl_clearInterruptStatus
<b>SYS_ERR_INT_SET</b>	
sysctl.h	SysCtl_setInterruptStatus
<b>SYS_ERR_MASK</b>	
sysctl.h	SysCtl_getInterruptStatusMask
sysctl.h	SysCtl_setInterruptStatusMask
<b>LCM_ERR_FLG</b>	
sysctl.h	SysCtl_getLCMErrorFlag
sysctl.h	SysCtl_clearLCMErrorFlag
sysctl.h	SysCtl_setLCMErrorFlag
<b>LCM_ERR_FLG_CLR</b>	
sysctl.h	SysCtl_clearLCMErrorFlag
<b>LCM_ERR_FLG_SET</b>	
sysctl.h	SysCtl_setLCMErrorFlag
<b>LCM_ERR_FLG_MASK</b>	
-	
<b>REGPARITY_ERR_FLG</b>	
sysctl.h	SysCtl_getRegParityErrorFlag
sysctl.h	SysCtl_clearRegParityErrorFlag
sysctl.h	SysCtl_setRegParityErrorFlag
<b>REGPARITY_ERR_FLG_CLR</b>	
sysctl.h	SysCtl_clearRegParityErrorFlag
<b>REGPARITY_ERR_FLG_SET</b>	
sysctl.h	SysCtl_setRegParityErrorFlag
<b>REGPARITY_ERR_FLG_MASK</b>	
-	

**3.18.30.7 WWD Registers to Driverlib Functions****Table 3-683. WWD Registers to Driverlib Functions**

File	Driverlib Function
<b>SCSR</b>	
sysctl.h	SysCtl_setWatchdogMode
sysctl.h	SysCtl_isWatchdogInterruptActive
sysctl.h	SysCtl_clearWatchdogOverride
<b>WDCNTR</b>	
sysctl.h	SysCtl_getWatchdogCounterValue
<b>WDKEY</b>	
sysctl.h	SysCtl_serviceWatchdog
sysctl.h	SysCtl_enableWatchdogReset
sysctl.h	SysCtl_resetWatchdog

**Table 3-683. WWD Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>WDCR</b>	
sysctl.h	SysCtl_resetDevice
sysctl.h	SysCtl_disableWatchdog
sysctl.h	SysCtl_enableWatchdog
sysctl.h	SysCtl_isWatchdogEnabled
sysctl.h	SysCtl_setWatchdogPredivider
sysctl.h	SysCtl_setWatchdogPrescaler
<b>WDWCR</b>	
sysctl.h	SysCtl_setWatchdogWindowValue

**3.18.30.8 XINT Registers to Driverlib Functions****Table 3-684. XINT Registers to Driverlib Functions**

File	Driverlib Function
<b>1CR</b>	
gpio.c	GPIO_setInterruptPin
gpio.h	GPIO_setInterruptType
gpio.h	GPIO_getInterruptType
gpio.h	GPIO_enableInterrupt
gpio.h	GPIO_disableInterrupt
gpio.h	GPIO_getInterruptCounter
<b>2CR</b>	
-	See 1CR
<b>3CR</b>	
-	See 1CR
<b>4CR</b>	
-	See 1CR
<b>5CR</b>	
-	See 1CR
<b>1CTR</b>	
gpio.h	GPIO_getInterruptCounter
<b>2CTR</b>	
-	
<b>3CTR</b>	
-	

## Chapter 4 ROM Code and Peripheral Booting

---



This chapter explains the boot procedure, the available boot modes, and the various details of the ROM code including memory maps, initializations, reset handling, and status information.

<b>4.1 Introduction</b> .....	<b>1035</b>
<b>4.2 Device Boot Sequence</b> .....	<b>1036</b>
<b>4.3 Device Boot Modes</b> .....	<b>1037</b>
<b>4.4 Device Boot Configurations</b> .....	<b>1039</b>
<b>4.5 Device Boot Flow Diagrams</b> .....	<b>1044</b>
<b>4.6 Device Reset and Exception Handling</b> .....	<b>1049</b>
<b>4.7 Boot ROM Description</b> .....	<b>1051</b>
<b>4.8 Application Notes for Using the Bootloaders</b> .....	<b>1088</b>
<b>4.9 Software</b> .....	<b>1091</b>

## 4.1 Introduction

The purpose of this chapter is to explain the boot read-only memory (ROM) code functionality for the CPU core, including the boot procedure. This chapter also discusses the functions and features of the boot ROM code, and provides details about the ROM memory-map contents. On every reset, the device executes a boot sequence in the ROM depending on the reset type and boot configuration. This sequence initializes the device to run the application code. For the CPU, the boot ROM also contains peripheral bootloaders that can be used to load an application into RAM. These bootloaders can be disabled for safety or security purposes.

See [Table 4-1](#) for details on available boot features for the C28x CPU. Additionally, [Table 4-2](#) shows the sizes of the various ROMs on the device.

For details on the security APIs provided, refer to [Section 4.7.10](#).

Various tables are provided in ROM for use in software library, refer to [Section 4.7.7](#) for more details.

**Table 4-1. Boot System Overview**

Boot Feature	CPU
Initial boot process	Device reset
Boot mode selection	GPIOs
Boot modes supported	Flash boot Secure Flash boot Firmware Update (FWU) Flash boot RAM boot Wait boot
Peripheral boot loaders supported	Parallel IO SCI / Wait CAN CANFD I2C SPI

**Table 4-2. ROM Memory**

ROM	CPU Size
Secure and Unsecure boot ROM	64KB

### 4.1.1 ROM Related Collateral

#### Foundational Materials

- [Bootloading 101](#) (Video)

#### Getting Started Materials

- [Secure BOOT On C2000 Device Application Report](#)

#### Expert Materials

- [C2000 Software Controlled Firmware Update Process Application Report](#)

## 4.2 Device Boot Sequence

[Table 4-3](#) describes the general boot ROM procedure each time the CPU1 core is reset. [Table 4-4](#) describes the general boot ROM procedure each time the CPU2 core is reset.

During boot, boot ROM code updates a boot status location in RAM that details the actions taken during this process. Refer to [Section 4.7.12](#) for more details.

**Table 4-3. CPU1 Boot ROM Sequence**

Step	CPU1 Action
1	Initialize the device C28x CPU and M0/M1 RAM configuration
2	Initialize the device to use stack addressing mode, initialize DP to lower 64k and clear overflow mode bit
3	Trims are loaded from OTP and device configuration registers are programmed
4	On POR, all CPU RAMs (including GSxRAMs) are initialized. Boot continues once the 2KB RAMs are initialized.
5	Non-maskable interrupt (NMI) handling is enabled and DCSM initialization is performed
6	If enabled, the MPOST POR memory test is run. The original clock frequency is NOT restored post MPOST execution.
7	Pull-ups are enabled on unbonded IOs
8	Device calibration is performed, setting the analog trims. Then resets are handled and RAM is checked for initialization completion.
9	The boot mode GPIO pins are polled to determine the boot mode to run. Boot loader is executed based on boot mode/configurations. Refer to <a href="#">Section 4.5.1</a> for a flow chart of the boot sequences.
10	After the application is loaded, the watchdog is enabled before executing application

**Table 4-4. CPU2 Boot ROM Sequence**

Step	CPU1 Action
1	CPU2 release from reset by CPU1 application
2	Once CPU1TOCPU2IPCFLG0 is set, read the CPU1TOCPU2IPCBOOTMODE register. If the bit is not set correctly or has an invalid value, IPC is sent to CPU1 and CPU2 waits forever. Reset CPU2 and set valid values.
3	On POR, all CPU2 RAMs (excluding GSxRAMs) are initialized (the RAMs are split into two initialization groups)
4	NMI is enabled
5	Initialize the device to configure lock step (not enable). This is to initialize the uninitialized flops in the device.
6	Resets are handled
7	Using the value from CPU2 CPU1TOCPU2IPCBOOTMODE register, if “wait for command” mode is specified, a wait loop is entered that waits for CPU1 C28x to update the boot mode and set IPCFLG0. If a boot mode is specified, then boot ROM enables watchdog and boots to the specified boot mode location.
8	When IPCFLG0 is set in “wait for command” mode, watchdog is enabled, and then boot ROM runs the specified boot mode in CPU1TOCPU2IPCBOOTMODE

## 4.3 Device Boot Modes

This section explains the default boot modes, as well as all the available custom boot modes supported on this device. The boot ROM uses the boot mode select, general purpose input/output (GPIO) pins to determine the boot mode configuration.

### 4.3.1 Default Boot Modes

Table 4-5 shows the boot mode options available for selection by the default boot mode select pins. Users have the option to program the device to customize the boot modes selectable in the boot-up table as well as the boot mode select pin GPIOs used.

**Table 4-5. Device Default Boot Modes**

Boot Mode	GPIO72 (Default boot mode select pin 1)	GPIO84 (Default boot mode select pin 0)
Parallel IO	0	0
SCI / Wait Boot <sup>(1)</sup>	0	1
CAN	1	0
Flash / USB <sup>(2)</sup>	1	1

- (1) SCI boot mode is used as a wait boot mode as long as SCI continues to wait for an 'A' or 'a' during the SCI autobaud lock process.  
 (2) On an unprogrammed device, selecting Flash boot when the default Flash entry address is unprogrammed switches the boot mode from Flash boot to USB boot. See Table 4-6 for more details.

**Table 4-6. CPU1 Flash-to-USB Boot Decision Table**

Value at Flash Entry Point Address	Reason for Value	Realized Boot Mode
0x0000 0000	Flash is locked/secured	Boot to Flash
0xFFFF FFFF	Flash is not programmed	USB Boot
Any other value	Flash is programmed	Boot to Flash

Refer to Section 4.4 for details of boot configurations.

Refer to Section 4.7.8.2 for details of the boot modes that use a peripheral boot loader.

Refer to Section 4.7.9 for GPIOs used for selecting the boot modes.

#### Note

All the peripheral boot modes that are supported use the first instance of the peripheral module (SCIA, SPIA, I2CA, CANA, and so forth). Whenever these boot modes are referred to in this chapter, such as SCI boot, the mode is actually referring to the first module instance, which means the SCI boot on the SCIA port. The same applies to the other peripheral boot modes.



### 4.3.2 Custom Boot Modes

Once the user programs a custom boot table in user OTP, an entry in the custom table is used for booting. Users can customize the boot mode select pins in the end system design by programming the BOOTPIN\_CONFIG location in user OTP. This allows customers to use 0, 1, 2, or 3 boot mode select pins as needed. You can also customize the boot definition table and indicate which location to boot from by programming the boot mode definition table in the BOOTDEF location of user OTP. [Table 4-7](#) and [Table 4-8](#) show the options for various boot modes.

---

#### Note

All peripheral boot modes supported below use the first instance of the peripheral modules (that is, SCIA, SPIA, I2CA, and so on).

---

**Table 4-7. CPU1 Boot Modes**

Boot Mode Number	Boot Modes
0	Parallel
1	SCI / Wait
2	CAN
3	Flash
4	Wait
5	RAM
6	SPI
7	I2C
8	CAN-FD
9	USB
10	Secure Flash
11	FWU Flash

**Table 4-8. CPU2 Boot Modes**

Boot Mode Number	Boot Modes
0	Boot from User OTP
1	Copy from CPU1 IPC MSG RAM and boot from CPU2 RAM
3	Flash
4	Wait-for-Command
5	RAM
10	Secure Flash
11	FWU Flash

## 4.4 Device Boot Configurations

This section details what boot configurations are available and how to configure them. This device supports from zero boot mode select pins up to three boot mode select pins and from one configured boot mode up to eight configured boot modes.

To change and configure the device from the default settings to custom settings for your application, use the following process:

1. Determine all the various ways you want application to be able to boot. (For example: Primary boot option of Flash boot for your main application, secondary boot option of CAN boot for firmware updates, tertiary boot option of SCI boot for debugging, and so on.)
2. Based on the number of boot modes needed, determine how many boot mode select pins (BMSPs) are required to select between your selected boot modes. (For example: Two BMSPs are required to select between three boot mode options.)
3. Assign the required BMSPs to a physical GPIO pin. (For example, BMSP0 to GPIO10, BMSP1 to GPIO51, and BMSP2 left as default that is disabled.). Refer to [Section 4.4.1](#) for all the details on performing these configurations.
4. Assign the determined boot mode definitions to indexes in your custom boot table that correlate to the decoded value of the BMSPs. For example, BOOTDEF0 = Boot to Flash, BOOTDEF1 = CAN Boot, BOOTDEF2 = SCI Boot; all other BOOTDEFx remain as default/nothing). Refer to [Section 4.4.2](#) for all the details on setting up and configuring the custom boot mode table.

Additionally, [Section 4.4.3](#) provides some example use cases on how to configure the boot mode select pins and custom boot tables.

#### 4.4.1 Configuring Boot Mode Pins

This section explains how the boot mode select pins are customized by the user, by programming the BOOTPIN-CONFIG location (refer to [Table 4-9](#)), in the user-configurable dual-zone security module (DCSM) OTP. The location in the DCSM OTP is Z1-OTP-BOOTPIN-CONFIG or Z2-OTP-BOOTPIN-CONFIG. When debugging, EMU-BOOTPIN-CONFIG is the emulation equivalent of Z1-OTP-BOOTPIN-CONFIG/Z2-OTP-BOOTPIN-CONFIG, and can be programmed to experiment with different boot modes without writing to OTP. The device can be programmed to use **zero**, **one**, **two**, or **three** boot mode select pins as needed.

---

#### Note

When using Z2-OTP-BOOTPIN-CONFIG, the configurations programmed in this location take priority over the configurations in Z1-OTP-BOOTPIN-CONFIG. It is recommended to use Z1-OTP-BOOTPIN-CONFIG first and then, if OTP configurations need to be altered, switch to using Z2-OTP-BOOTPIN-CONFIG.

---

**Table 4-9. BOOTPIN-CONFIG Bit Fields**

Bit	Name	Description
31:24	Key	Write 0x5A to these 8-bits to tell the boot ROM code that the bits in this register are valid.
23:16	Boot Mode Select Pin 2 (BMSP2)	Refer to BMSP0 description.
15:8	Boot Mode Select Pin 1 (BMSP1)	Refer to BMSP0 description.
7:0	Boot Mode Select Pin 0 (BMSP0)	Set to the GPIO pin to be used during boot (up to 255). 0x0 = GPIO0 0x01 = GPIO1, and so on. Writing 0xFF disables this BMSP and this pin is no longer used to select the boot mode.

---

#### Note

GPIO 224 to 253 are analog pins, but digital inputs are possible on these pins provided the software writes to the GPIOHAMSEL register bits.

The following GPIOs cannot be used as a boot mode select pin. If selected for a particular BMSP, the boot ROM automatically selects the factory default GPIOs for BMSP0 and BMSP1. Factory default for BMSP2 is 0xFF, which disables the BMSP.

- GPIO 14 and GPIO 15 (Not available on any package)
  - GPIO 25 to GPIO 27 (Not available on any package)
  - GPIO 30, GPIO 31, GPIO 34, and GPIO 38 (Not available on any package)
  - GPIO 42 to GPIO 58 (Not available on any package)
  - GPIO 62 to GPIO 223 (Not available on any package)
-

**Table 4-10. Standalone Boot Mode Select Pin Decoding**

BOOTPIN_CONFIG Key	BMSP0	BMSP1	BMSP2	Realized Boot Mode
!= 0x5A	Don't Care	Don't Care	Don't Care	Boot as defined by the factory default BMSPs.
= 0x5A	0xFF	0xFF	0xFF	Boot as defined in the boot table for boot mode 0 (All BMSPs disabled).
	Valid GPIO	0xFF	0xFF	Boot as defined by the value of BMSP0 (BMSP1 and BMSP2 disabled).
	0xFF	Valid GPIO	0xFF	Boot as defined by the value of BMSP1 (BMSP0 and BMSP2 disabled).
	0xFF	0xFF	Valid GPIO	Boot as defined by the value of BMSP2 (BMSP0 and BMSP1 disabled)
	Valid GPIO	Valid GPIO	0xFF	Boot as defined by the values of BMSP0 and BMSP1 (BMSP2 disabled).
	Valid GPIO	0xFF	Valid GPIO	Boot as defined by the values of BMSP0 and BMSP2 (BMSP1 disabled).
	0xFF	Valid GPIO	Valid GPIO	Boot as defined by the values of BMSP1 and BMSP2 (BMSP0 disabled).
	Valid GPIO	Valid GPIO	Valid GPIO	Boot as defined by the values of BMSP0, BMSP1, and BMSP2.
	Invalid GPIO	Valid GPIO	Valid GPIO	BMSP0 is reset to the factory default BMSP0 GPIO. Boot as defined by the values of BMSP0, BMSP1, and BMSP2.
	Valid GPIO	Invalid GPIO	Valid GPIO	BMSP1 is reset to the factory default BMSP1 GPIO. Boot as defined by the values of BMSP0, BMSP1, and BMSP2.
Valid GPIO	Valid GPIO	Invalid GPIO	BMSP2 is reset to the factory default state, which is disabled. Boot as defined by the values of BMSP0 and BMSP1.	

#### Note

When decoding the boot mode, BMSP0 is the least-significant bit and BMSP2 is the most-significant bit of the boot table index value. It is recommended when disabling BMSPs to start with disabling BMSP2. For example, in an instance when only using BMSP2 (BMSP1 and BMSP0 are disabled), then only the boot table indexes of 0 and 4 are selectable. In the instance when using only BMSP0, then the selectable boot table indexes are 0 and 1.

#### 4.4.2 Configuring Boot Mode Table Options

This section explains how to configure the boot definition table, BOOTDEF, for the device and the associated boot options (refer to [Table 4-11](#)). The 64-bit location is located in user-configurable DCSM OTP in the Z1-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH locations. When debugging, EMU-BOOTDEF-LOW and EMU-BOOTDEF-HIGH are the emulation equivalents of Z1-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH, and can be programmed to experiment with different boot mode options without writing to OTP. The range of customization to the boot definition table depends on how many boot mode select pins (BMSP) are being used. For example, 0 BMSPs equals to 1 table entry, 1 BMSP equals to 2 table entries, 2 BMSPs equals to 4 table entries, and 3 BMSPs equals to 8 table entries. Refer to [Section 4.4.3](#) for examples on how to setup the BOOTPIN\_CONFIG and BOOTDEF values.

#### Note

The locations Z2-OTP-BOOTDEF-LOW and Z2-OTP-BOOTDEF-HIGH are used instead of Z1-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH locations when Z2-OTP-BOOTPIN-CONFIG is configured. Refer to [Section 4.4.1](#) for more details on BOOTPIN\_CONFIG usage.

**Table 4-11. BOOTDEF Bit Fields**

BOOTDEF Name	Byte Position	Name	Description
BOOT_DEF0	7:0	[3:0] BOOT_DEF0 Mode	Set the boot mode number from <a href="#">Section 4.3.2</a> . Any unsupported boot mode causes the device to either go to wait boot (debugger connected) or boot to Flash (standalone).
		[7:4] BOOT_DEF0 Options	Set alternate/additional boot options. This can include changing the GPIOs for a particular boot peripheral or specifying a different Flash entry point. Refer to <a href="#">Section 4.7.9</a> for valid BOOTDEF values to set in the table.
BOOT_DEF1	15:8	BOOT_DEF1 Mode/Options	Refer to BOOT_DEF0 description.
BOOT_DEF2	23:16	BOOT_DEF2 Mode/Options	
BOOT_DEF3	31:24	BOOT_DEF3 Mode/Options	
BOOT_DEF4	39:32	BOOT_DEF4 Mode/Options	
BOOT_DEF5	47:40	BOOT_DEF5 Mode/Options	
BOOT_DEF6	55:48	BOOT_DEF6 Mode/Options	
BOOT_DEF7	63:56	BOOT_DEF7 Mode/Options	

### 4.4.3 Boot Mode Example Use Cases

This section demonstrates some use cases for configuring the boot mode select pins and boot modes.

#### 4.4.3.1 Zero Boot Mode Select Pins

This use-case demonstrates a scenario for an application that does not use any boot mode select pins and always has the device boot to Flash.

- Program the BOOTPIN\_CONFIG location in OTP as follows:
  - Set BOOTPIN\_CONFIG.BMSP0 to 0xFF
  - Set BOOTPIN\_CONFIG.BMSP1 to 0xFF
  - Set BOOTPIN\_CONFIG.BMSP2 to 0xFF
  - Set BOOTPIN\_CONFIG.KEY to 0x5A for boot ROM to treat these register bits as valid and use the custom boot table.
- Program the BOOTDEF location options for the device. This essentially sets up a device-specific boot mode table. Refer to [Section 4.7.9](#) for valid BOOTDEF values to set in the table.
  - Set BOOTDEF.BOOTDEF0 to 0x03 for booting to Flash (entry address option 0). This sets Flash boot to boot table index 0.
  - Refer to [Section 4.7.3](#) for the available Flash entry points.

**Table 4-12. Zero Boot Pin Boot Table Result**

Boot Mode Table Number	Boot Mode
0	Flash Boot (0x03)

#### 4.4.3.2 One Boot Mode Select Pin

This use-case demonstrates a scenario for an application using one boot mode select pin to select between booting to Flash or using CAN boot.

- Program the BOOTPIN\_CONFIG location in OTP as follows:
  - Set BOOTPIN\_CONFIG.BMSP0 to a user specified GPIO, such as 0x0 for GPIO0
  - Set BOOTPIN\_CONFIG.BMSP1 to 0xFF
  - Set BOOTPIN\_CONFIG.BMSP2 to 0xFF
  - Set BOOTPIN\_CONFIG.KEY to 0x5A for boot ROM to treat these register bits as valid and use the custom boot table.
- Program the BOOTDEF location options for the device. This essentially sets up a device-specific boot mode table. Refer to [Section 4.7.9](#) for valid BOOTDEF values to set in the table.
  - Set BOOTDEF.BOOTDEF0 to 0x02 for CAN booting. This sets CAN boot to boot table index 0.
  - Set BOOTDEF.BOOTDEF1 to 0x03 for booting to Flash (entry address option 0). This sets Flash boot to boot table index 1.

**Table 4-13. One Boot Pin Boot Table Result**

Boot Mode Table Number	Boot Mode
0	CAN Boot (0x02)
1	Flash Boot (0x03)

#### 4.4.3.3 Three Boot Mode Select Pins

This use-case demonstrates a scenario for an application using three boot mode select pins to select between various boot modes in the custom boot table.

1. Program the BOOTPIN\_CONFIG location in OTP as follows:
  - Set BOOTPIN\_CONFIG.BMSP0 to a user specified GPIO, such as 0x0 for GPIO0
  - Set BOOTPIN\_CONFIG.BMSP1 to a user specified GPIO, such as 0x1 for GPIO1
  - Set BOOTPIN\_CONFIG.BMSP2 to a user specified GPIO, such as 0x2 for GPIO2
  - Set BOOTPIN\_CONFIG.KEY to 0x5A for boot ROM to treat these register bits as valid and use the custom boot table.
2. Program the BOOTDEF location options for the device. This essentially sets up a device-specific boot mode table. Refer to [Section 4.7.9](#) for valid BOOTDEF values to set in the table.
  - Set BOOTDEF.BOOTDEF0 to 0x02 for CAN booting. This sets CAN boot to boot table index 0.
  - Set BOOTDEF.BOOTDEF1 to 0x03 for booting to Flash (entry address option 0). This sets Flash boot to boot table index 1.
  - Set BOOTDEF.BOOTDEF2 to 0x24 for booting to wait boot (alternate option). This sets wait boot to boot table index 2.
  - Set BOOTDEF.BOOTDEF3 to 0x66 for SPI booting (alternate GPIO option 3). This sets SPI boot to boot table index 3.
  - Set BOOTDEF.BOOTDEF4 to 0x43 for booting to Flash (entry address option 2). This sets Flash boot to boot table index 4.

**Table 4-14. Three Boot Pins Boot Table Result**

Boot Mode Table Number	Boot Mode
0	CAN Boot (0x02)
1	Flash Boot (0x03)
2	Wait Boot - Alt (0x24)
3	SPI - Alt3 (0x66)
4	Flash Boot - Alt2 (0x43)
5, 6, 7	Not used in this example

## 4.5 Device Boot Flow Diagrams

This section details the boot flow diagrams for standalone and emulation boot flows.

### 4.5.1 Boot Flow

Upon reset, the CPU follows the boot flow shown in [Figure 4-1](#). Depending on whether a JTAG debugger is connected to the device, the CPU either continues booting following the emulation boot flow or the standalone boot flow.

---

**Note**

Boot on reset (BOR) follows same flow as power on reset (POR).

---




Figure 4-1. Device Boot Flow



### 4.5.2 Emulation Boot Flow

Figure 4-2 shows the emulation boot flow when JTAG debugger is connected.




Figure 4-2. Emulation Boot Flow

### 4.5.3 Standalone Boot Flow

Figure 4-3 shows the standalone boot flow for CPU1 and Figure 4-4 shows the standalone boot flow for CPU2 when no JTAG debugger is connected to the device.




Figure 4-3. CPU1 Standalone Boot Flow




Figure 4-4. CPU2 Standalone Boot Flow

## 4.6 Device Reset and Exception Handling

### 4.6.1 Reset Causes and Handling

Table 4-15 explains the actions each boot ROM performs upon reset for a specific reset cause. The boot ROM flow only explicitly checks for POR and XRS reset cause flags.

**Table 4-15. Boot ROM Reset Causes and Actions**

Reset Source	CPU1 Boot ROM Action	CPU2 Boot ROM Action
Power-On Reset (POR)	<ol style="list-style-type: none"> <li>1. Default boot flow</li> <li>2. Lock PLL and use PLL if configured to do so</li> <li>3. RAM initialization</li> </ol>	<ol style="list-style-type: none"> <li>1. Flash Power Up</li> <li>2. RAM Initialization</li> <li>3. Continue default boot flow</li> </ol>
External Reset ( $\overline{\text{XRS}}$ ) Includes: <ul style="list-style-type: none"> <li>• Watchdog Reset (<math>\overline{\text{WDRS}}</math>)</li> <li>• NMI Watchdog Reset (<math>\overline{\text{NMIWDRS}}</math>)</li> <li>• Simulate External Reset (<math>\text{SIMRESET.XRS}</math>)</li> </ul>	<ol style="list-style-type: none"> <li>1. Default boot flow</li> <li>2. Lock PLL and use PLL if configured to do so</li> </ol>	<ol style="list-style-type: none"> <li>1. Flash Power Up</li> <li>2. Clear boot stack</li> <li>3. Continue default boot flow</li> </ol>
Secure Copy Code Reset ( $\overline{\text{SCCRESET}}$ )	<ol style="list-style-type: none"> <li>1. No change to CLK dividers or RAM</li> <li>2. Clear stack</li> <li>3. Follow default boot</li> </ol>	<ol style="list-style-type: none"> <li>1. Clear boot stack</li> <li>2. Continue default boot flow</li> </ol>
Simulate CPU Reset (SIMRESET)	<ol style="list-style-type: none"> <li>1. No change to CLK dividers or RAM</li> <li>2. Clear stack</li> <li>3. Follow default boot</li> </ol>	<ol style="list-style-type: none"> <li>1. Clear boot stack</li> <li>2. Continue default boot flow</li> </ol>
Debugger Reset ( $\overline{\text{SYSRS}}$ )	<ol style="list-style-type: none"> <li>1. No change to CLK dividers or RAM</li> <li>2. Clear stack</li> <li>3. Follow default boot</li> </ol>	<ol style="list-style-type: none"> <li>1. Clear boot stack</li> <li>2. Continue default boot flow</li> </ol>
HWBIST Reset	<ol style="list-style-type: none"> <li>1. Get application address and branch to application code</li> </ol>	N/A

## 4.6.2 Exceptions and Interrupts Handling

Table 4-16 explains the actions that the boot ROM performs, if any exceptions occur during boot. The philosophy of CPU1 boot ROM is to try and start the application and log the error. The philosophy of CPU2 is to log the error in IPCBOOTSTS register and let CPU1 handle the action.

The boot ROM sets up the NMI handlers and enables NMI on every reset type. For any CPU2 NMI event sources, CPU2 NMI handler clears the NMI flag to stop the NMI watchdog counter and prevent continuous NMIWD resets on CPU2. The error pin goes low or high (depending on the polarity configuration on the error pin and the reset type) temporarily before NMI flag is cleared (shorter width of error pin signal means CPU2 is source of error). CPU2 then updates the boot status and sends IPC to CPU1 for CPU1 to handle the error and reset CPU2.

The CPU error pin can be low or high on an error depending upon the reset and polarity configured for the error pin. For POR, low implies error, whereas on other resets the pin can be low or high depending on the ERROR.POLSEL value configured by the application.

**Table 4-16. Boot ROM Exceptions and Actions**

Exception Event Source	CPU1 Boot ROM Action	CPU2 Boot ROM Action	Event Logged
Clock Fail	Clear the NMI flag and continue to boot	Clear NMI flag, update boot status to CPU1, send error IPC to CPU1, and wait in loop	Yes
RAM/Flash Uncorrectable Error	Reset the device	Clear NMI flag, update boot status to CPU1, send error IPC to CPU1, and wait in loop	Yes
System Debug (ERAD) NMI	Clear the NMI flag and continue to boot	Clear NMI flag, update boot status to CPU1, send error IPC to CPU1, and wait in loop	Yes
RL NMI (CLB)	Clear the NMI flag and continue to boot	Clear NMI flag, update boot status to CPU1, send error IPC to CPU1, and wait in loop	Yes
HWBIST NMI (CLB)	Clear the NMI flag and continue to boot	No action	Yes
ITRAP Exception	Provide program address of where illegal instruction was executed and let the device reset	Send IPC to CPU1 with illegal instruction execution location and wait in loop	Yes
Unsupported PIE Interrupts	Ignore and continue to boot	Ignore and continue to boot	No
OVF (Over Voltage Fault)	Not in the scope of boot code, let the device reset	Not in the scope of boot code, let the device reset	No
Software Error	Software Self-test Error (SW writes to NMI FLAG). Not in the scope of boot code, let the device reset	Software Self-test Error (SW writes to NMI FLAG). Not in the scope of boot code, let the device reset	No
Invalid CPU1TOCPU2IPCBOOTMODE Values On Any Reset	No action	Send IPC to CPU1 and wait in loop	Yes
Lockstep NMI	No action	Send IPC to CPU1 and wait in loop	Yes

## 4.7 Boot ROM Description

This section explains the details regarding the device boot ROMs.

### 4.7.1 Boot ROM Configuration Registers

The boot ROM code involves several memory addresses and registers used during execution. There are two sets of configurations; one for emulation and one for standalone boot flow. The emulation locations located in RAM emulate the OTP configurations and can be written to as many times as needed. The user configurable DCSM OTP locations used in the standalone boot flow program the device OTP and hence can only be written once. [Table 4-17](#) details these locations. For bit field configuration details of BOOTPIN-CONFIG and BOOTDEF, see [Section 4.4.1](#) and [Section 4.4.2](#), respectively.

Additionally, the boot ROM supports boot configurations from DCSM zone 1 and zone 2 GPREG registers. Zone 2 configurations supercede zone 1 configurations, so use zone 1 configurations and use zone 2 when zone 1 is no longer valid.

**Table 4-17. Boot ROM Registers**

Boot Flow	DCSM Register Name	Boot ROM Name	Register Address	User OTP Address
Emulation	-	EMU-BOOTPIN-CONFIG	0x0000 0D00	-
	-	EMU-GPREG2	0x0000 0D02	-
	-	EMU-BOOTDEF-LOW	0x0000 0D04	-
	-	EMU-BOOTDEF-HIGH	0x0000 0D06	-
Standalone (Using Z1)	Z1-GPREG1	Z1-OTP-BOOTPIN-CONFIG	0x0005 F008	0x0007 8008
	Z1-GPREG2	Z1-OTP-BOOT-GPREG2	0x0005 F00A	0x0007 800A
	Z1-GPREG3	Z1-OTP-BOOTDEF-LOW	0x0005 F00C	0x0007 800C
	Z1-GPREG4	Z1-OTP-BOOTDEF-HIGH	0x0005 F00E	0x0007 800E
	Z1-DIAG	Z1-OTP-BOOTDEF-DIAG	0x0005 F03E	0x0007 803E
Standalone (Using Z2)	Z2-GPREG1	Z2-OTP-BOOTPIN-CONFIG	0x0005 F088	0x0007 8208
	Z2-GPREG2	Z2-OTP-BOOT-GPREG2	0x0005 F08A	0x0007 820A
	Z2-GPREG3	Z2-OTP-BOOTDEF-LOW	0x0005 F08C	0x0007 820C
	Z2-GPREG4	Z2-OTP-BOOTDEF-HIGH	0x0005 F08E	0x0007 820E

#### 4.7.1.1 GPREG2 Usage and MPOST Configuration

Table 4-18 explains how the bit field values from the user configurable DCSM OTP location, Z1-OTP-BOOT-GPREG2, are decoded by boot ROM.

#### Note

Z1-GPREG2 shares ECC with Z1-GPREG1, so program both these locations at the same time in user OTP.

**Table 4-18. DCSM Zone GPREG2 Bit Fields**

Bit	Name	Description	Boot ROM Action
31:24	Key	Write 0x5A to indicate to the boot ROM code that the bits in this register are valid.	If user sets to 0x5A, boot ROM uses the values in this register. If set to any other value, boot ROM ignores values in this register.
23:8	Reserved	Reserved	No Action
7:6	MPOST <sup>(1)</sup>	0x0 = Run MPOST with PLL disabled (10MHz internal oscillator) 0x1 = Run MPOST with SYSPLL enabled for 75MHz and AUXPLL enabled for 50MHz 0x2 = Run MPOST with SYSPLL enabled for 150MHz and AUXPLL enabled for 100MHz 0x3 = Disable MPOST	When configured to a valid value, MPOST POR memory self-test is run on all device memories.
5:4	ERROR_STS_PIN	0x0 = GPIO24, MUX Option 13 0x1 = GPIO28, MUX Option 13 0x2 = GPIO29, MUX Option 13 0x3 = ERROR_STS function disabled (default)	This indicates which GPIO pin is supposed to be used as ERROR_PIN and boot ROM configures the mux as such for the said pin. The ERROR_STS pin mux configuration is locked by the boot ROM, but not committed.
3:0	CJTAGNODEID	CJTAGNODEID[3:0]	Boot ROM takes this values and programs the lower 4 bits of the CJTAGNODEID register.

- (1) If MPOST is configured to run with PLL enabled and the PLL fails to lock, then the MPOST run is skipped. This does not apply, if MPOST is configured to use INTOSC2 with PLL disabled.

## 4.7.2 Booting CPU2

This section details the boot up flow for CPU2. This includes the process, how to configure IPCBOOTMODE, and the error IPC commands that CPU2 report to CPU1.

### 4.7.2.1 Boot Up Procedure

The boot configurations for CPU2 is set by the CPU1 application. The CPU1 application configures the clocks for CPU2, sets the boot mode and other parameters in the IPCBOOTMODE register, and releases CPU2 from reset to boot.

CPU2 has two states where the CPU1 can configure the boot mode. The first state occurs before CPU2 boots up and when CPU2 is still in reset. The second state occurs after CPU2 has been released from reset to wait boot mode where the core wait for an IPC flag to be set by CPU1 to indicate that a boot mode has been set in the IPCBOOTMODE register. The procedures that CPU1 must follow are detailed in [Table 4-19](#).

#### Note

Regardless of reset source, CPU2 requires the IPCFLG0 to be set by CPU1 on every reset to confirm the contents of IPCBOOTMODE are valid and continue the boot process.

**Table 4-19. CPU2 Boot Procedure**

CPU2 State	CPU1 Application Actions
Held in Reset	<ol style="list-style-type: none"> <li>1. Configures CPU2 clocks</li> <li>2. Configures the CPU1TOCPU2IPCBOOTMODE register (Refer to <a href="#">Section 4.7.2.2</a> for configuration details)</li> <li>3. Sets CPU1TOCPU2IPCFLG0<sup>(1)</sup></li> <li>4. Releases CPU2 from being held in reset</li> </ol>
In Wait Boot Mode waiting for the IPC Flag	<ol style="list-style-type: none"> <li>1. Configures the CPU1TOCPU2IPCBOOTMODE register (Refer to <a href="#">Section 4.7.2.2</a> for configuration details)</li> <li>2. Sets CPU1TOCPU2IPCFLG0<sup>(1)</sup></li> </ol>

(1) CPU2 acknowledges (ACK) and clears this IPC flag during boot up.



#### 4.7.2.2 IPCBOOTMODE Details

This section details the CPU1TOCPU2IPCBOOTMODE register bit-field configurations and requirements for booting CPU2.

#### Note

If the bit-fields of the CPU1TOCPU2IPCBOOTMODE register are set with invalid values, an error IPC command is sent to CPU1. CPU2 then enter a wait loop where CPU2 wait for CPU1 to re-configure the IPCBOOTMODE register correctly and issue a reset to the respective core.

**Table 4-20. CPU1TOCPU2IPCBOOTMODE Register Details**

Bit	Name	Valid Values	Description
31:24	Key	0x5A	Key must be set for this register to be considered valid.
23:20	Reserved	-	Reserved
19:16	IPC Message RAM Copy Length	0x0 = 0 words (Boot mode not used) 0x1 = 100 words 0x2 = 200 words ... 0x9 = 900 words 0xA = 1000 words <sup>(1)</sup>	Sets the data length (in words) for the "Copy from IPC Message RAM and Boot to M1RAM" boot mode. This is the number of words to be copied from CPU1TOCPU2MSGGRAM1 to CPU2 M1RAM.  If not using this boot mode, set value to 0x0.
15:8	Reserved	-	Reserved
7:0	CPU2 Boot Mode	0x00 = None/Wait Boot 0x01 = IPC Message RAM copy and boot to M1RAM 0x03 = Flash Boot Option 0 (Sector 0) 0x05 = Boot to M0RAM 0x0A = Secure Flash Boot Option 0 (Sector 0) 0x0B = Boot to User OTP 0x23 = Flash Boot Option 1 (Sector 4) 0x2A = Secure Flash Boot Option 1 (Sector 4) 0x43 = Flash Boot Option 2 (Sector 8) 0x4A = Secure Flash Boot Option 2 (Sector 8) 0x63 = Flash Boot Option 3 (Sector 13) 0x6A = Secure Flash Boot Option 3 (Sector 13)	Sets the boot mode for CPU2

(1) Values greater than 0xA are invalid.

#### 4.7.2.3 Error IPC Command Table

This section details the IPC commands that CPU2 can send to CPU1 to notify CPU1 regarding an error that occurred.

#### Note

After CPU2 sends the error IPC command to CPU1, CPU2 sets CPU2TOCPU1IPCFLG0.

**Table 4-21. CPU2 to CPU1 Error IPC Commands**

Description	IPCSENDCOM Value	IPCSENDADDR Value
No Command	0x0000 0000	Not Used
IPCBOOTMODE Values Incorrect	0xFFFF FFFF	Not Used
CPU2 in ITRAP	0xFFFF FFFE	If RAM is accessible, the address for the source of the ITRAP is provided
CPU2 got NMI	0xFFFF FFFA	Not Used
CPU2 Secure Flash CMAC Calculation Failed	0xFFFF FFF9	Not Used

#### 4.7.3 Entry Points

This sections gives details about the entry point addresses for various boot modes. These entry points direct the boot ROM what address to branch to at the end of booting as per the selected boot mode.

[Table 4-22](#) and [Table 4-23](#) give details about the entry point addresses for the Flash boot mode, RAM boot mode, and Secure Flash boot mode.

There are a number of Flash banks assigned to CPU1 by default, which can be allocated to CPU2 by configuring in software. Bank0 is always allocated to CPU1 only. This boot mode selects the memory address in Flash to branch to once boot has completed.

The Secure Flash boot can be executed with PLL enabled to run at 200MHz.

**Table 4-22. Entry Point Addresses for CPU1**

Boot Mode	Option	BOOTDEFx Value	Flash Sector	Address	Packages Supported
Flash	0	0x03	CPU1 Bank 0 Sector 0	0x0008 0000	All
Flash	1	0x23	CPU1 Bank 0 End of Sector 127	0x0009 FFF0	All
Flash	2	0x43	CPU1 Bank 1 Sector 0	0x000A 0000	All
Flash	3	0x63	CPU1 Bank 2 Sector 0	0x000C 0000	All
Flash	4	0x83	CPU1 Bank 3 Sector 0	0x000E 0000	All
Flash	5	0xA3	CPU1 Bank 4 Sector 0	0x0010 0000	All
Flash	6	0xC3	CPU1 Bank 4 End of Sector 127	0x0011 FFF0	All
RAM	RAM	0x05	N/A	0x0000 0000	All
Secure Flash	0	0x0A	CPU1 Bank 0 Sector 0	0x0008 0000	All
Secure Flash	2	0x4A	CPU1 Bank 1 Sector 0	0x000A 0000	All
Secure Flash	3	0x6A	CPU1 Bank 2 Sector 0	0x000C 0000	All
Secure Flash	4	0x8A	CPU1 Bank 3 Sector 0	0x000E 0000	All
Secure Flash	5	0xAA	CPU1 Bank 4 Sector 0	0x0010 0000	All

**Table 4-23. Entry Point Addresses for CPU2**

Boot Mode	Option	BOOTDEFx Value	Flash Sector	Address	Packages Supported
Flash	0	0x03	CPU2 Bank 0 Sector 0	0x0008 0000	All
Flash	1	0x23	CPU2 Bank 0 End of Sector 127	0x0009 FFF0	All
Flash	2	0x43	CPU2 Bank 1 Sector 0	0x000A 0000	All
Flash	3	0x63	CPU2 Bank 2 Sector 0	0x000C 0000	All
Flash	4	0x83	CPU2 Bank 3 Sector 0	0x000E 0000	All
Flash	5	0xA3	CPU2 Bank 4 Sector 0	0x0010 0000	All
Flash	6	0xC3	CPU2 Bank 4 End of Sector 127	0x0011 FFF0	All
RAM	0	0x05	N/A	0x0000 0000	All
Secure Flash	0	0x0A	CPU2 Bank 0 Sector 0	0x0008 0000	All
Secure Flash	2	0x4A	CPU2 Bank 1 Sector 0	0x000A 0000	All
Secure Flash	3	0x6A	CPU2 Bank 2 Sector 0	0x000C 0000	All
Secure Flash	4	0x8A	CPU2 Bank 3 Sector 0	0x000E 0000	All
Secure Flash	5	0xAA	CPU2 Bank 4 Sector 0	0x0010 0000	All

#### 4.7.4 Wait Points

The wait mode puts the CPU in a loop in the boot ROM code and does not branch to the user application code. The device can enter the wait boot mode either through manually being set or because of some issue during boot up. Using the wait boot mode is recommended when using a debugger to avoid any JTAG issues. There is an ESTOP provided for debugging during Wait boot.

**Table 4-24. Wait Boot Options**

Option	BOOTDEFx Value	Watchdog Status	Package Supported
0 (default)	0x04	Enabled	All
1	0x24	Disabled	All

During boot ROM execution, there are situations where the CPU can enter a wait loop in the code. This state can occur for a variety of reasons. [Table 4-25](#) details the address ranges that the CPU PC register value falls between, if the CPU has entered one of these instances.

Following are the actions for entering wait boot mode:

- Wait boot is set by the user as the boot mode.
- Boot mode is unrecognizable and a debugger is connected to the device.
- The emulation BOOTPIN\_CONFIG key isn't equal to 0xA5 or 0x5A.
- An error occurs during emulation boot and the boot mode pins are decoded with a value not recognized as a valid boot mode.

**Table 4-25. Wait Point Addresses**

Address Range	Description
0x003F B714–0x003F B717	In Wait Boot mode
0x003F D3FB–0x003F D403	In SCI Boot waiting on autobaud lock
0x003F FD73–0x003F FE4A	In NMI Handler
0x003F FE4B–0x003F FE78	In ITRAP ISR
0x003F CC6F–0x003F CC73 0x003F CB54–0x003F CB6B	In Parallel Boot waiting for control signal

### 4.7.5 Secure Flash Boot Mode

---

#### Note

The Advanced Encryption Standard (AES) cryptographic hardware-accelerated module has to be with CPU2, while the AES module does secure Flash boot. CPU1 cannot pull this back and CPU1 can take back the AES module only after the CPU2 boot status indicates that the secure Flash boot is completed.

---

Secure Flash boot mode is similar to Flash boot mode in that the boot flow branches to the configured memory address in Flash except only after the Flash memory contents have been authenticated. The Flash authentication uses a Cipher-based Message Authentication Protocol (CMAC) to authenticate 16KB of Flash starting from the configured Flash entry point address. The CMAC calculation requires a user-defined 128-bit key programmed in the CPU User OTP Zone 1 Header OTP CMACKEY bit field. Additionally, the user must calculate the golden CMAC tag based on the 16KB Flash memory range and store the tag along with the user code at a hardcoded address in Flash. During secure Flash boot, the calculated CMAC tag is compared to the user golden CMAC tag in Flash to determine the pass/fail status of the CMAC authentication. When authentication passes, boot flow continues and branches to Flash to begin executing the application. Upon CPU1 secure boot mismatch, the device is reset. Upon CPU2 secure boot mismatch, an IPC is sent to CPU1 and CPU2 returns to “wait for command” mode.

For the available secure Flash boot entry address options, refer to [Section 4.7.3](#).

For generating the secure Flash golden CMAC tag for CPU, refer to the [TMS320C28x Assembly Language Tools User's Guide](#) within section “Using Secure Flash Boot on TMS320F2838x Devices” for instructions.

---

#### Note

Both the CMAC golden signature and CMAC key are stored in the most-significant double format, but each 32-bit section is in little-endian format.

Key: 2B7E 1516 28AE D2A6 ABF7 1588 09CF 4F3C

(MSB is 2B and LSB is 3C)

CMACKEY0 = 0x2B7E 1516

CMACKEY1 = 0x28AE D2A6

CMACKEY2 = 0xABF7 1588

CMACKEY3 = 0x09CF 4F3C

---

#### Note

Make sure that the Flash sector that encompasses the configured Flash entry point and the first 16KB of Flash is assigned to Zone 1 for the core setup for secure Flash boot.

Recommended to use device JTAGLOCK when using secure Flash boot.

---

APIs for CMAC calculation and authentication is provided as part of ROM. Details are available in [Section 4.7.10](#).

**Table 4-26. CPU1 and CPU2 Secure Flash Boot Details**

Details	Location Address
CMAC Signature Address	Flash Entry Point Address + 0x2
CMAC Key Address (128-bit key)	DCSM Z1 OTP CMACKEY0/1/2/3
Flash Entry Point (Bank 0, Sector 0)	0x0008 0000
Flash Entry Point (Bank 1, Sector 0)	0x000A 0000
Flash Entry Point (Bank 2, Sector 0)	0x000C 0000
Flash Entry Point (Bank 3, Sector 0)	0x000E 0000
Flash Entry Point (Bank 4, Sector 0)	0x0010 0000
Address Range for CMAC Calculation	Start: Flash Entry Point Address End: Flash Entry Point Address + 16KB

**Table 4-27. Secure Flash Tag and Key Details**

Name	Address	Details
CMAC Golden Tag (128-bit)	<b>CPU:</b> <i>Flash Entry Point Address + 0x2</i>	Located in Flash, offset from the entry point address, by 2 words (CPU). When CMAC calculations are performed, the golden tag location in memory is considered all 0xFs. Refer to <a href="#">Example 4-1</a> for an example regarding linker configuration on CPU. Lower memory contains the tag's MSW and higher memory contains the LSW.  <b>Example (on CPU):</b> Tag = 0x0011 2233 4455 6677 8899 AABB CCDD EEFF Address 0x0 = 0x0011 2233 Address 0x2 = 0x4455 6677 Address 0x4 = 0x8899 AABB Address 0x6 = 0xCCDD EEFF
CMAC 128-Bit Key	0x0007 8018	Located in CPU Zone 1 User Header OTP (CMACKEY0, CMACKEY1, CMACKEY2, CMACKEY3) CMACKEY0 contains the key's MSW and CMACKEY3 contains the LSW.  <b>Example:</b> Key = 0x0011 2233 4455 6677 8899 AABB CCDD EEFF CMACKEY0 = 0x0011 2233 CMACKEY1 = 0x4455 6677 CMACKEY2 = 0x8899 AABB CMACKEY3 = 0xCCDD EEFF

**Table 4-28. Secure Flash Authentication Failure Actions**

CPU	Action on Failed Authentication
CPU1	1. Emulation only - Halt debugger (ESTOP) 2. Wait in endless loop (for device reset due to watchdog reset)
CPU2	1. Send IPC to CPU1 2. Return to "wait for command" loop

### Example 4-1. Secure Flash CPU1 Linker File Example

```

MEMORY
{
  /* Code start branch to _c_int00 */
  BEGIN : origin = 0x80000, length = 0x0002
  /* User calculated golden CMAC tag for Flash Sector 0 */
  GOLDEN_CMACH_TAG : origin = 0x80002, length = 0x0008
  /* Flash Sector 0 containing application code */
  FLASH_SECTOR_0 : origin = 0x8000A, length = 0x1FF6
  .
  .
  .
}

```

## 4.7.6 Memory Maps

### 4.7.6.1 Boot ROM Memory-Maps

Table 4-29 details the ROM memory-map including secure and unsecure ROM.

**Table 4-29. Boot ROM Memory-Map**

Memory	Origin Address	Length (Words)
ROM Signature	0x003F 5000	0x0002
Version	0x003F 5002	0x0004
IQmath Tables	0x003F 5006	0x1674
FPU32 Fast Tables	0x003F 667A	0x081A
FPU64 Fast Tables	0x003F 6E94	0x0D30
FPU32 Twiddle Tables	0x003F 7BC4	0x0DF8
FPU64 Twiddle Tables	0x003F 89BC	0x1BF0
Boot code	0x003F A5AC	0x574A
Interrupt Handlers	0x003F FCF6	0x020E
CRC Table	0x003F FFB6	0x0008
Vector Table	0x003F FFBE	0x0042

### 4.7.6.2 Reserved RAM Memory-Maps

Table 4-30 details memory usage in RAM that is reserved for boot ROM to use. These memory sections can be reserved in the user application.

**Table 4-30. Reserved RAM Memory-Map**

Memory	Description	Origin Address	Length (Words)
RAM	Boot Status, Boot Mode, MPOST Status, Boot Stack	0x0000 0002	0x01C0

### 4.7.7 ROM Tables

[Table 4-31](#) details the boot ROM symbol libraries that can be integrated into an application to use the available ROM functions and tables.

**Table 4-31. ROM Symbol Tables**

ROM Symbols	Library Name	Location
ROM Bootloaders and Functions	F28P65xCPU_BootROM_Symbols	Under <code>/libraries/boot_rom</code> in <a href="#">C2000Ware</a>
FPU32 Tables	F28P65xCPU_BootROM_Symbols	
IQmath	F28P65xCPU_IQMathROM_Symbols	

### 4.7.8 Boot Modes and Loaders

The available boot modes and bootloaders supported on this device are detailed in this section.

#### 4.7.8.1 Boot Modes

This section details the available boot modes that do not involve a peripheral boot loader. [Table 4-32](#) details the available boot modes that do not involve a peripheral boot loader.

**Table 4-32. Boot Mode Availability**

Boot Mode	CPU Support
Flash Boot	C28x CPU
RAM Boot	C28x CPU
Wait Boot	C28x CPU
Secure Flash Boot	C28x CPU

##### 4.7.8.1.1 Flash Boot

Flash boot mode branches to the configured memory address in Flash. Refer to [Section 4.7.3](#) for all the available Flash address options.

##### 4.7.8.1.2 RAM Boot

RAM boot mode branches to the configured memory address in RAM. Refer to [Section 4.7.3](#) for all the available RAM address options.

##### 4.7.8.1.3 Wait Boot

Wait boot mode branches to the memory address as mentioned in [Section 4.7.4](#).

##### 4.7.8.1.4 Secure LFU Flash Boot

Secure LFU Flash boot performs the same Flash bank selection as the non-secure LFU described in [Section 4.7.8.2.9](#). Once the bank entry address is determined, this address + 16KB is authenticated using a CMAC algorithm. The CPUBROM\_verifySecureFlash and CMAC algorithms are reused from the [Section 4.7.5](#) to perform this authentication.

The flow is:

1. Secure LFU boot mode selected.
2. Perform LFU bank selection.
3. Perform CMAC on selected entry address + 16KB.
4. Boot to Flash bank.

To support Secure LFU Flash boot mode, the application image has to have a few fields as shown in [Table 4-33](#).

**Table 4-33. Secure LFU Application Image Format**

Image Address Offset	Content
0x0	Application entry point (32-bit)
0x2	Golden CMAC Tag (128-bits)
0xA	Key (32-bit) Valid Key = 0x5A5A 5A5A
0xC	Firmware version number (32-bit)

**Application entry point:** This is the code execution start address of the image stored in Flash.

**Key:** This 32-bit field determines if this image is valid. The image in a bank is considered valid only if the location contains the value 0x5A5A 5A5A. In case all banks have invalid keys, an error is flagged in boot\_status variable and program jumps to a while loop in standalone boot mode (ESTOP in emulation boot mode).

**Firmware version number:** This 32-bit field is the version number of the application. 0xFFFF FFFF is considered as the initial value and this needs to be decremented after every update. The image with lower version number is the latest application. If all valid images have same version number, then bank-0 (or the lowest numbered bank) is chosen.

**Golden CMAC Tag:** This 128-bit field stores the calculated golden CMAC tag that is used as part of the secure Flash CMAC authentication.

[Table 4-34](#) shows the entry points for CPU1 LFU boot mode.

[Table 4-35](#) shows the entry points for CPU2 LFU boot mode.

**Table 4-34. CPU1 Secure LFU Entry Point Addresses**

Option	BOOTDEFx Value	Bank 0	Bank 1	Bank 2	Bank3	Bank4
0	0x0C	0x0008 0000	0x000A 0000	0x000C 0000	0x000E 0000	0x0010 0000
1	0x2C	0x0008 FFF0	0x000A FFF0	0x000C FFF0	0x000E FFF0	0x0010 FFF0
2	0x4C	0x0009 0000	0x000B 0000	0x000D 0000	0x000F 0000	0x0011 0000

**Table 4-35. CPU2 Secure LFU Entry Point Addresses**

Option	BOOTDEFx Value	Bank 0	Bank 1	Bank 2	Bank3	Bank4
0	0x07	0x0008 0000	0x000A 0000	0x000C 0000	0x000E 0000	0x0010 0000
1	0x27	0x0008 FFF0	0x000A FFF0	0x000C FFF0	0x000E FFF0	0x0010 FFF0
2	0x47	0x0009 0000	0x000B 0000	0x000D 0000	0x000F 0000	0x0011 0000

#### Note

Secure LFU boot mode has the same bank addresses as non-secure LFU boot mode, except boot option 2 is not supported due to CMAC requirements.

For example, if Option 0 with Bank 0 has the application image:

[0008 0000-0008 0001] = Application entry point

[0008 0002-0008 0009] = Golden CMAC Tag

[0008 000A-0008 000B] = Key

[0008 000C-0008 000D] = Firmware version number




#### 4.7.8.2 Bootloaders

This section details the available boot modes that use a peripheral boot loader. For more specific details on the supported data stream structure used by the following bootloaders, refer to [Section 4.8.1](#).

##### 4.7.8.2.1 SCI Boot Mode

The SCI boot mode asynchronously transfers code from SCI-A to internal memory. This boot mode only supports an incoming 8-bit data stream and follows the data flow as shown in [Figure 4-5](#).



**Figure 4-5. Overview of SCI Bootloader Operation**

The device communicates with the external host by communication through the SCI-A peripheral. The autobaud feature of the SCI port is used to lock baud rates with the host. For this reason the SCI loader is very flexible and you can use a number of different baud rates to communicate with the device.

After each data transfer, the bootloader echoes back the 8-bit character received to the host. This allows the host to check that each character was received by the bootloader.

At higher baud rates, the slew rate of the incoming data bits can be affected by transceiver and connector performance. While normal serial communications can work well, this slew rate can limit reliable auto-baud detection at higher baud rates (typically beyond 100k baud) and cause the auto-baud lock feature to fail. To avoid this, the following is recommended:

1. Achieve a baud-lock between the host and SCI bootloader using a lower baud rate.
2. Load the incoming application or custom loader at this lower baud rate.
3. The host can then handshake with the loaded application to set the SCI baud rate register to the desired high baud rate.





Figure 4-6. Overview of SCI Boot Function

#### 4.7.8.2.2 SPI Boot Mode

The SPI loader expects an SPI-compatible 16-bit or 24-bit addressable serial EEPROM or serial Flash device to be present on the SPI-A pins as shown in Figure 4-7. The SPI bootloader supports an 8-bit data stream and does not support a 16-bit data stream.



**Figure 4-7. Overview of SPI Bootloader Operation**

The SPI boot ROM loader initializes the SPI module to interface to a serial SPI EEPROM or Flash. Devices of this type include, but are not limited to, the Xicor X25320 (4Kx8) and Xicor X25256 (32Kx8) SPI serial SPI EEPROMs and the Atmel AT25F1024A serial Flash.

The SPI boot ROM loader initializes the SPI with the following settings: FIFO enabled, 8-bit character, internal SPICLK controller mode and talk mode, clock phase = 1, polarity = 0, using the slowest baud rate.


If the download is to be performed from an SPI port on another device, then that device must be set up to operate in the peripheral mode and mimic a serial SPI EEPROM. Immediately after entering the SPI\_Boot function, the pin functions for the SPI pins are set to primary and the SPI is initialized. The initialization is done at the slowest speed possible. Once the SPI is initialized and the key value read, specify a change in baud rate or low speed peripheral clock. Table 4-36 shows the 8-bit data stream used by the SPI.

**Table 4-36. SPI 8-Bit Data Stream**

Byte	Contents
1	LSB: AA (KeyValue for memory width = 8-bits)
2	MSB: 08h (KeyValue for memory width = 8-bits)
3	LSB: LOSPCP
4	MSB: SPIBRR
5	LSB: reserved for future use
6	MSB: reserved for future use
...	...
...	Reserved
...	...
17	LSB: reserved for future use
18	MSB: reserved for future use
19	LSB: Upper half (MSW) of Entry point PC[23:16]
20	MSB: Upper half (MSW) of Entry point PC[31:24] (Note: Always 0x00)
21	LSB: Lower half (LSW) of Entry point PC[7:0]
22	MSB: Lower half (LSW) of Entry point PC[15:8]
...	....
...	Data for this section.
...	...
...	Blocks of data in the format size/destination address/data as shown in the generic data stream description
...	...
...	Data for this section.
n	LSB: 00h
n+1	MSB: 00h - indicates the end of the source

The data transfer is done in "burst" mode from the serial SPI EEPROM. The transfer is carried out entirely in byte mode (SPI at 8 bits/character). A step-by-step description of the sequence follows:


1. The SPI-A port is initialized.
2. The GPIO pin, as defined by SPI option configured from [Table 4-53](#), is used as a chip-select for the serial SPI EEPROM or Flash.
3. The SPI-A outputs a read command for the serial SPI EEPROM or Flash.
4. The SPI-A sends the serial SPI EEPROM an address 0x0000; that is, the host requires that the EEPROM or Flash must have the downloadable packet starting at address 0x0000 in the EEPROM or Flash. The loader is compatible with both 16-bit addresses and 24-bit addresses.
5. The next word fetched must match the key value for an 8-bit data stream (0x08AA). The least significant byte of this word is the byte read first and the most significant byte is the next byte fetched. This is true of all word transfers on the SPI. If the key value does not match, then the load is aborted and the bootloader jumps to Flash.
6. The next two bytes fetched can be used to change the value of the low speed peripheral clock register (LOSPCP) and the SPI baud rate register (SPIBRR). The first byte read is the LOSPCP value and the second byte read is the SPIBRR value. The next seven words are reserved for future enhancements. The SPI bootloader reads these seven words and discards them.
7. The next two words makeup the 32-bit entry point address where execution continues after the boot load process is complete. This is typically the entry point for the program being downloaded through the SPI port.
8. Multiple blocks of code and data are then copied into memory from the external serial SPI EEPROM through the SPI port. The blocks of code are organized in the standard data stream structure presented earlier. This is done until a block size of 0x0000 is encountered. At that point in time the entry point address is returned to the calling routine that then exits the bootloader and resumes execution at the address specified.



**Figure 4-8. Data Transfer from EEPROM Flow**

#### 4.7.8.2.3 I2C Boot Mode

The I2C bootloader expects an 8-bit wide I2C-compatible EEPROM device to be present at address 0x50 on the I2C-A bus as shown in [Figure 4-9](#). The EEPROM must adhere to conventional I2C EEPROM protocol, as described in this section, with a 16-bit base address architecture.



**Figure 4-9. EEPROM Device at Address 0x50**

If the download is to be performed from a device other than an EEPROM, then that device must be set up to operate in the target mode and mimic the I2C EEPROM. Immediately after entering the I2C boot function, the GPIO pins are configured for I2C-A operation and the I2C is initialized. The following requirements must be met when booting from the I2C module:

- The input frequency to the device must be in the appropriate range.
- The EEPROM must be at target address 0x50.

The bit-period prescalers (I2CCLKH and I2CCLKL) are configured by the bootloader to run the I2C at a 50 percent duty cycle at 100kHz bit rate (standard I2C mode) when the system clock is 10MHz. These registers can be modified after receiving the first few bytes from the EEPROM. This allows the communication to be increased up to a 400kHz bit rate (fast I2C mode) during the remaining data reads.

Arbitration, bus busy, and target signals are not checked. Therefore, no other controller is allowed to control the bus during this initialization phase. If the application requires another controller during I2C boot mode, that controller must be configured to hold off sending any I2C messages until the application software signals that the software is past the bootloader portion of initialization.

The non-acknowledgment bit is checked only during the first message sent to initialize the EEPROM base address. This is to make sure that an EEPROM is present at address 0x50 before continuing. If an EEPROM is not present, the non-acknowledgment bit is not checked during the address phase of the data read messages (I2C\_Get Word). If a non-acknowledgment is received during the data read messages, the I2C bus hangs. [Table 4-37](#) shows the 8-bit data stream used by the I2C.






Figure 4-10. Overview of I2C Boot Function

**Table 4-37. I2C 8-Bit Data Stream**

Byte	Contents
1	LSB: AA (KeyValue for memory width = 8 bits)
2	MSB: 08h (KeyValue for memory width = 8 bits)
3	LSB: I2CPSC[7:0]
4	Reserved
5	LSB: I2CCLKH[7:0]
6	MSB: I2CCLKH[15:8]
7	LSB: I2CCLKL[7:0]
8	MSB: I2CCLKL[15:8]
...	...
...	Data for this section.
...	...
17	LSB: Reserved for future use
18	MSB: Reserved for future use
19	LSB: Upper half of entry point PC
20	MSB: Upper half of entry point PC[22:16] (Note: Always 0x00)
21	LSB: Lower half of entry point PC[15:8]
22	MSB: Lower half of entry point PC[7:0]
...	...
...	Data for this section.
...	...
...	Blocks of data in the format size/destination address/data as shown in the generic data stream description.
...	...
...	Data for this section.
n	LSB: 00h
n+1	MSB: 00h - indicates the end of the source

The I2C EEPROM protocol required by the I2C bootloader is shown in [Figure 4-11](#) and [Figure 4-12](#). The first communication, which sets the EEPROM address pointer to 0x0000 and reads the KeyValue (0x08AA), is shown in [Figure 4-11](#). All subsequent reads are shown in [Figure 4-12](#) and are read two bytes at a time.


**Figure 4-11. Random Read**

**Figure 4-12. Sequential Read**

4.7.8.2.4 Parallel Boot Mode

The parallel general-purpose I/O (GPIO) boot mode asynchronously transfers code from the host to C28x internal memory. Each value is 8-bits long and follows the same data flow as outlined in Figure 4-13.




Figure 4-13. Overview of Parallel GPIO Bootloader Operation

The control subsystem communicates with the external host device by polling/driving the Host Control and 28x control lines. The handshake protocol shown in Figure 4-14 must be used to successfully transfer each word using GPIO [D0:D7]. This protocol is very robust and allows for a slower or faster host to communicate with the controller subsystem.

Two consecutive 8-bit words are read to form a single 16-bit word. The least-significant byte (LSB) is read first followed by the most-significant byte (MSB). In this case, data is read from GPIO[D0:D7].

The device first signals the host that the device is ready to begin data transfer by pulling the 28x control pin low. The host load then initiates the data transfer by pulling the DSP control pin low. The complete handshake protocol is shown in Figure 4-14.




Figure 4-14. Parallel GPIO Bootloader Handshake Protocol

1. The device indicates the device is ready to start receiving data by pulling the 28x control pin low.
2. The bootloader waits until the host puts data on GPIO [D0:D7]. The host signals to the device that data is ready by pulling the host control pin low.
3. The device reads the data and signals the host that the read is complete by pulling the 28x control pin high.
4. The bootloader waits until the host acknowledges the device by pulling the host control pin high.
5. The device again indicates the device is ready for more data by pulling the 28x control pin low.

This process is repeated for each data value to be sent.

The 8-bit data stream is shown in Table 4-38.

Figure 4-15 shows an overview of the parallel GPIO bootloader flow.



**Table 4-38. Parallel GPIO Boot 8-Bit Data Stream**

Bytes		GPIO[D0:D7] (Byte 1 of 2)	GPIO[D0:D7] (Byte 2 of 2)	Description
1	2	AA	08	0x08AA (KeyValue for memory width = 16 bits)
3	4	00	00	8 reserved words (words 2 to 9)
...	...	...	...	...
17	18	00	00	Last reserved word
19	20	BB	00	Entry point PC[22:16]
21	22	DD	CC	Entry point PC[15:0] (PC = 0x00BB CCDD)
23	24	NN	MM	Block size of the first block of data to load = 0xMMNN words
25	26	BB	AA	Destination address of first block Addr[31:16]
27	28	DD	CC	Destination address of first block Addr[15:0] (Addr = 0xAABB CCDD)
29	30	BB	AA	First word of the first block in the source being loaded = 0xAABB
...				...
...				Data for this section.
...				...
.		BB	AA	Last word of the first block of the source being loaded = 0xAABB
.		NN	MM	Block size of the 2nd block to load = 0xMMNN words
.		BB	AA	Destination address of second block Addr[31:16]
.		DD	CC	Destination address of second block Addr[15:0]
.		BB	AA	First word of the second block in the source being loaded
.				...
n	n+1	BB	AA	Last word of the last block of the source being loaded (More sections if required)
n+2	n+3	00	00	Block size of 0000h - indicates end of the source program





Figure 4-15. Overview of Parallel GPIO Boot Function

Figure 4-16 shows the transfer flow from the host side. The operating speed of the CPU and host are not critical in this mode as the host waits for the device and the device in turn waits for the host. In this manner, the protocol works with both a host running faster and a host running slower than the device.



**Figure 4-16. Parallel GPIO Mode - Host Transfer Flow**

Figure 4-17 shows the flow used to read a single word of data from the parallel port.

The 8-bit routine, shown in Figure 4-17, discards the upper 8 bits of the first read from the port and treats the lower 8 bits masked with D7 in bit position 7 and D6 in bit position 6 as the least-significant byte (LSB) of the word to be fetched. The routine then performs a second read to fetch the most-significant byte (MSB). The routine then combines the MSB and LSB into a single 16-bit value to be passed back to the calling routine.





Figure 4-17. 8-Bit Parallel GetWord Function

#### 4.7.8.2.5 CAN Boot Mode

The CAN bootloader asynchronously transfers code from CAN-A to internal memory as shown in [Figure 4-18](#). The host can be any CAN node. The communication is first done with 11-bit standard identifiers (with a MSGID of 0x1) using two bytes per data frame. The host can download a kernel to reconfigure the CAN, if higher data throughput is desired.

#### Note

MCAN and CAN boot can be used with an external oscillator with a 25MHz and 20MHz frequency.



**Figure 4-18. Overview of CAN-A Bootloader Operation**

The bit timing registers are programmed in such a way that a 100kbps bit rate is achieved with a 20MHz external oscillator, as shown in [Table 4-39](#).

**Table 4-39. Bit-Rate Value for External Oscillators**

OSCCLK	SYSCLK	Bit Rate
20MHz	10MHz	100kbps
25MHz	10MHz	100kbps

The SYSCLKOUT values shown are the reset values with the default PLL setting. The BRP and bit-time values are hard-coded to 10 and 20, respectively.

#### Note

The CAN boot loader uses XTAL as the bit clock source and INTOSC2 as the system clock source.

Mailbox 1 is programmed with a standard MSGID of 0x1 for bootloader communication. The CAN host transmits only two bytes at a time, LSB first and MSB next. For example, to transmit the word 0x08AA to the device, transmit AA first, followed by 08. The program flow of the CAN bootloader is identical to the SCI bootloader. The data sequence for the CAN bootloader is shown in [Table 4-40](#).

**Table 4-40. CAN 8-Bit Data Stream**

Bytes	Byte 1 of 2	Byte 2 of 2	Description	
1	2	AA	08	0x08AA (KeyValue for memory width = 16 bits)
3	4	00	00	reserved
5	6	00	00	reserved
7	8	00	00	reserved
9	10	00	00	reserved
11	12	00	00	reserved
13	14	00	00	reserved
15	16	00	00	reserved
17	18	00	00	reserved
19	20	BB	AA	Entry point PC[22:16]
21	22	DD	CC	Entry point PC[15:0] (PC = 0xAABB CCDD)
23	24	NN	MM	Block size of the first block of data to load = 0xMMNN words
25	26	BB	AA	Destination address of first block Addr[31:16]
27	28	DD	CC	Destination address of the first block Addr[15:0] (Addr = 0xAABB CCDD)
29	30	BB	AA	First word of the first block in the source being loaded = 0xAABB
...				....
...				Data for this section.
...				...
.		BB	AA	Last word of the first block of the source being loaded = 0xAABB
.		NN	MM	Block size of the second block to load = 0xMMNN words
.		BB	AA	Destination address of the second block Addr[31:16]
.		DD	CC	Destination address of the second block Addr[15:0]
.		BB	AA	First word of the second block in the source being loaded
.				....
n	n+1	BB	AA	Last word of the last block of the source being loaded (More sections if required)
n+2	n+3	00	00	Block size of 0000h - indicates end of the source program

#### 4.7.8.2.6 CAN-FD Boot Mode

The CAN-FD bootloader asynchronously transfers code from CAN-FD to internal memory and follows same bootloader execution flow as [Section 4.7.8.2.5](#). The host can be any CAN-FD node. The communication is first done with 11-bit standard identifiers (with a MSGID of 0x1) using two bytes per data frame. The CAN-FD bootloader uses a fixed 64-byte payload size and default bit rate of 1Mbps for nominal phase and 2Mbps for data phase. Bit data timing can be optionally reconfigured after receiving first data segment. The CAN-FD bootloader supports the same debug boot mode and GOIP option-0 as CAN bootloader.

Mailbox 1 is programmed with a standard MSGID of 0x1 for boot-loader communication. The CAN-FD host transmits only two bytes at a time, LSB first and MSB next. For example, to transmit the word 0x08AA to the device, transmit AA first, followed by 08. The program flow of the CAN-FD bootloader is identical to the CAN bootloader. The data sequence for the CAN-FD bootloader is shown in [Table 4-41](#).

**Table 4-41. CAN-FD 8-Bit Data Stream**

Bytes	Byte 1 of 2	Byte 2 of 2	Description	
1	2	AA	08	0x08AA (KeyValue for memory width = 16 bits)
3	4	XX (for example, BB)	XX (for example, AA)	0: Ignored Nonzero: Custom nominal bit register timing [31:16]
5	6	XX (for example, DD)	XX (for example, CC)	0: Ignored Nonzero: Custom nominal bit register timing [15:0] ( <b>NBTR</b> = 0xAABB CCDD)
7	8	XX (for example, BB)	XX (for example, AA)	0: Ignored Nonzero: Custom nominal bit register timing [31:16]
9	10	XX (for example, DD)	XX (for example, CC)	0: Ignored Nonzero: Custom nominal bit register timing [15:0] ( <b>DBTR</b> = 0xAABB CCDD)
11	12	00	00	reserved
13	14	00	00	reserved
15	16	00	00	reserved
17	18	00	00	reserved
19	20	BB	AA	Entry point PC[22:16]
21	22	DD	CC	Entry point PC[15:0] ( <b>PC</b> = 0xAABB CCDD)
23	24	NN	MM	Block size of the first block of data to load = 0xMMNN words
25	26	BB	AA	Destination address of first block Addr[31:16]
27	28	DD	CC	Destination address of the first block Addr[15:0] (Addr = 0xAABB CCDD)
29	30	BB	AA	First word of the first block in the source being loaded = 0xAABB
...				....
...				Data for this section.
...				...
.		BB	AA	Last word of the first block of the source being loaded = 0xAABB
.		NN	MM	Block size of the second block to load = 0xMMNN words
.		BB	AA	Destination address of the second block Addr[31:16]
.		DD	CC	Destination address of the second block Addr[15:0]
.		BB	AA	First word of the second block in the source being loaded
.				....
n	n+1	BB	AA	Last word of the last block of the source being loaded (More sections if required)
n+2	n+3	00	00	Block size of 0000h - indicates end of the source program

4.7.8.2.7 USB Boot Mode

Figure 4-19 illustrates the flow for USB boot mode. In USB boot mode, the device enumerates with vendor ID 0x1CBE and product ID 0x00FF. The device descriptor and interface descriptor both show the class as 0xFF (vendor-specific), the subclass as 0x00, and the protocol as 0x00. After enumeration, the device waits for data. Data can be sent using bulk OUT transfers to endpoint 1. The data is interpreted as a series of 8-bit bytes in the standard data stream format described in Section 4.8.1, shown in Table 4-42. No reserved bytes are used. Once the data transfer is complete (block size of 0x0000 sent), the device disconnects from the USB bus, allowing other software to make use of the module if desired.

**Note**

For the USB bootloader, connect 25MHz or 20MHz crystal with up to ±1.5% crystal tolerance.




Figure 4-19. USB Boot Flow



**Table 4-42. USB 8-Bit Data Stream**

Bytes	First Byte (LSB)	Second Byte (MSB)	Description
1 2	AA	08	0x08AA (KeyValue for memory width = 16 bits)
3 4	00	00	reserved
5 6	00	00	reserved
7 8	00	00	reserved
9 10	00	00	reserved
11 12	00	00	reserved
13 14	00	00	reserved
15 16	00	00	reserved
17 18	00	00	reserved
19 20	BB	AA	Entry point PC[22:16]
21 22	DD	CC	Entry point PC[15:0] (PC = 0xAABB CCDD)
23 24	NN	MM	Block size of the first block of data to load = 0xMMNN words
25 26	BB	AA	Destination address of the first block Addr[31:16]
27 28	DD	CC	Destination address of the first block Addr[15:0] (Addr = 0xAABB CCDD)
29 30	BB	AA	First word of the first block in the source being loaded = 0xAABB
...			....
...			Data for this section.
...			...
.	BB	AA	Last word of the first block of the source being loaded = 0xAABB
.	NN	MM	Block size of the 2nd block to load = 0xMMNN words
.	BB	AA	Destination address of the second block Addr[31:16]
.	DD	CC	Destination address of the second block Addr[15:0]
.	BB	AA	First word of the second block in the source being loaded
.			...
n n+1	BB	AA	Last word of the last block of the source being loaded (More sections if required)
n+2 n+3	00	00	Block size of 0000h - indicates end of the source program

Implementing PC-side USB software is not trivial. Use the TI-provided tools and drivers to load data in USB boot mode is recommended. Hex and binary files for loader tools can be generated from COFF (.out) files using the hex2000 tool. To produce a plain binary file in the boot loader format, use the following command line:

```
hex2000 -boot -b Program_to_Load.out -o Binary_Loader_Data.dat
```

For more information on hex2000, see the [TMS320C28x Assembly Language Tools User's Guide](#) .

#### Note

INTOSC2 must be enabled before invoking the USB boot loader. If INTOSC2 is not enabled, the boot loader hangs. A debugger reset or SCC reset does not enable INTOSC2, if INTOSC2 has been disabled by the application.

#### 4.7.8.2.8 IPC Message Copy to RAM Boot

IPC message copy to RAM involves copying application code from CPU1 IPC message RAM 1 to CPU2/CM destination RAM for execution. The CPU2 IPC message RAM does not allow for code to be executed. The “CPU1 IPC MSG RAM Copy” boot mode takes an additional value in the IPC boot command in CPU1TOCPU2IPCBOOTMODE, which specifies the length in words to copy out of CPU1 IPC message RAM. The data is copied from unsecure CPU1 IPC message RAM (CPU1TOCPU2MSGRAM1) to CPU2 M1RAM. Once copied, boot ROM branches to M1RAM and the application can begin execution. The maximum copy length size is 1000 words (2000 bytes) and the minimum is 100 words (200 bytes). Refer to [Table 4-43](#) for details regarding configuration and execution flow of this boot mode.

The copy length value specified in CPU1TOCPU2IPCBOOTMODE is checked before running this boot mode and does not execute if the value is out of the valid range. If the value is out of the valid range, an IPC is sent to CPU1 and CPU2 returns to wait-for-command loop. Using M0 RAM can result in boot ROM reserved memory (status variables, stack, and so on) being overwritten when boot mode is used. M1 RAM is used for IPC boot and this boot mode only requires 1000 words. Be aware of any boot mode conflicts if using this boot mode.

**Table 4-43. IPC Message Copy Steps**

Step	Action
1	CPU1 application links CPU2/CM code to copy in either CPU1TOCPU2MSGRAM1 or CPU1TOCMMSGRAM1.
2	CPU1 application configures CPU2/CM IPCBOOTMODE with the copy length and IPC message copy as the boot mode. See <a href="#">Section 4.7.2.2</a> for more IPCBOOTMODE details.
3	Once CPU2/CM is released from reset to boot, CPU2/CM begins copying from CPU1TOCPU2MSGRAM1/ CPU1TOCMMSGRAM1 to their destination RAM. Refer to <a href="#">Table 4-44</a> for destination RAM details.
4	Once the copying is complete, CPU2/CM boot branches to the entry address of the destination RAM and begins executing the application.

**Table 4-44. IPC Message Copy Destination Address**

CPU	RAM	Destination Address Range <sup>(1)</sup> (For maximum copy length of 1000 words)
CPU2	M1RAM	0x0000 0400 to 0x0000 07E6
CM	S0RAM	0x2000 0800 to 0x2000 0FCC

(1) This memory can be allocated and reserved in the CPU2/CM application linker command file when using this boot mode.

#### 4.7.8.2.9 Firmware Update (FWU) Flash Boot

Firmware Update (FWU) boot mode is required to handle the Firmware Update feature. In this boot mode, the boot loader reads the version number from images present in multiple banks and identifies the latest image. The boot ROM then hands off the execution to the application with the latest version. To support FWU boot mode, each Flash bank containing an application image needs a few fields as shown in [Table 4-45](#).

**Table 4-45. FWU Application Image Format**

Image Address Offset	Content
0x0	Application entry point (32-bit)
0xA	Key (32-bit) Valid Key = 0x5A5A 5A5A
0xC	Firmware version number (32-bit)

**Application entry point:** This is the code execution start address of the image stored in Flash.

**Key:** This 32-bit field determines if this image is valid. The image in a bank is considered valid only if the location contains the value 0x5A5A 5A5A. In case all banks have invalid keys, an error is flagged in boot\_status variable and program jumps to a while loop in standalone boot mode (ESTOP in emulation boot mode).

**Firmware version number:** This 32-bit field is the version number of the firmware or application. 0xFFFF FFFF is considered as the initial value and this needs to be decremented after every update. The image with lower version number is the latest application. If all valid images have same version number, then bank-0 (or the lowest numbered bank) is chosen.

For example, if bank-0 has invalid **Key** and bank-1 and bank-2 have valid keys, then the one having the lowest **Firmware version number** is selected for boot. If both are same, then bank-1 is selected.

Table 4-46 shows the entry points for FWU boot mode for CPU1 and Table 4-47 shows the entry points for FWU boot mode for CPU2.

**Table 4-46. CPU1 FWU Entry Point Addresses**

Option	BOOTDEFx Value	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4
0	0x0B	0x0008 0000	0x000A 0000	0x000C 0000	0x000E 0000	0x0010 0000
1	0x2B	0x0008 FFF0	0x000A FFF0	0x000C FFF0	0x000E FFF0	0x0010 FFF0
2	0x4B	0x0009 0000	0x000B 0000	0x000D 0000	0x000F 0000	0x0011 0000
3	0x6B	0x0009 FFF0	0x000B FFF0	0x000D FFF0	0x000F FFF0	0x0011 FFF0

**Table 4-47. CPU2 FWU Entry Point Addresses**

Option	BOOTDEFx Value	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Package Supported
0	0x06	0x0008 0000	0x000A 0000	0x000C 0000	0x000E 0000	0x0010 0000	All
1	0x26	0x0008 FFF0	0x000A FFF0	0x000C FFF0	0x000E FFF0	0x0010 FFF0	All
2	0x46	0x0009 0000	0x000B 0000	0x000D 0000	0x000F 0000	0x0011 0000	All
3	0x66	0x0009 FFF0	0x000B FFF0	0x000D FFF0	0x000F FFF0	0x0011 FFF0	All

---

**Note**

The Flash banks can be allocated between CPU1 and CPU2. When a bank is not allocated to a CPU, a read of any address belonging to that bank returns 0.

---

For example, if Option 0 with Bank 0 has the application image:

[0008 0000-0008 0001] = Application entry point

[0008 000A-0008 000B] = Key

[0008 000C-0008 000D] = Firmware version number

### 4.7.9 GPIO Assignments

This section details the GPIOs and boot option values used for boot mode set in the BOOT\_DEF memory location located at Z1-OTP-BOOTDEF-LOW/ Z2-OTP-BOOTDEF-LOW and Z1-OTP-BOOTDEF-HIGH/ Z2-OTP-BOOTDEF-HIGH. Refer to [Section 4.4.2](#) on how to configure BOOT\_DEFx. When selecting a boot mode option, make sure to verify that the necessary pins are available in the pin mux options for the specific device package being used.

Default boot mode GPIO pins:

- Boot mode pin 0 - GPIO84
- Boot mode pin 1 - GPIO72

Guidelines on boot pin selection:

- Avoid pins that have PWM functionality.
- Cannot be analog or USB pins.
- Boot mode select pins and default boot peripheral pins can be available on all packages.
- Avoid JTAG emulation pins and crystal pins.
- Boot mode select pins can be inputs.
- Pins cannot have PHY bootstrap functionality.

**Table 4-48. SCI Boot Options**

Option	BOOTDEF Value	SCITXDA GPIO	SCIRXDA GPIO	Package Supported
0 (default)	0x01	GPIO12	GPIO13	All
1	0x21	GPIO84	GPIO85	All
2	0x41	GPIO36	GPIO35	176-QFP, 169-BGA, 256-BGA
3	0x61	GPIO42	GPIO43	All
4	0x81	GPIO65	GPIO64	All
5	0xA1	GPIO29	GPIO28	176-QFP, 169-BGA, 256-BGA
6	0xC1	GPIO8	GPIO9	176-QFP, 169-BGA, 256-BGA

**Table 4-49. CAN Boot Options**

Option	BOOTDEF Value	CANTXA GPIO	CANRXA GPIO	Package Supported
0 (default)	0x02	GPIO59	GPIO58	All
1	0x22	GPIO4	GPIO5	176-QFP, 169-BGA, 256-BGA
3	0x42	GPIO19	GPIO18	176-QFP, 169-BGA, 256-BGA
4	0x62	GPIO37	GPIO36	176-QFP, 169-BGA, 256-BGA
5	0x82	GPIO63	GPIO62	All

**Table 4-50. CAN-FD Boot Options**

Option	BOOTDEF Value	MCAN TX	MCAN RX	Package Supported
0	0x08	GPIO4	GPIO10	All
1	0x18	GPIO8	GPIO10	176-QFP, 169-BGA, 256-BGA
2	0x28	GPIO19	GPIO18	176-QFP, 169-BGA, 256-BGA
3	0x38	GPIO4	GPIO5	176-QFP, 169-BGA, 256-BGA
4	0x48	GPIO74	GPIO75	176-QFP, 169-BGA, 256-BGA

**Table 4-51. USB Boot Options**

Option	Bootmode Value	USB0 DM	USB0 DP	Package Supported
0 (default)	0x09	GPIO42	GPIO43	All

**Table 4-52. I2C Boot Options**

Option	BOOTDEF Value	SDAA GPIO	SCLA GPIO	Package Supported
0	0x07	GPIO0	GPIO1	All
1	0x27	GPIO42	GPIO43	All
2	0x47	GPIO91	GPIO92	All
3	0x67	GPIO104	GPIO105	176-QFP, 169-BGA, 256-BGA

**Table 4-53. SPI Boot Options**

Option	BOOTDEF Value	SPIPICOA	SPIPOCIA	SPICLKA	SPISTEA	Package Supported
0	0x06	GPIO58	GPIO59	GPIO34	GPIO35	All
1	0x26	GPIO198	GPIO203	GPIO204	GPIO205	176-QFP, 169-BGA, 256-BGA
2	0x46	GPIO16	GPIO17	GPIO18	GPIO19	176-QFP, 169-BGA, 256-BGA
3	0x66	GPIO54	GPIO55	GPIO56	GPIO57	176-QFP, 169-BGA, 256-BGA

**Table 4-54. Parallel Boot Options**

Option	BOOTDEF Value	D0-D7 GPIO	C28x (DSP) Control GPIO	Host Control GPIO	Package Supported
0 (default)	0x00	D0 - GPIO0 D1 - GPIO1 D2 - GPIO2 D3 - GPIO3 D4 - GPIO4 D5 - GPIO10 D6 - GPIO11 D7 - GPIO12	GPIO13	GPIO14	All
1	0x20	D0 - GPIO89 D1 - GPIO90 D2 - GPIO58 D3 - GPIO59 D4 - GPIO60 D5 - GPIO61 D6 - GPIO62 D7 - GPIO88	GPIO91	GPIO92	176-QFP, 256-BGA

#### 4.7.10 Secure ROM Function APIs

There are a few functions that are available within Secure ROM to be called by the application to perform EXEONLY Flash/RAM tasks in a secure manner.

#### Note

The application can disable interrupts before calling one of the EXEONLY function APIs.

If a vector fetch request is given by the CPU (C28) while the program counter (PC) is within the EXEONLY function API code of the Secure ROM, a reset fires (RSN if from C28). The consequence of this is if an NMI or ITRAP or Bus Fault occurs while the PC is executing one of the EXEONLY API functions, the NMI/ITRAP/Fault cannot be serviced because a reset is fired to the subsystem.

The secure copy code zone 1 function (Table 4-55) allows EXEONLY Flash to be copied to EXEONLY RAM in a secure manner. The source must be from EXEONLY Flash and the destination to EXEONLY RAM. There is no support to copy EXEONLY ROM or EXEONLY RAM to RAM. Both Flash and RAM must be set to EXEONLY and configured for the same zone. Additionally, the copy size must not cross over the Flash sector boundary. Any violations of these requirements results in a failure status returned. Upon successful copy of the data, the number of 16-bit words copied is returned.

**Table 4-55. Secure Copy Code Function**

CPU	Function Prototype	Function Parameters	Function Return Value
CPU (C28x)	<code>uint16_t SecureCopyCodeZ1(uint32_t size, uint16_t *dst, uint16_t *src)</code>	<p><i>size</i> : The number of 16-bit words to copy</p> <p><i>dst</i> : The destination memory address in EXEONLY RAM</p> <p><i>src</i> : The source memory address in EXEONLY Flash</p>	<p>0xFFFF : Returns the number of 16-bit words copied.</p> <p>0x0000 : Indicates one of the following: Copy length is zero; Copy size crosses over Flash sector boundary; Flash and RAM do not belong to the same zone; Flash and RAM are not set to EXEONLY; Error occurred during data copy</p>

The secure CRC calculation zone 1 function (Table 4-56) allows a safety CRC check of EXEONLY memory in a secure manner. The CRC length provided must be a value from 1 to 8 where 1 represents a CRC size of 32 16-bit words and 8 represents a CRC size of 4096 16-bit words. The source address specifies the starting address for the CRC and the destination address is the location that the resulting CRC value is stored. The source and destination memories must be configured for the same zone. Additionally, the CRC length must not cross over the Flash sector or RAM block boundary. Any violations of these requirements results in a failure status returned. Upon successful CRC, the number of 16-bit words CRCed is returned.

**Table 4-56. Secure CRC Calculation Function**

CPU	Function Prototype	Function Parameters	Function Return Value
CPU (C28x)	<code>uint16_t SecureCRCCalcZ1(uint16_t len_id, uint16_t *dst, uint16_t *src)</code>	<p><i>len_id</i> : A number from 1 to 8 that corresponds to length options of 32, 64, 128, 256, 512, 1024, 2048, or 4096 16-bit words</p> <p><i>dst</i> : The destination memory address for resulting CRC</p> <p><i>src</i> : The source memory address to begin CRC calculation</p>	<p>0xFFFF : Returns the number of 16-bit words CRCed</p> <p>0x0000 : Indicates one of the following: Invalid length option; Source address is not modulo of length value; Destination address is not within secure RAM; CRC size crosses over Flash sector or RAM block boundary; The source and destination memory do not belong to the same zone.</p>

The CMAC calculate and compare function (Table 4-57) allows calculation of the CMAC signature of a Flash memory block and compare against a golden signature. This is used in the secure boot mode to authenticate the boot image.

**Table 4-57. CMAC Calculation Function**

CPU	Function Prototype	Function Parameters	Function Return Value
CPU (C28x)	<pre>uint32_t CPU1BROM_calculateCMAC(uint32_t startAddress, uint32_t endAddress, uint32_t signatureAddress)</pre>	<p><b>startAddress:</b> Starting address of memory for which CMAC has to be calculated</p> <p><b>endAddress:</b> Ending address of memory for which CMAC has to be calculated</p> <p><b>signatureAddress:</b> Address of location where golden CMAC signature is stored</p>	<p><b>0xFFFF FFFFU:</b> Calculated CMAC signature did not match golden signature (fail)</p> <p><b>0xA5A5 A5A5U:</b> Memory range provided is not aligned to 128-bit boundary or length is zero</p> <p><b>0xE1E1 E1E1U:</b> AES Engine timed out</p> <p><b>0x0000 0000U:</b> No Error</p>

#### 4.7.11 Clock Initializations

During boot-up, the boot ROM initializes the device clocking, depending upon the reset source, to assist in faster boot time response. Clock configurations are performed on POR and XRS resets only. For all other resets, the boot ROM executes using the clocks that were set up before the reset. PLL is bypassed by default on POR or XRSn and default SYSCLKDIVSEL is set to /1 by hardware on power up.

#### Note

CPU performs clock configurations during boot up. The clock configuration of CPU2 is performed by the CPU1 application before releasing CPU2 to boot. The frequency is not passed to CPU2 as the Flash is already powered up by CPU1 and there is no need to pass the same.

**Table 4-58. CPU Boot Clock Sources**

Source	Frequency	Description
INTOSC2	10MHz	Default clock source
INTOSC1	10MHz	Set as clock source if missing clock is detected at power up or right after device reset.
APLL	190MHz	Boot ROM configures to use PLL output clock. This can be skipped (boot ROM to use INTOSC2) by configuring TI OTP.

**Table 4-59. CPU Clock State After Boot**

Reset Source	Clock State
POR/XRS	1. Using INTOSC2
	2. Modify the SYSCLKDIVSEL based on TRIM configuration (minimum divider is /2)
	3. Power up PLL and set integer multiplier; check PLL Lock status and put PLL output in clock path. This is gated by the OTP configuration
	4. After PLL output is enabled in clock path, CPU executes at PLLOUT/ SYSCLKDIV frequency; this can be configured using the TRIM
All other Resets	Maintain clocks setup before device reset.



### 4.7.12 Boot Status Information

Boot ROM keeps a record of the various actions and events that occur during boot ROM execution. The reason for this is because NMI and other exceptions are enabled by default in the device and must be handled accordingly. Boot ROM stores the boot status information in a RAM location so that the user application can read this boot status and take the necessary actions per application's needs to handle these events.

#### 4.7.12.1 Booting Status

Boot ROM health and booting status for CPU1 and CPU2 is written to a 32-bit address in the respective M0 RAM. This status is cleared on a POR or XRS reset. The previous status is retained on any other reset. For example, clear the status before performing a debugger device reset to view the latest boot ROM actions reflected in the status.

**Table 4-60. CPU1 Boot Status Address**

Description	Address
Boot ROM Status	0x0000 0002

**Table 4-61. CPU1 Boot Status Bit Fields**

Value	Description
0x8000 0000	Boot ROM handled HardWare Built-In Self-Test (HWBIST)
0x4000 0000	Flash 2T Not Ready
0x2000 0000	TRIM Load Error
0x1000 0000	RAM Initialization Error
0x0800 0000	Flash Verification Error
0x0400 0000	DCSM Initialization LP Error
0x0200 0000	DCSM Initialization Invalid LP
0x0100 0000	Boot ROM PLL enabled successfully
0x0080 0000	HWBIST NMI occurred
0x0040 0000	Missing clock NMI occurred
0x0020 0000	PIE Register Parity Error occurred
0x0010 0000	Flash/RAM Uncorrectable Error NMI occurred
0x0008 0000	RL NMI occurred
0x0004 0000	ERAD NMI occurred
0x0002 0000	Boot ROM detected a PIE mismatch
0x0001 0000	Boot ROM detected an ITRAP
0x0000 8000	Boot ROM completed running
0x0000 4000	Watchdog self-test fail
0x0000 2000	Boot ROM handled POR
0x0000 1000	Boot ROM handled XRS
0x0000 0800	Reset cause bit cleared
0x0000 0400	POR memory test completed
0x0000 0200	DCSM initialization completed
0x0000 0100	RAM initialization completed
0x0000 000E	USB boot started
0x0000 000C	FWU Flash boot started
0x0000 000B	Wait boot started
0x0000 000A	MCAN boot started
0x0000 0009	CAN boot started
0x0000 0008	I2C boot started

**Table 4-61. CPU1 Boot Status Bit Fields (continued)**

Value	Description
0x0000 0007	SPI boot started
0x0000 0006	SCI boot started
0x0000 0005	RAM boot started
0x0000 0004	Parallel boot started
0x0000 0003	Secure Flash boot started
0x0000 0002	Flash boot started
0x0000 0001	Boot ROM started running

**Table 4-62. CPU2 Boot Status Address**

Description	Address
Boot ROM Status	0x0000 0002

**Table 4-63. CPU2 Boot Status Bit Fields**

Value	Description
0x8000 0000	Boot ROM completed running
0x4000 0000	Missing clock NMI occurred
0x2000 0000	RAM Uncorrectable Error NMI occurred
0x1000 0000	Flash Uncorrectable Error NMI occurred
0x0800 0000	Flash Verification Error occurred
0x0400 0000	PIE Vector NMI occurred
0x0200 0000	RL NMI occurred
0x0100 0000	Boot ROM detected a PIE mismatch
0x0080 0000	Boot ROM detected an ITRAP
0x0040 0000	ERAD NMI occurred
0x0020 0000	Secure Flash Boot Failure occurred
0x0008 0000	Invalid copy length for IPC message RAM
0x0004 0000	Invalid boot mode from IPC
0x0002 0000	RAM initialization completed
0x0000 8000	Boot ROM handled HardWare Built-In Self-Test (HWBIST)
0x0000 4000	Boot ROM handled POR
0x0000 2000	Boot ROM handled XRS
0x0000 1000	Reset cause bit cleared
0x0000 0000	Boot status ignored
0x0000 0009	FWU Flash boot started
0x0000 0008	Waiting for CPU1 flag
0x0000 0007	Wait boot started
0x0000 0006	OTP boot started
0x0000 0005	RAM boot started
0x0000 0004	IPC message RAM boot started
0x0000 0003	Secure Flash boot started
0x0000 0002	Flash boot started
0x0000 0001	Boot ROM started running

#### 4.7.12.2 Boot Mode and MPOST (Memory Power On Self-Test) Status

Once the boot mode is decoded during the boot flow, the boot mode value is written to RAM. Additionally when running the MPOST POR memory test, the test result is written to RAM.

For more information, see the [C2000™ Memory Power-On Self-Test \(M-POST\) Application Report](#).

**Table 4-64. Boot Mode and MPOST Status Addresses**

Description	Address
Boot Mode	0x0000 0004
MPOST POR Memory Test Result	0x0000 0008

#### 4.7.13 ROM Version

The ROM revision and release date information is stored at the ROM locations specified in [Table 4-65](#). Reading a revision number value of “0x100” represents version “1.0”, “0x101” represents version “1.1”, and so on. Reading a revision date value of “0x0119” represents “01/19” or “January 2019”.

**Table 4-65. Boot ROM Version Information**

Contents	Address
Revision Number	0x003F 5002
Revision Date	0x003F 5003
Build Number	0x003F 5003

## 4.8 Application Notes for Using the Bootloaders

### 4.8.1 Bootloader Data Stream Structure

This section details the data transfer protocols or stream structures that allow boot data transfer between boot ROM and host device. This data transfer protocol is compatible to the respective bootloaders on C2000 devices.

[Table 4-66](#) and [Example 4-2](#) show the structure of the data stream incoming to the bootloader. The basic structure is the same for all the bootloaders and is based on the C54x source data stream generated by the C54x hex utility. The C28x hex utility (hex2000.exe) has been updated to support this structure. The hex2000.exe utility is included with the C2000 code generation tools. All values in the data stream structure are in hex. Refer to [Section 4.8.2](#) for more details on using the C28x hex utility to convert a project to this format.

The first 16-bit word in the data stream is known as the key value. The key value is used to notify the bootloader the width of the incoming stream: 8 or 16 bits. Note that not all bootloaders accept both 8 and 16-bit streams. Refer to the detailed information on each loader for the valid data stream width. For an 8-bit data stream, the key value is 0x08AA; for a 16-bit stream, the key value is 0x10AA. If a bootloader receives an invalid key value, then the load is aborted.

The next eight words are used to initialize register values or enhance the bootloader by passing values to the bootloader. If a bootloader does not use these values, then the values are reserved for future use and the bootloader simply reads the value and then discards. Currently only the SPI and I2C and parallel bootloaders use these words to initialize registers.

The tenth and eleventh words comprise the 22-bit entry point address. This address is used to initialize the PC after the boot load is complete. This address is most likely the entry point of the program downloaded by the bootloader.

The twelfth word in the data stream is the size of the first data block to be transferred. The size of the block is defined as an 8-bit data stream format. For example, to transfer a block of 20 8-bit data values from an 8-bit data stream, the block size is 0x000A to indicate 10 16-bit words.

The next two words notify the bootloader the destination address of the block of data. Following the size and address are the 16-bit words that makeup that block of data.

This pattern of block size and destination address repeats for each block of data to be transferred. Once all the blocks have been transferred, a block size of 0x0000 signals to the bootloader that the transfer is complete. At this point, the bootloader returns the entry point address to the calling routine, which cleans up and exits. Execution then continues at the entry point address as determined by the input data stream contents.

**Table 4-66. LSB/MSB Loading Sequence in 8-Bit Data Stream**

		Contents	
Byte		LSB (First Byte of 2)	MSB (Second Byte of 2)
1	2	LSB: AA (KeyValue for memory width = 8 bits)	MSB: 08h (KeyValue for memory width = 8 bits)
3	4	LSB: Register initialization value or reserved	MSB: Register initialization value or reserved
5	6	LSB: Register initialization value or reserved	MSB: Register initialization value or reserved
7	8	LSB: Register initialization value or reserved	MSB: Register initialization value or reserved
...	...	...	...
...	...	...	...
17	18	LSB: Register initialization value or reserved	MSB: Register initialization value or reserved
19	20	LSB: Upper half of Entry point PC[23:16]	MSB: Upper half of entry point PC[31:24] (Always 0x00)
21	22	LSB: Lower half of Entry point PC[7:0]	MSB: Lower half of Entry point PC[15:8]
23	24	LSB: Block size in words of the first block to load. If the block size is 0, this indicates the end of the source program; otherwise, another block follows. For example, a block size of 0x000A indicates 10 words or 20 bytes in the block.	MSB: block size
25	26	LSB: MSW destination address, first block Addr[23:16]	MSB: MSW destination address, first block Addr[31:24]
27	28	LSB: LSW destination address, first block Addr[7:0]	MSB: LSW destination address, first block Addr[15:8]
29	30	LSB: First word of the first block being loaded	MSB: First word of the first block being loaded
...	...	...	...
...	...	...	...
.	.	LSB: Last word of the first block to load	MSB: Last word of the first block to load
.	.	LSB: Block size of the second block	MSB: Block size of the second block
.	.	LSB: MSW destination address, second block Addr[23:16]	MSB: MSW destination address, second block Addr[31:24]
.	.	LSB: LSW destination address, second block Addr[7:0]	MSB: LSW destination address, second block Addr[15:8]
.	.	LSB: First word of the second block being loaded	MSB: First word of the second block being loaded
...	...	...	...
...	...	...	...
.	.	LSB: Last word of the second block	MSB: Last word of the second block
.	.	LSB: Block size of the last block	MSB: Block size of the last block
.	.	LSB: MSW of destination address of last block Addr[23:16]	MSB: MSW destination address, last block Addr[31:24]
.	.	LSB: LSW destination address, last block Addr[7:0]	MSB: LSW destination address, last block Addr[15:8]
.	.	LSB: First word of the last block being loaded	MSB: First word of the last block being loaded
...	...	...	...
...	...	...	...
.	.	LSB: Last word of the last block	MSB: Last word of the last block
n	n+1	LSB: 00h	MSB: 00h - indicates the end of the source

### Example 4-2. Data Stream Structure 8-bit

```

AA 08      ; 0x08AA 8bit key value
00 00 00 00 ; 8 reserved words
00 00 00 00
00 00 00 00
00 00 00 00
3F 00 00 80 ; 0x003F8000 EntryAddr, starting point after boot load completes
05 00      ; 0x0005 First block consists of 5 16-bit words
3F 00 10 90 ; 0x003F9010 First block is loaded starting at 0x3F9010
01 00      ; Data loaded = 0x0001 0x0002 0x0003 0x0004 0x0005
02 00
03 00
04 00
05 00
02 00      ; 0x0002 - Second block consists of 2 16bit words
3F 00 00 80 ; 0x003F8000 Second block is loaded starting at 0x3F8000
00 77      ; Data loaded = 0x7700 0x7625
25 76
00 00      ; 0x0000 Size of 0 indicates end of data stream
After load has completed the following memory values are initialized as follows:
Location Value
0x3F9010 0x0001
0x3F9011 0x0002
0x3F9012 0x0003
0x3F9013 0x0004
0x3F9014 0x0005
0x3F8000 0x7700
0x3F8001 0x7625
PC Begins execution at 0x3F8000
  
```

### 4.8.2 The C2000 Hex Utility

To use the features of the bootloader, you must generate a data stream and boot table as described in [Section 4.8.1](#). The hex conversion utility tool, included with the 28x code generation tools, can generate the required data stream including the required boot table. This section describes the hex2000 utility. An example of a file conversion performed by hex2000 is described in [Example 4-3](#).

The hex utility supports creation of the boot table required for the SCI, SPI, I2C, CAN, and parallel I/O loaders. That is, the hex utility adds the required information to the file such as the key value, reserved bits, entry point, address, block start address, block length and terminating value. The contents of the boot table vary slightly depending on the boot mode and the options selected when running the hex conversion utility. The actual file format required by the host (ASCII, binary, hex, and so on) differs from one specific application to another and some additional conversion can be required.

To build the boot table, follow these steps:

1. **Assemble or compile the code.** This creates the object files that are used by the linker to create a single output file.
2. **Link the file.** The linker combines all of the object files into a single output file in common object file format (ELF). The specified linker command file is used by the linker to allocate the code sections to different memory blocks. Each block of the boot table data corresponds to an initialized section in the ELF file. Uninitialized sections are not converted by the hex conversion utility. The following options can be useful:
  - The linker `-m` option can be used to generate a map file. This map file shows all of the sections that were created, the location in memory, and the length. Check this file to make sure that the initialized sections are where you expect them.
  - The linker `-w` option configures the linker to show, if the linker assigned a section to a memory region automatically. For example, if you have a section in your code called `.TI.ramfunc`.
3. **Run the hex conversion utility.** Choose the appropriate options for the desired boot mode and run the hex conversion utility to convert the ELF file produced by the linker to a boot table.

See the [TMS320C28x Assembly Language Tools User's Guide](#) and the [TMS320C28x Optimizing C/C++ Compiler User's Guide](#) for more information on the compiling and linking process.

**Table 4-67** summarizes the hex conversion utility options available for the bootloader. See the [TMS320C28x Assembly Language Tools User's Guide](#) for a detailed description of the hex2000 operations used to generate a boot table. Updates can be made to support the I2C boot. See the Codegen release notes for the latest information.

**Table 4-67. Boot Loader Options**

Option	Description
-boot	Convert all sections into bootable form (use instead of a SECTIONS directive)
-sci8	Specify the source of the bootloader table as the SCI-A port, 8-bit mode
-spi8	Specify the source of the bootloader table as the SPI-A port, 8-bit mode
-gpio8	Specify the source of the bootloader table as the GPIO port, 8-bit mode
-bootorg value	Specify the source address of the bootloader table
-lospcp value	Specify the initial value for the LOSPCP register. This value is used only for the spi8 boot table format and ignored for all other formats. If the value is greater than 0x7F, the value is truncated to 0x7F.
-spibrr value	Specify the initial value for the SPIBRR register. This value is used only for the spi8 boot table format and ignored for all other formats. If the value is greater than 0x7F, the value is truncated to 0x7F.
-e value	Specify the entry point at which to begin execution after boot loading. The value can be an address or a global symbol. This value is optional. The entry point can be defined at compile time using the linker -e option to assign the entry point to a global symbol. The entry point for a C program is normally <code>_c_int00</code> unless defined otherwise by the -e linker option.
-i2c8	Specify the source of the bootloader table as the I2C-A port, 8-bit
-i2cpsc value	Specify the value for the I2CPSC register. This value is loaded and takes effect after all I2C options are loaded, prior to reading data from the EEPROM. This value is truncated to the least-significant eight bits and can be set to maintain an I2C module clock of 7 to 12MHz.
-i2cclk value	Specify the value for the I2CCLKH register. This value is loaded and takes effect after all I2C options are loaded, prior to reading data from the EEPROM.
-i2cclk value	Specify the value for the I2CCLKL register. This value is loaded and takes effect after all I2C options are loaded, prior to reading data from the EEPROM.

### Example 4-3. HEX2000.exe Command Syntax

```
C: HEX2000 GPIO34TOG.OUT -boot -gpio8 -a
where:
- boot Convert all sections into bootable form.
- gpio8 Use the GPIO in 8-bit mode data format. The eCAN
        uses the same data format as the GPIO in 8bit mode.
- a     Select ASCII-Hex as the output format.
```

## 4.9 Software

### 4.9.1 BOOT Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: `C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/boot`

Cloud access to these examples is available at the following link: [dev.ti.com](https://dev.ti.com) [C2000Ware Examples](#).

Chapter 5  
**Dual Code Security Module (DCSM)**

---



This chapter explains the dual code security module.

<b>5.1 Introduction</b> .....	<b>1093</b>
<b>5.2 Functional Description</b> .....	<b>1093</b>
<b>5.3 Flash and OTP Erase/Program</b> .....	<b>1100</b>
<b>5.4 Secure Copy Code</b> .....	<b>1100</b>
<b>5.5 SecureCRC</b> .....	<b>1101</b>
<b>5.6 CSM Impact on Other On-Chip Resources</b> .....	<b>1102</b>
<b>5.7 Incorporating Code Security in User Applications</b> .....	<b>1104</b>
<b>5.8 Software</b> .....	<b>1109</b>
<b>5.9 DCSM Registers</b> .....	<b>1110</b>

## 5.1 Introduction

The dual code security module (DCSM) is a security feature incorporated in this device. The DCSM prevents access and visibility to on-chip secure memories (and other secure resources) by unauthorized persons. The DCSM also prevents duplication and reverse-engineering of proprietary code. The term “secure” means that access to on-chip secure memories and resources is blocked. The term “unsecure” means that access is allowed; that is, the contents of the memory can be read by any means (for example, through a debugging tool such as Code Composer Studio™ IDE).

The CSM has dual-zone security: Zone1 (Z1) and Zone2 (Z2).

### 5.1.1 DCSM Related Collateral

#### Getting Started Materials

- [C2000 DCSM Security Tool Application Report](#)
- [C2000 Unique Device Number Application Report](#)
- [Enhancing Device Security by Using JTAGLOCK Feature Application Report](#)
- [Secure BOOT On C2000 Device Application Report](#)

## 5.2 Functional Description

The security module restricts the CPU access to on-chip secure memory and resources without interrupting or stalling CPU execution. When a read occurs to a secure memory location, the read returns a zero value and CPU execution continues with the next instruction. This, in effect, blocks read and write access to secure memories through the JTAG port.

The code security mechanism offers protection for two zones, Zone1 (Z1) and Zone2 (Z2). The security mechanism for both the zones is identical. Each zone has a dedicated secure resource and allocated secure resource. The following are different secure resources available on this device:

- **OTP:** Each zone has a dedicated secure OTP (USER OTP). This contains the security configurations for the individual zone. If a zone is secure, the USER OTP content (including CSM passwords) can be read (execution not allowed) only if the zone is unlocked using the password match flow (PMF).
- **RAM:** All LSx RAMs can be secure RAM on this device. These RAMs can be allocated to either zone by configuring the respective GRABRAM locations in the USER OTP.
- **Flash Sectors:** Flash sectors of each CPU subsystems can be made secure on this device. Each Flash sector can be allocated to either zone by configuring the respective GRABSECT locations in the bank's USER OTP.
- **Secure ROM:** This device also has secure ROM on each CPU subsystem which is EXEONLY-protected. These ROM contains specific function for the user, provided by TI.

[Table 5-1](#) shows the status of a RAM block/Flash sector based on the configuration in the GRABRAM/GRABSECT register.

The security of each zone is enabled by a 128-bit (four 32-bit words) password (CSM password). The password for each zone is stored in USER OTP. A zone can be unsecured by executing the password match flow (PMF), described in [Section 5.7.4](#).

There are three types of accesses:

- **Data/program reads:** Data reads to secure memory are always blocked unless the program is executing from a memory that belongs to the same zone. Data reads to unsecure memory are always allowed. [Table 5-2](#) shows the levels of security.
- **JTAG access:** JTAG accesses are always blocked when a memory is secure.
- **Instruction fetches (calls, jumps, code executions, ISRs):** Instruction fetches are never blocked.



**CAUTION**

Never program any other values in these fields. Failing any of these conditions for a RAM block/Flash sector makes that RAM block/Flash sector inaccessible.

**Table 5-1. RAM/Flash Status**

Zone 1 GRABRAMx/GRABSECTx Bits	Zone 2 GRABRAMx/GRABSECTx Bits	Ownership and Accessibility
01	10	RAM block/Flash Sector belongs to Zone1
01	11 <sup>(2)</sup>	RAM block/Flash Sector belongs to Zone1
10	01	RAM block/Flash Sector belongs to Zone2
11 <sup>(1)</sup>	01	RAM block/Flash Sector belongs to Zone2
10	10	RAM block/Flash Sector is unsecure
11	11	RAM block/Flash Sector inaccessible if either of the zones is secure (CSM passwords are programmed). User must never leave these values default (11), if CSM passwords are programmed for even one zone.

- (1) Zone1 must be unsecure. Assumption in this case is that user is not using Zone1 so none of the fields, including passwords, in Zone1 USER OTP are programmed by user; hence, Zone1 is always unsecure.
- (2) Zone2 must be unsecure. Assumption in this case is that user is not using Zone2 so none of the fields, including passwords, in Zone2 USER OTP are programmed by user; hence, Zone2 is always unsecure.

**Table 5-2. Security Levels**

PMF Executed With Correct Password?	Operating Mode of the Zone	Program Fetch Location	Security Description
No	Secure	Outside secure memory	Only instruction fetches by the CPU are allowed to secure memory. In other words, code can still be executed, but not read.
No	Secure	Inside secure memory	CPU has full access (except for EXEONLY memories where read is not allowed). JTAG port cannot read the secured memory contents.
Yes	Unsecure	Anywhere	Full access for CPU and JTAG port to secure memory of that zone.

**5.2.1 CSM Passwords**

Unlike earlier C2000™ devices, on this device ALL\_1 value (0x FFFF FFFF, 0x FFFF FFFF, 0x FFFF FFFF, 0x FFFF FFFF) for CSM password for a zone does not unsecure the zone. Instead, if for any zone the CSM password values get loaded as ALL\_1 from USER OTP, the device is in BLOCKED state. Due to this reason, TI programs a few bits in the second 32-bit password value (ZxOTP\_CSMPSWD1) in every zone select block of each zone with value 0. The default value for this password location is chosen in a manner that the respective ECC value remains ALL\_1. Due to this, the CSMPSWD1 value programmed by TI for every zone select block is different. See [Table 5-3](#) for ZxOTP\_CSMPSWD1 value, programmed by TI on every device. Since ECC is not programmed, the user is able to change this value by flipping the bits that are 1 to 0 but leaving the bits that are already programmed by TI as 0. BOOTROM code writes the default password value into the KEYx register to unlock the device as part of device initialization sequence.

If the password locations of a zone have all 128 bits as zeros (ALL\_0), that zone becomes permanently secure (LOCKED state), regardless of the contents of the CSMKEYx registers, which means the zone cannot be unlocked using PMF, see the password match flow described in [Section 5.7.2](#). Therefore, the user can never use ALL\_0 as password. A password of ALL\_0 prevents debug of secure code or reprogramming the Flash sectors. CSMKEYx registers are user-accessible registers that are used to unsecure the zones.

**Table 5-3. Default Value of ZxOTP (Programmed by TI)**

Zone Select Block	Zone1 USER OTP		Zone2 USER OTP	
	Address	Value	Address	Value
JLM_ENABLE (JTAGLOCK)	0x0007 8006	0xFFFF 000F	NA	NA
PSWDLOCK	0x0007 8010	0xFB7F FFFF	0x0007 8210	0x1F7F FFFF
CRCLOCK	0x0007 8012	0x7FFF FFFF	0x0007 8212	0x3FFF FFFF
JTAGPSWDH0	0x0007 8014	0x4BFF FFFF	NA	NA
JTAGPSWDH1	0x0007 8016	0x3FFF FFFF	NA	NA
Zone_Select_Block0	0x0007 8022 (CSMPSWD1)	0x4D7F FFFF	0x0007 8222 (CSMPSWD1)	0x1F7F FFFF
Zone_Select_Block0	0x0007 803E (JTAGPSWDL1)	0x2BFF FFFF	NA	NA
Zone_Select_Block1	0x0007 8042 (CSMPSWD1)	0x5F7F FFFF	0x0007 8242 (CSMPSWD1)	0xE57F FFFF
Zone_Select_Block1	0x0007 805E (JTAGPSWDL1)	0x27FF FFFF	NA	NA
Zone_Select_Block2	0x0007 8062 (CSMPSWD1)	0x1DFF FFFF	0x0007 8262 (CSMPSWD1)	0x4FFF FFFF
Zone_Select_Block2	0x0007 807E (JTAGPSWDL1)	0x7B7F FFFF	NA	NA
Zone_Select_Block3	0x0007 8082 (CSMPSWD1)	0xAF7F FFFF	0x0007 8282 (CSMPSWD1)	0xE37F FFFF
Zone_Select_Block3	0x0007 809E (JTAGPSWDL1)	0xC9FF FFFF	NA	NA
Zone_Select_Block4	0x0007 80A2 (CSMPSWD1)	0x1BFF FFFF	0x0007 82A2 (CSMPSWD1)	0x57FF FFFF
Zone_Select_Block4	0x0007 80BE (JTAGPSWDL1)	0x7D7F FFFF	NA	NA
Zone_Select_Block5	0x0007 80C2 (CSMPSWD1)	0x17FF FFFF	0x0007 82C2 (CSMPSWD1)	0x5BFF FFFF
Zone_Select_Block5	0x0007 80DE (JTAGPSWDL1)	0x6F7F FFFF	NA	NA
Zone_Select_Block6	0x0007 80E2 (CSMPSWD1)	0xBD7F FFFF	0x0007 82E2 (CSMPSWD1)	0xF17F FFFF
Zone_Select_Block6	0x0007 80FE (JTAGPSWDL1)	0x33FF FFFF	NA	NA
Zone_Select_Block7	0x0007 8102 (CSMPSWD1)	0x9F7F FFFF	0x0007 8302 (CSMPSWD1)	0x3B7F FFFF
Zone_Select_Block7	0x0007 811E (JTAGPSWDL1)	0x0FFF FFFF	NA	NA
Zone_Select_Block8	0x0007 8122 (CSMPSWD1)	0x2BFF FFFF	0x0007 8322 (CSMPSWD1)	0x8FFF FFFF
Zone_Select_Block8	0x0007 813E (JTAGPSWDL1)	0xBB7F FFFF	NA	NA
Zone_Select_Block9	0x0007 8142 (CSMPSWD1)	0x27FF FFFF	0x0007 8342 (CSMPSWD1)	0x6BFF FFFF
Zone_Select_Block9	0x0007 815E (JTAGPSWDL1)	0x5F7F FFFF	NA	NA
Zone_Select_Block10	0x0007 8162 (CSMPSWD1)	0x7B7F FFFF	0x0007 8362 (CSMPSWD1)	0x377F FFFF
Zone_Select_Block10	0x0007 817E (JTAGPSWDL1)	0x1DFF FFFF	NA	NA
Zone_Select_Block11	0x0007 8182 (CSMPSWD1)	0xC9FF FFFF	0x0007 8382 (CSMPSWD1)	0x9BFF FFFF
Zone_Select_Block11	0x0007 819E (JTAGPSWDL1)	0xAF7F FFFF	NA	NA
Zone_Select_Block12	0x0007 81A2 (CSMPSWD1)	0x7D7F FFFF	0x0007 83A2 (CSMPSWD1)	0x2F7F FFFF
Zone_Select_Block12	0x0007 81BE (JTAGPSWDL1)	0x1BFF FFFF	NA	NA
Zone_Select_Block13	0x0007 81C2 (CSMPSWD1)	0x6F7F FFFF	0x0007 83C2 (CSMPSWD1)	0xCB7F FFFF
Zone_Select_Block13	0x0007 81DE (JTAGPSWDL1)	0x17FF FFFF	NA	NA
Zone_Select_Block14	0x0007 81E2 (CSMPSWD1)	0x33FF FFFF	0x0007 83E2 (CSMPSWD1)	0x97FF FFFF
Zone_Select_Block14	0x0007 81FE (JTAGPSWDL1)	0xBD7F FFFF		

### 5.2.2 Emulation Code Security Logic (ECSL)

In addition to the CSM, the emulation code security logic (ECSL) has been implemented using a 64-bit password (part of existing CSM password) for each zone to prevent unauthorized users from stepping through secure code. A halt in secure code while the emulator is connected trips the ECSL and break the emulation connection. To allow emulation of secure code, while maintaining the CSM protection against secure memory reads, you must write the correct 64-bit password into the CSMKEY (0/1) registers, which matches the password value stored in the USER OTP of that zone. This disables the ECSL for the specific zone.

When initially debugging a device with the password locations in OTP programmed (secured), the emulator takes some time to take control of the CPU. During this time, the CPU starts running and can execute an instruction that performs an access to a protected ECSL area and if the CPU is halted when the program counter (PC) is pointing to a secure location, the ECSL trips and causes the emulator connection to be broken.

One answer to this problem is to use the Wait Boot Mode boot option. In this mode, the CPU is in a loop and does not jump to the user application code. Using this BOOTMODE, you can connect to CCS and debug the code.

### 5.2.3 CPU Secure Logic

The CPU Secure Logic (CPUSL) on this device prevents a hacker from reading the CPU registers in a watch window while code is running in a secure zone. All accesses to CPU registers when the PC points to a secure location are blocked by this logic. The only exception to this is read access to the PC. It is highly recommended not to write into the CPU register in this case, because proper code execution can get affected. If the CSM is unlocked using the CSM password match flow, the CPUSL logic also gets disabled.

### 5.2.4 Execute-Only Protection

To achieve a higher level of security on secure Flash sectors and RAM blocks that store critical user code (instruction opcodes), the Execute-Only protection feature is provided. When the Execute-Only protection is turned on for any secure Flash sector or RAM block, data reads to that Flash sector or RAM block are disallowed from any code (even from secure code). Execute-only protection for a Flash sector and RAM block can be turned on by configuring the bit field associated for that particular sector/RAM block in the zone's (which has ownership of that sector/RAM block) EXEONLYSECT and EXEONLYRAM register, respectively.

### 5.2.5 Password Lock

The password locations in USER OTP for each zone can be locked by programming the zone's PSWDLOCK field with any value other than 1111 (0xF) at the PSWDLOCK location in OTP. Until the passwords of a zone are locked, password locations are not secure and can be read from the debugger as well as code running from non-secure memory. This feature can be used by the user to avoid accidental locking of the zone while programming the Flash sectors during the software development phase. On a new device, the value for password lock fields for all zones at the PSWDLOCK location in OTP is 1111, which means the password for all zones is unlocked.

---

#### Note

Password unlock only makes password locations non-secure. All other secure memories remains secure as per security settings. Since password locations are non-secure, anyone can read the password and make the zone unsecure by running through PMF, the user must program the PSWDLOCK locations to lock the password before sending the device in the field.

---

### 5.2.6 JTAGLOCK

To disable the JTAG access on a device to avoid any debug access, use the JTAGLOCK feature on this device. Follow a two step process to enable the JTAGLOCK feature (both steps can be performed at the same time):

1. Program the JTAG passwords. This device has a 128-bit JTAG password that needs to be programmed in Z1 USER OTP. JTAG passwords are split into two parts, JTAGPSWDH and JTAGPSWDL. JTAGPSWDH is part of Z1 USER OTP header and JTAGPSWDL is part of Z1 Zone Select Block (ZSB). What this means is program JTAGPSWDH once and change the JTAGPSWDL multiple times, if needed. The Code Composer Studio™ IDE has an integrated tool that you use to unlock the JTAGLOCK on the device.
2. After programming the JTAG passwords, enable the JTAGLOCK module (JLM) by programming bit [3:0] of Z1OTP\_JLM\_ENABLE with any value other than 0xF. It is recommended to program all four bits with a value 0x0.

### 5.2.7 Link Pointer and Zone Select

For each of the two security zones, a dedicated OTP block exists that holds the configuration related to zone's security. The following are user programmable configurations:

- ZxOTP\_LINKPOINTER1
- ZxOTP\_LINKPOINTER2
- ZxOTP\_LINKPOINTER3
- Z1OTP\_JLM\_ENABLE
- ZxOTP\_GPREG1
- ZxOTP\_GPREG2
- ZxOTP\_GPREG3
- ZxOTP\_GPREG4
- ZxOTP\_PSWDLOCK
- ZxOTP\_CRCLOCK
- Z1OTP\_JTAGPSWDH
- Z1OTP\_CMACKKEY
- ZxOTP\_CSMPSWD0
- ZxOTP\_CSMPSWD1
- ZxOTP\_CSMPSWD2
- ZxOTP\_CSMPSWD3
- ZxOTP\_GRABSECT1
- ZxOTP\_GRABSECT2
- ZxOTP\_GRABSECT3
- ZxOTP\_GRABRAM1
- ZxOTP\_EXEONLYSECT1
- ZxOTP\_EXEONLYSECT2
- ZxOTP\_EXEONLYRAM1
- Z1OTP\_JTAGPSWDL

Since OTP cannot be erased, the following configurations are placed in zone select blocks of each zone's OTP Flash of both the banks:

- ZxOTP\_CSMPSWD0
- ZxOTP\_CSMPSWD1
- ZxOTP\_CSMPSWD2
- ZxOTP\_CSMPSWD3
- ZxOTP\_GRABSECT1
- ZxOTP\_GRABSECT2
- ZxOTP\_GRABSECT3
- ZxOTP\_GRABRAM1
- ZxOTP\_EXEONLYSECT1
- ZxOTP\_EXEONLYSECT2
- ZxOTP\_EXEONLYRAM1
- Z1OTP\_JTAGPSWDL


The location of the valid zone select block in OTP is decided based on the value of three 14-bit link pointers (Zx-LINKPOINTERx) programmed in the OTP of each zone. All OTP locations except link pointers and Z1OTP\_JLM\_ENABLE locations are protected with ECC. Since the link pointer locations are not protected with ECC, three link pointers are provided that need to be programmed with the same value. The final value of the link pointer is resolved in hardware, when a dummy read is done to all the link pointers, by comparing all the three values (bit-wise voting logic). Since in OTP, a 1 can be flipped by the user to 0, but a 0 cannot be flipped to a 1 (no erase operation for OTP), the most-significant bit position in the resolved link pointer that is 0 defines the valid base address for the zone select block. While generating the final link pointer value, if the bit pattern is not one of those listed in [Figure 5-1](#), the final link pointer value becomes All\_1 (0xFFFF\_FFFF), which selects the Zone-Select-Block1 (also known as the default zone select block).

Zx-LINKPOINTER	Selected ZSB	Zone1 ZSB Address	Zone2 ZSB Address
32xxxxxxxxxxxxxxxxxxxx111111111111	ZSB1	0x78020	0x78220
32xxxxxxxxxxxxxxxxxxxx111111111110	ZSB2	0x78040	0x78240
32xxxxxxxxxxxxxxxxxxxx111111111100	ZSB3	0x78060	0x78260
32xxxxxxxxxxxxxxxxxxxx1111111111000	ZSB4	0x78080	0x78280
32xxxxxxxxxxxxxxxxxxxx11111111110000	ZSB5	0x780a0	0x782a0
32xxxxxxxxxxxxxxxxxxxx111111111100000	ZSB6	0x780c0	0x782c0
32xxxxxxxxxxxxxxxxxxxx1111111111000000	ZSB7	0x780e0	0x782e0
32xxxxxxxxxxxxxxxxxxxx1111111100000000	ZSB8	0x78100	0x78300
32xxxxxxxxxxxxxxxxxxxx1111111000000000	ZSB9	0x78120	0x78320
32xxxxxxxxxxxxxxxxxxxx1111100000000000	ZSB10	0x78140	0x78340
32xxxxxxxxxxxxxxxxxxxx1111000000000000	ZSB11	0x78160	0x78360
32xxxxxxxxxxxxxxxxxxxx1110000000000000	ZSB12	0x78180	0x78380
32xxxxxxxxxxxxxxxxxxxx1100000000000000	ZSB13	0x781a0	0x783a0
32xxxxxxxxxxxxxxxxxxxx1000000000000000	ZSB14	0x781c0	0x783c0
32xxxxxxxxxxxxxxxxxxxx0000000000000000	ZSB15	0x781e0	0x783e0

**Figure 5-1. Storage of Zone-Select Bits in OTP**

#### Note

Address locations for other security settings that are not part of Zone Select blocks can be programmed only once; therefore, you must program the address locations toward the end of the development cycle.



**Figure 5-2. Location of Zone-Select Block Based on Link-Pointer**

**CAUTION**

USER OTP is ECC protected. You must program the ECC value while programming the security setting in USER OTP. Failing to program the correct ECC value causes the device to be blocked permanently and the device needs to be replaced.

### 5.2.8 C Code Example to Get Zone Select Block Addr for Zone1

```

unsigned long LinkPointer;
unsigned long *ZoneSelBlockPtr;
int Bitpos = 13;
int ZeroFound = 0;
// Read Z1-Linkpointer register of DCSM module.
LinkPointer = *(unsigned long *)0x5F000;
// Bits 31 to 15 as most-significant 0 are reserved LinkPointer options
LinkPointer = LinkPointer << 18;
while ((ZeroFound == 0) && (bitpos > -1))
{
    if ((LinkPointer & 0x80000000) == 0)
    {
        ZeroFound = 1;
        ZoneSelBlockPtr = (unsigned long *) (0x78000 + ((bitpos + 2)*32));
    }
    Else
    {
        bitpos--;
        LinkPointer = LinkPointer << 1;
    }
}
if (ZeroFound == 0)
{
    //Default in case there is no zero found.
    ZoneSelBlockPtr = (unsigned long *)0x78020;
}

```

## 5.3 Flash and OTP Erase/Program

On this device, OTP as well as normal Flash, are secure resources. Each zone has a dedicated OTP, whereas normal Flash sectors can be allocated to any zone based on the value programmed in the GRABSECTx location in OTP. Each zone has 128-bit CSM passwords. Read and write accesses are not allowed to resources assigned to Z1 by code running from memory allocated to Z2 and conversely. Before programming any secure Flash sector, the user must either unlock the zone to which that particular sector belongs using PMF or execute the Flash programming code from secure memory that belongs to the same zone. The same is the case for erasing any secure Flash sector. To program the security settings in OTP Flash, the user must unlock the CSM of the respective zone. Unless the zone is unlocked, security settings in OTP Flash can not be updated. The OTP content cannot be erased.

A semaphore mechanism is provided to avoid the program/erase conflict between Z1 and Z2. A zone needs to grab this semaphore to successfully complete the erase/program operation on the secure Flash sectors allocated to that zone. A semaphore can be grabbed by a zone by writing the appropriate value in the SEM field of the FLSEM register. For further details of this field, see the register description.

## 5.4 Secure Copy Code

In some applications, the user wants to copy the code from secure Flash to secure RAM for better performance. The user cannot do this for EXEONLY Flash sectors because EXEONLY secure memories cannot be read from anywhere. TI provides specific “Secure Copy Code” library functions for ZONE1 to enable the user to copy content from EXEONLY secure Flash sectors to EXEONLY RAM blocks. These functions do the copy-code operation in a highly secure environment and allow a copy to be performed only when the following conditions are met:

- The secure RAM block and the secure Flash sector belong to the same zone.
- Both the secure RAM block and the secure Flash sector have EXEONLY protection enabled.

For further usage of these library functions, see the device-specific Boot ROM documentation.



## 5.5 SecureCRC

Since reads from EXEONLY memories are not allowed, the user cannot calculate the CRC on content in EXEONLY memories using the CRC engine available on this device (for example, VCUCRC, GCRC) or software. In some safety-critical applications, the user has to calculate the CRC even on these memories. To enable this without compromising on security, TI provides specific “SecureCRC” library functions for each zone. These functions do the CRC calculation in highly secure environment and allow a CRC calculation to be performed only when the following conditions are met:

- The source address is modulo the number of words (based on length\_id) for which the CRC needs to be calculated.
- The destination address belongs to the same zone as the source address.

For further usage of these library functions, see the device-specific Boot ROM documentation.

---

### Note

The user must disable all the interrupts before calling the secure functions in ROM. If there is a vector fetch during secure function execution, the CPU gets reset immediately.

---

Disclaimer: The Code Security Module (CSM) included on this device was designed to password protect the data stored in the associated memory and is warranted by Texas Instruments (TI), in accordance with its standard terms and conditions, to conform to TI's published specifications for the warranty period applicable for this device. TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.



## 5.6 CSM Impact on Other On-Chip Resources

### CAUTION

The order of initialization matters; hence, if a memory watch window with the USER OTP address is opened in the debugger (CCS IDE), the security initialization can occur in an incorrect order locking the device down. To avoid this, do not keep a memory window with USER OTP address opened in the debugger (CCS IDE) when performing a reset.

### Note

Security initialization is done by BOOTROM code on all the resets (as part of device initialization) that assert SYSRSn. This is not part of the user application code.

On this device, some of the memories are not secure. To avoid any potential hacking when the device is in the default state (post reset), accesses (all types) to all memories (secure as well as non-secure, except BOOT-ROM and OTP ) are disabled until proper security initialization is done. This means that after reset none of the memory resources except BOOT\_ROM and OTP is accessible to the user.

The following steps are required by CPU after reset (any type of reset) to initialize the security on device.

### Security Initialization

- Dummy Read to address location of SECD (0x703F0, TI-reserved register) in TI OTP
- Dummy Read to address location of Z1OTP\_LINKPOINTER1 in Z1 OTP
- Dummy Read to address location of Z1OTP\_LINKPOINTER2 in Z1 OTP
- Dummy Read to address location of Z1OTP\_LINKPOINTER3 in Z1 OTP
- Dummy Read to address location of Z2OTP\_LINKPOINTER1 in Z2 OTP
- Dummy Read to address location of Z2OTP\_LINKPOINTER2 in Z2 OTP
- Dummy Read to address location of Z2OTP\_LINKPOINTER3 in Z2 OTP
- Dummy Read to address location Z1OTP\_JLM\_ENABLE in Z1 OTP
- Dummy Read to address location of Z1OTP\_GPREG1, Z1OTP\_GPREG2, Z1OTP\_GPREG3, Z1OTP\_GPREG4 in Z1 OTP
- Dummy Read to address location of Z1OTP\_PSWDLOCK in Z1 OTP
- Dummy Read to address location of Z1OTP\_CRCLOCK in Z1 OTP
- Dummy Read to address location of Z1OTP\_JTAGPSWDH0, Z1OTP\_JTAGPSWDH1 in Z1 OTP
- Dummy Read to address location of Z2OTP\_GPREG1, Z2OTP\_GPREG2, Z2OTP\_GPREG3, Z2OTP\_GPREG4 in Z2 OTP
- Dummy Read to address location of Z2OTP\_PSWDLOCK in Z2 OTP
- Dummy Read to address location of Z2OTP\_CRCLOCK in Z2 OTP
- Read to memory map register of Z1\_LINKPOINTER in DCSM module to calculate the address of zone select block for Z1
- Dummy read to address location of Z1OTP\_GRABSECT1, Z1OTP\_GRABSECT2, Z1OTP\_GRABSECT3 in Z1 OTP
- Dummy read to address location of Z1OTP\_GRABRAM1
- Dummy read to address location of Z1OTP\_EXEONLYSECT1, Z1OTP\_EXEONLYSECT2 in Z1 OTP
- Dummy read to address location of Z1OTP\_EXEONLYRAM1 in Z1 OTP
- Dummy Read to address location of Z1OTP\_JTAGPSWDL0, Z1OTP\_JTAGPSWDL1 in Z1 OTP
- Read to memory map register of Z2\_LINKPOINTER in DCSM module to calculate the address of zone select block for Z2
- Dummy read to address location of Z2OTP\_GRABSECT1, Z2OTP\_GRABSECT2, Z2OTP\_GRABSECT3 in Z2 OTP
- Dummy read to address location of Z2OTP\_GRABRAM1
- Dummy read to address location of Z2OTP\_EXEONLYSECT1, Z2OTP\_EXEONLYSECT2 in Z2 OTP
- Dummy read to address location of Z2OTP\_EXEONLYRAM1 in Z2 OTP

### 5.6.1 RAMOPEN

RAMOPEN feature on this device enables a user to unsecure all of the secure RAM blocks without unlocking the zone security. Afterward, the RAMs can be converted back into secure RAMs without issuing reset to device. However, the previous contents of the secure RAM are not maintained.

This is a useful feature for Flash programming tools (for example, CCS Flash plugin, serial Flash programmer, and so on), which need to download Flash APIs and data on RAMs to carry out the Flash program/erase operations to unsecure Flash regions. Since debugger and boot loader writes are considered unsecure, the writes require either unsecure RAM or unlocked secure RAM to download the APIs and data to. However, the user can not always have the password required to unlock one or both of the security zones. This can be particularly problematic in a device with limited RAM where the majority of the RAM used during application runtime is designated as secure RAM.

The RAMOPEN feature allows the Flash programming tools to temporarily convert the secured RAM blocks into unsecured RAM blocks to load the API/Data and after Flash program/erase operation is completed, turn them back into secured RAM blocks.

The feature works as:

- RAMOPEN feature is enabled by setting RAMOPENFRC.SET bit to 1
- This clears the content of all the secure RAM (RAMINIT is performed in hardware).
- After completion of RAMINIT operation, RAMOPENSTAT.RAMOPEN bit get set to 1 (RAMOPEN feature is enabled and all secure RAM blocks are unsecure).
- To disable RAMOPEN feature, set RAMOPENCLR.CLEAR bit to 1.
- This again clears the content of all secure RAM (RAMINIT is performed in hardware).
- After completion of RAMINIT operation, RAMOPENSTAT.RAMOPEN bit gets cleared to 0 (RAMOPEN feature is disabled and all secure RAM blocks are again secure).

## 5.7 Incorporating Code Security in User Applications

Code security is typically not required in the development phase of a project. However, security is needed once a robust code is developed for a zone. Before such a code is programmed in the Flash memory, a CSM password must be chosen to secure the zone. Once a CSM password is in place for a zone, the zone is secured (programming a password at the appropriate locations and either performing a device reset or setting the FORCESEC bit (Zx\_CR.31) is the action that secures the device). From that time on, access to debug the contents of secure memory by any means (using JTAG, code running off external/on-chip memory, and so forth) requires a valid password. A password is not needed to run the code out of secure memory (such as in a typical end-user usage); however, access to secure memory contents for debug purposes requires a password.

### 5.7.1 Environments That Require Security Unlocking

The following are the typical situations under which unsecuring the zone can be required:

- Code development using debuggers (such as Code Composer Studio™ IDE). This is the most common environment during the design phase of a product.
- Flash programming using TI's Flash utilities such as Code Composer Studio IDE On-Chip Flash Programmer plug-in or the UniFlash tool. Flash programming is common during code development and testing. Once the user supplies the necessary password, the Flash utilities disable the security logic before attempting to program the Flash. In custom programming that uses the Flash API supplied by TI, unlocking the CSM can be avoided by executing the Flash programming algorithms from secure memory.
- Custom environment defined by the application. In addition to the above, access to secure memory contents can be required in situations such as:
  - Using the on-chip bootloader to load code or data into secure SRAM or to erase and program the Flash.
  - Executing code from on-chip unsecure memory and requiring access to secure memory for the lookup table. This is not a suggested operating condition as supplying the password from external code can compromise code security.

The unsecuring sequence is identical in all the above situations. This sequence is referred to as the password match flow (PMF) for simplicity. [Figure 5-3](#) explains the sequence of operation that is required every time the user attempts to unsecure a particular zone. A code example is listed for clarity.

### 5.7.2 CSM Password Match Flow

Password match flow (PMF) is essentially a sequence of four dummy reads from password locations (PWL) followed by four writes (32-bit writes) to CSMKEY(0/1/2/3) registers. [Figure 5-3](#) shows how PMF helps to initialize the security logic registers and disable security logic.




Figure 5-3. CSM Password Match Flow (PMF)

### 5.7.3 C Code Example to Unsecure C28x Zone1

```
volatile long int *CSM = (volatile long int *)5F090; //CSM register file volatile
long int *CSMPWL = (volatile long int *)0x78020; //CSM Password location (assuming default zone
select block)
volatile int tmp;
int I;
// Read the 128-bits of the CSM password locations (PWL)
//
for (I=0;I<4; I++) tmp = *CSMPWL++;
// Write the 128-bit password to the CSMKEY registers
// If this password matches that stored in the
// CSLPWL, then the CSM becomes unsecure. If the password does not
// match, then the zone remains secure.
// An example password of: // 0x11112222333344445555666677778888 is used.
*CSM++ = 0x22221111; // Register Z1_CSMKEY0 at 0x5F090
*CSM++ = 0x44443333; // Register Z1_CSMKEY1 at 0x5F092
*CSM++ = 0x66665555; // Register Z1_CSMKEY2 at 0x5F094
*CSM++ = 0x88887777; // Register Z1_CSMKEY3 at 0x5F096
```

### 5.7.4 C Code Example to Resecure C28x Zone1

```
volatile int *Z1_CR = 0x5F019; //CSMSCR register
//Set FORCESEC bit
*Z1_CR = 0x8000;
```

### 5.7.5 Environments That Require ECSL Unlocking

The following are the typical situations under which unsecuring can be required:

- The user develops some main IP, and then outsources peripheral functions to a subcontractor who must be able to run the user code during debug and can halt while the main IP code is running. If ECSL is not unlocked, then Code Composer Studio™ IDE connections get disconnected, which can be inconvenient for the user. Note that unlocking ECSL does not enable access to the secure code but only avoids disconnection of Code Composer Studio™ IDE (JTAG).

### 5.7.6 ECSL Password Match Flow

A password match flow (PMF) is essentially a sequence of eight dummy reads from password locations (PWL) followed by two writes to KEY registers. [Figure 5-4](#) shows how the PMF helps to initialize the security logic registers and disable security logic.




Figure 5-4. ECSSL Password Match Flow (PMF)

### 5.7.7 ECSL Disable Considerations for any Zone

A zone with ECSL enabled must have a predetermined ECSL password stored in the ECSL password locations in Flash (same as lower 64-bits of CSM passwords). Perform the following steps to disable the ECSL for any particular zone:

- Perform a dummy read of CSM password locations of that Zone.
- Write the password into the CSMKEY0/1 registers, corresponding to that Zone.
- If the password is correct, the ECSL gets disabled; otherwise, the ECSL stays enabled.

#### 5.7.7.1 C Code Example to Disable ECSL for C28x Zone1

```
volatile long int *ECSL = (volatile int *)0x5F090; //ECSL register file
volatile long int *ECSLPWL = (volatile int *)0x78028; //ECSL Password location (assuming default
Zone sel block)
volatile int tmp;
int I;
// Read the 64-bits of the password locations (PWL).
for (I=0;I<2; I++) tmp = *ECSLPWL++;
// Write the 64-bit password to the CSMKEYx registers
// If this password matches that stored in the
// CSMPWL, then ECSL gets disabled. If the password does not
// match, then the zone remains secure.
// An example password of: // 0x1111222233334444 is used.
*ECSL++ = 0x22221111; // Register Z1_CSMKEY0 at 0x5F090
*ECSL++ = 0x44443333; // Register Z1_CSMKEY1 at 0x5F092
```

### 5.7.8 Device Unique ID

CPU1 TI OTP contains a 256-bit value that is made up of both random and sequential parts. This value can be used as a seed for code encryption. The starting address of the value is 0x72168. The first 160 bits are random, the next 64 bits are sequential, and the last 32 bits are a checksum value.

## 5.8 Software

### 5.8.1 DCSM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/dcsm

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 5.8.1.1 Empty DCSM Tool Example

FILE: dcsm\_security\_tool.c

This example is an empty project setup for DCSM Tool and Driverlib development. For guidance refer to: [C2000 DCSM Security Tool](#)

#### 5.8.1.2 DCSM Memory partitioning Example

FILE: dcsm\_ex1\_secure\_memory\_partition.c

This example demonstrates how to configure and use DCSM. It configures the 1st Zone Select Block in the OTP to change the zone passwords and allocates LS0-LS3 to zone 1 & LS4-LS7 to zone 2. Zone1 | Zone2 | LS0-LS3 | LS4-LS7 | In this example, zoning of memories is done by the OTP programming whose values are configured in dcsm\_ex1\_f28p65x\_dcsm\_zxotp.asm while the securing functionalities are done through this file. It writes some data in the zones and checks before locking and after locking and matches with the data set . Ideally after locking zone1, the data set stored in zone1 should not be readable( or reads a 0 value) and zone2 that is not secured matches the written data set. It demonstrates how to lock and and unlock zones by showing where to put the password and how to check if it is secured or unsecured.

#### *External Connections*

- None.

#### *Watch Variables*

- *result* - Status of Secure memory partitioning done through OTP programming.
- *set\_error*, *error\_not\_locked* ,*error\_not\_unlocked* ,*error1* - Count of errors occurring during the execution of the example.
- *Zone1\_Locked\_Array* - Array demonstrating secured memory
- *Unsecure\_mem\_Array* - Array demonstrating Unsecured memory

Before running the example, the below configuration is expected to be done through the dcsm\_ex1\_f28p65x\_dcsm\_zxotp.asm :

- Allocate LS0-LS3 to zone 1 , LS4-LS7 to zone 2 ZSBx\_Z1\_GRABRAM1R 0x000AAA55  
ZSBx\_Z2\_GRABRAM1R 0x000A55AA
- Password of zone 1 is 0xFFFFFFFF4D7FFFFFFFFFFFFFFFFFFFFFFF
- Password of zone 2 is 0xFFFFFFFF1F7FFFFFFFFFFFFFFFFFFFFFFF

DCSM\_unlockZone\*CSM function should not be called in an actual application, should only be used for once to program the OTP memory. Ensure flash data cache is disabled before calling this function.



## 5.9 DCSM Registers

This section describes the various DCSM Registers.

---

### Note

Except for the SECERRSTAT, SECERRCLR, and SECERRFRC registers, all other registers (non-OTP space) are mapped on all three subsystems.

---

### 5.9.1 DCSM Base Address Table

**Table 5-4. DCSM Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
DcsmZ1Regs	<a href="#">DCSM_Z1_REGS</a>	DCSM_Z1_BASE	0x0005_F000	YES	-	-	YES	-	YES
DcsmZ2Regs	<a href="#">DCSM_Z2_REGS</a>	DCSM_Z2_BASE	0x0005_F080	YES	-	-	YES	-	YES
DcsmCommonRegs	<a href="#">DCSM_COMMON_REGS</a>	DCSMCOMMON_BASE	0x0005_F0C0	YES	-	-	YES	-	YES
DcsmZ1OtpRegs	<a href="#">DCSM_Z1_OTP</a>	DCSM_Z1OTP_BASE	0x0007_8000	YES	-	-	-	-	-
DcsmZ2OtpRegs	<a href="#">DCSM_Z2_OTP</a>	DCSM_Z2OTP_BASE	0x0007_8200	YES	-	-	-	-	-

### 5.9.2 DCSM\_Z1\_REGS Registers

Table 5-5 lists the memory-mapped registers for the DCSM\_Z1\_REGS registers. All register offset addresses not listed in Table 5-5 should be considered as reserved locations and the register contents should not be modified.

**Table 5-5. DCSM\_Z1\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	Z1_LINKPOINTER	Zone 1 Link Pointer		<a href="#">Go</a>
2h	Z1_OTPSECLOCK	Zone 1 OTP Secure Lock		<a href="#">Go</a>
4h	Z1_JLM_ENABLE	Zone 1 JTAGLOCK Enable Register		<a href="#">Go</a>
6h	Z1_LINKPOINTERERR	Link Pointer Error		<a href="#">Go</a>
8h	Z1_GPREG1	Zone 1 General Purpose Register-1		<a href="#">Go</a>
Ah	Z1_GPREG2	Zone 1 General Purpose Register-2		<a href="#">Go</a>
Ch	Z1_GPREG3	Zone 1 General Purpose Register-3		<a href="#">Go</a>
Eh	Z1_GPREG4	Zone 1 General Purpose Register-4		<a href="#">Go</a>
10h	Z1_CSMKEY0	Zone 1 CSM Key 0		<a href="#">Go</a>
12h	Z1_CSMKEY1	Zone 1 CSM Key 1		<a href="#">Go</a>
14h	Z1_CSMKEY2	Zone 1 CSM Key 2		<a href="#">Go</a>
16h	Z1_CSMKEY3	Zone 1 CSM Key 3		<a href="#">Go</a>
18h	Z1_CR	Zone 1 CSM Control Register		<a href="#">Go</a>
1Ah	Z1_GRABSECT1R	Zone 1 Grab Flash Status Register 1		<a href="#">Go</a>
1Ch	Z1_GRABSECT2R	Zone 1 Grab Flash Status Register 2		<a href="#">Go</a>
1Eh	Z1_GRABSECT3R	Zone 1 Grab Flash Status Register 3		<a href="#">Go</a>
20h	Z1_GRABRAM1R	Zone 1 Grab RAM Status Register 1		<a href="#">Go</a>
22h	Z1_GRABRAM2R	Zone 1 Grab RAM Status Register 2		<a href="#">Go</a>
26h	Z1_EXEONLYSECT1R	Zone 1 Execute Only Flash Status Register 1		<a href="#">Go</a>
28h	Z1_EXEONLYSECT2R	Zone 1 Execute Only Flash Status Register 2		<a href="#">Go</a>
2Ah	Z1_EXEONLYRAM1R	Zone 1 Execute Only RAM Status Register 1		<a href="#">Go</a>
2Eh	Z1_JTAGKEY0	JTAG Unlock Key Register 0		<a href="#">Go</a>
30h	Z1_JTAGKEY1	JTAG Unlock Key Register 1		<a href="#">Go</a>
32h	Z1_JTAGKEY2	JTAG Unlock Key Register 2		<a href="#">Go</a>
34h	Z1_JTAGKEY3	JTAG Unlock Key Register 3		<a href="#">Go</a>
36h	Z1_CMACKKEY0	Secure Boot CMAC Key Status Register 0		<a href="#">Go</a>
38h	Z1_CMACKKEY1	Secure Boot CMAC Key Status Register 1		<a href="#">Go</a>
3Ah	Z1_CMACKKEY2	Secure Boot CMAC Key Status Register 2		<a href="#">Go</a>
3Ch	Z1_CMACKKEY3	Secure Boot CMAC Key Status Register 3		<a href="#">Go</a>
3Eh	Z1_DIAG	Diagnostics Configuration Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-6 shows the codes that are used for access types in this section.

**Table 5-6. DCSM\_Z1\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		

**Table 5-6. DCSM\_Z1\_REGS Access Type Codes  
(continued)**

Access Type	Code	Description
<i>-n</i>		Value after reset or the default value

### 5.9.2.1 Z1\_LINKPOINTER Register (Offset = 0h) [Reset = FFFFC000h]

Z1\_LINKPOINTER is shown in [Figure 5-5](#) and described in [Table 5-7](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer

**Figure 5-5. Z1\_LINKPOINTER Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														LINKPOINTER																	
R-0003FFFFh														R-0h																	

**Table 5-7. Z1\_LINKPOINTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R	0003FFFFh	Reserved
13-0	LINKPOINTER	R	0h	This is resolved Link-Pointer value which is generated by looking at the three physical Link-Pointer values loaded from OTP Reset type: SYSRSn

### 5.9.2.2 Z1\_OTPSECLOCK Register (Offset = 2h) [Reset = 0000001h]

Z1\_OTPSECLOCK is shown in [Figure 5-6](#) and described in [Table 5-8](#).

Return to the [Summary Table](#).

Zone 1 OTP Secure Lock

**Figure 5-6. Z1\_OTPSECLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				CRCLOCK			
R-0h				R-0h			
7	6	5	4	3	2	1	0
PSWDLOCK				RESERVED			JTAGLOCK
R-0h				R-0h			R-1h

**Table 5-8. Z1\_OTPSECLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	RESERVED	R	0h	Reserved
11-8	CRCLOCK	R	0h	Value in this field gets loaded from Z1_CRCLOCK[3:0] when a read is issued to address location of Z1_CRCLOCK in OTP. 1111 : VCU has ability to calculate CRC on secure memories. Other Value : VCU doesn't have ability to calculate CRC on secure memories. Reset type: XRSn
7-4	PSWDLOCK	R	0h	Value in this field gets loaded from Z1_PSWDLOCK[3:0] when a read is issued to address location of Z1_PSWDLOCK in OTP. 1111 : CSM password locations in OTP are not protected and can be read from debugger as well as code running from anywhere. Other Value : CSM password locations in OTP are protected and can't be read without unlocking CSM of that zone. Reset type: XRSn
3-1	RESERVED	R	0h	Reserved
0	JTAGLOCK	R	1h	Reflects the state of the JTAGLOCK feature. 0 : JTAG is not locked 1 : JTAG is locked Reset type: PORESETn

### 5.9.2.3 Z1\_JLM\_ENABLE Register (Offset = 4h) [Reset = 000000Fh]

Z1\_JLM\_ENABLE is shown in [Figure 5-7](#) and described in [Table 5-9](#).

Return to the [Summary Table](#).

Zone 1 JTAGLOCK Enable Register

**Figure 5-7. Z1\_JLM\_ENABLE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				Z1_JLM_ENABLE			
R-0-0h				R-Fh			

**Table 5-9. Z1\_JLM\_ENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3-0	Z1_JLM_ENABLE	R	Fh	Zone1 JLM_ENABLE register. The value in this field gets loaded from Z1OTP_JLM_ENABLE[3:0] when a read is issued to address location of Z1OTP_JLM_ENABLE in OTP. If Z1OTP_JLM_ENABLE[31:0] is equal to all ones during the load, the JTAGLOCK is not bypassed (is enabled). If the value of Z1OTP_JLM_ENABLE[31:0] is not all ones during the load, the JTAGLOCK is governed as follows by the Z1_JLM_ENABLE bits: 1111 : JTAG/Emulation access is allowed (JTAGLOCK is not enabled) Other values: JTAGLOCK is governed by the JTAGKEY==JTAGPSWD match condition Reset type: PORESETn

### 5.9.2.4 Z1\_LINKPOINTERERR Register (Offset = 6h) [Reset = 0000000h]

Z1\_LINKPOINTERERR is shown in [Figure 5-8](#) and described in [Table 5-10](#).

Return to the [Summary Table](#).

Link Pointer Error

**Figure 5-8. Z1\_LINKPOINTERERR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED		Z1_LINKPOINTERERR													
R-0-0h		R-0h													

**Table 5-10. Z1\_LINKPOINTERERR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13-0	Z1_LINKPOINTERERR	R	0h	These bits indicate errors during formation of the resolved Link-Pointer value after the three physical Link-Pointer values loaded of OTP in flash. 0 : No Error. Other : Error on bit positions which is set to 1. Reset type: SYSRSn

### 5.9.2.5 Z1\_GPREG1 Register (Offset = 8h) [Reset = 0000000h]

Z1\_GPREG1 is shown in [Figure 5-9](#) and described in [Table 5-11](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-1

**Figure 5-9. Z1\_GPREG1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG1																															
R-0h																															

**Table 5-11. Z1\_GPREG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG1	R	0h	This field gets loaded with the contents of Z1OTP_GPREG1 locations in Zone1 USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone1 Reset type: SYSRSn



### 5.9.2.6 Z1\_GPREG2 Register (Offset = Ah) [Reset = 0000000h]

Z1\_GPREG2 is shown in [Figure 5-10](#) and described in [Table 5-12](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-2

**Figure 5-10. Z1\_GPREG2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG2																															
R-0h																															

**Table 5-12. Z1\_GPREG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG2	R	0h	This field gets loaded with the contents of Z1OTP_GPREG2 locations in Zone1 USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone1 Reset type: SYSRSn

### 5.9.2.7 Z1\_GPREG3 Register (Offset = Ch) [Reset = 0000000h]

Z1\_GPREG3 is shown in [Figure 5-11](#) and described in [Table 5-13](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-3

**Figure 5-11. Z1\_GPREG3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG3																															
R-0h																															

**Table 5-13. Z1\_GPREG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG3	R	0h	This field gets loaded with the contents of Z1OTP_GPREG3 locations in Zone1 USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone1 Reset type: SYSRSn

### 5.9.2.8 Z1\_GPREG4 Register (Offset = Eh) [Reset = 0000000h]

Z1\_GPREG4 is shown in [Figure 5-12](#) and described in [Table 5-14](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register-4

**Figure 5-12. Z1\_GPREG4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG4																															
R-0h																															

**Table 5-14. Z1\_GPREG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG4	R	0h	This field gets loaded with the contents of Z1OTP_GPREG4 locations in Zone1 USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone1 Reset type: SYSRSn

### 5.9.2.9 Z1\_CSMKEY0 Register (Offset = 10h) [Reset = 0000000h]

Z1\_CSMKEY0 is shown in [Figure 5-13](#) and described in [Table 5-15](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 0

**Figure 5-13. Z1\_CSMKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1_CSMKEY0																															
R/W-0h																															

**Table 5-15. Z1\_CSMKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1_CSMKEY0	R/W	0h	To unlock Zone1, user needs to write this register with exact value as Z1_CSMPSWD0, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.2.10 Z1\_CSMKEY1 Register (Offset = 12h) [Reset = 0000000h]

Z1\_CSMKEY1 is shown in [Figure 5-14](#) and described in [Table 5-16](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 1

**Figure 5-14. Z1\_CSMKEY1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1_CSMKEY1																															
R/W-0h																															

**Table 5-16. Z1\_CSMKEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1_CSMKEY1	R/W	0h	To unlock Zone1, user needs to write this register with exact value as Z1_CSMPWD1, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.2.11 Z1\_CSMKEY2 Register (Offset = 14h) [Reset = 0000000h]

Z1\_CSMKEY2 is shown in [Figure 5-15](#) and described in [Table 5-17](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 2

**Figure 5-15. Z1\_CSMKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1_CSMKEY2																															
R/W-0h																															

**Table 5-17. Z1\_CSMKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1_CSMKEY2	R/W	0h	To unlock Zone1, user needs to write this register with exact value as Z1_CSMPSWD2, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.2.12 Z1\_CSMKEY3 Register (Offset = 16h) [Reset = 0000000h]

Z1\_CSMKEY3 is shown in [Figure 5-16](#) and described in [Table 5-18](#).

Return to the [Summary Table](#).

Zone 1 CSM Key 3

**Figure 5-16. Z1\_CSMKEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1_CSMKEY3																															
R/W-0h																															

**Table 5-18. Z1\_CSMKEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1_CSMKEY3	R/W	0h	To unlock Zone1, user needs to write this register with exact value as Z1_CSMPWD3, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.2.13 Z1\_CR Register (Offset = 18h) [Reset = 00080000h]

Z1\_CR is shown in [Figure 5-17](#) and described in [Table 5-19](#).

Return to the [Summary Table](#).

Zone 1 CSM Control Register

**Figure 5-17. Z1\_CR Register**

31	30	29	28	27	26	25	24
FORCESEC	RESERVED						
R-0/W-0h				R-0h			
23	22	21	20	19	18	17	16
RESERVED	RESERVED	UNSECURE	ALLONE	ALLZERO	RESERVED		
R-0h	R-0h	R-0h	R-0h	R-1h	R-0h		
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R-0h	R-0h	R-0h	R-0h

**Table 5-19. Z1\_CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	FORCESEC	R-0/W	0h	A write of '1' to this bit clears the CSMKEYx registers. If writing to this bit after performing an update of the security passwords, it is advised to immediately perform a dummy load of the passwords by initiating a read of the passwords from their flash locations. Reset type: SYSRSn
30-24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	UNSECURE	R	0h	Indicates the state of Zone. 0 : Zone is in lock(secure) state. 1 : Zone is in unlock(unsecure) state. Reset type: SYSRSn
20	ALLONE	R	0h	Indicates the state of CSM passwords. 0 : Zone CSM Passwords are not all ones. 1 : Zone CSM Passwords are all ones. Reset type: SYSRSn
19	ALLZERO	R	1h	Indicates the state of CSM passwords. 0 : CSM Passwords are not all zeros. 1 : CSM Passwords are all zero and device is permanently locked. Reset type: SYSRSn
18-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved



### 5.9.2.14 Z1\_GRABSECT1R Register (Offset = 1Ah) [Reset = 0000000h]

Z1\_GRABSECT1R is shown in [Figure 5-18](#) and described in [Table 5-20](#).

Return to the [Summary Table](#).

Zone 1 Grab Flash Status Register 1

**Figure 5-18. Z1\_GRABSECT1R Register**

31	30	29	28	27	26	25	24
GRAB_B1_SECT127_96		GRAB_B1_SECT95_64		GRAB_B1_SECT63_32		GRAB_B1_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_B1_SECT3		GRAB_B1_SECT2		GRAB_B1_SECT1		GRAB_B1_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_B0_SECT127_96		GRAB_B0_SECT95_64		GRAB_B0_SECT63_32		GRAB_B0_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B0_SECT3		GRAB_B0_SECT2		GRAB_B0_SECT1		GRAB_B0_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-20. Z1\_GRABSECT1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_B1_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_B1_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_B1_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-20. Z1\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25-24	GRAB_B1_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
23-22	GRAB_B1_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_B1_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_B1_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_B1_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_B0_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-20. Z1\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_B0_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B0_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_B0_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B0_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B0_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B0_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-20. Z1\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_B0_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.2.15 Z1\_GRABSECT2R Register (Offset = 1Ch) [Reset = 0000000h]

Z1\_GRABSECT2R is shown in [Figure 5-19](#) and described in [Table 5-21](#).

Return to the [Summary Table](#).

Zone 1 Grab Flash Status Register 2

**Figure 5-19. Z1\_GRABSECT2R Register**

31	30	29	28	27	26	25	24
GRAB_B3_SECT127_96		GRAB_B3_SECT95_64		GRAB_B3_SECT63_32		GRAB_B3_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_B3_SECT3		GRAB_B3_SECT2		GRAB_B3_SECT1		GRAB_B3_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_B2_SECT127_96		GRAB_B2_SECT95_64		GRAB_B2_SECT63_32		GRAB_B2_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B2_SECT3		GRAB_B2_SECT2		GRAB_B2_SECT1		GRAB_B2_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-21. Z1\_GRABSECT2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_B3_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_B3_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_B3_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-21. Z1\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25-24	GRAB_B3_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
23-22	GRAB_B3_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_B3_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_B3_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_B3_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_B2_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-21. Z1\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_B2_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B2_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_B2_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B2_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B2_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B2_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-21. Z1\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_B2_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn



### 5.9.2.16 Z1\_GRABSECT3R Register (Offset = 1Eh) [Reset = 0000000h]

Z1\_GRABSECT3R is shown in [Figure 5-20](#) and described in [Table 5-22](#).

Return to the [Summary Table](#).

Zone 1 Grab Flash Status Register 3

**Figure 5-20. Z1\_GRABSECT3R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
GRAB_B4_SECT127_96		GRAB_B4_SECT95_64		GRAB_B4_SECT63_32		GRAB_B4_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B4_SECT3		GRAB_B4_SECT2		GRAB_B4_SECT1		GRAB_B4_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-22. Z1\_GRABSECT3R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-14	GRAB_B4_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
13-12	GRAB_B4_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B4_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-22. Z1\_GRABSECT3R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	GRAB_B4_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B4_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B4_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B4_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
1-0	GRAB_B4_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z1_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone1. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.2.17 Z1\_GRABRAM1R Register (Offset = 20h) [Reset = 0000000h]

Z1\_GRABRAM1R is shown in [Figure 5-21](#) and described in [Table 5-23](#).

Return to the [Summary Table](#).

Zone 1 Grab RAM Status Register 1

**Figure 5-21. Z1\_GRABRAM1R Register**

31	30	29	28	27	26	25	24
GRAB_RAM15		GRAB_RAM14		GRAB_RAM13		GRAB_RAM12	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_RAM11		GRAB_RAM10		GRAB_RAM9		GRAB_RAM8	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_RAM7		GRAB_RAM6		GRAB_RAM5		GRAB_RAM4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_RAM3		GRAB_RAM2		GRAB_RAM1		GRAB_RAM0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-23. Z1\_GRABRAM1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_RAM15	R	0h	Value in this field gets loaded from Z1_GRABRAM1[31:30] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. D5 RAM is inaccessible. 01 : Request to allocate D5 RAM to Zone1. 10 : No request for D5 RAM 11 : No request for D5 RAM when this zone is UNLOCKED. Else D2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_RAM14	R	0h	Value in this field gets loaded from Z1_GRABRAM1[29:28] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. D4 RAM is inaccessible. 01 : Request to allocate D4 RAM to Zone1. 10 : No request for D4 RAM 11 : No request for D4 RAM when this zone is UNLOCKED. Else D2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_RAM13	R	0h	Value in this field gets loaded from Z1_GRABRAM1[27:26] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. D3 RAM is inaccessible. 01 : Request to allocate D3 RAM to Zone1. 10 : No request for D3 RAM 11 : No request for D3 RAM when this zone is UNLOCKED. Else D2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
25-24	GRAB_RAM12	R	0h	Value in this field gets loaded from Z1_GRABRAM1[25:24] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. D2 RAM is inaccessible. 01 : Request to allocate D2 RAM to Zone1. 10 : No request for D2 RAM 11 : No request for D2 RAM when this zone is UNLOCKED. Else D2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-23. Z1\_GRABRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	GRAB_RAM11	R	0h	Value in this field gets loaded from Z1_GRABRAM1[23:22] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. D1 RAM is inaccessible. 01 : Request to allocate D1 RAM to Zone1. 10 : No request for D1 RAM 11 : No request for D1 RAM when this zone is UNLOCKED. Else D1 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_RAM10	R	0h	Value in this field gets loaded from Z1_GRABRAM1[21:20] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. D0 RAM is inaccessible. 01 : Request to allocate D0 RAM to Zone1. 10 : No request for D0 RAM 11 : No request for D0 RAM when this zone is UNLOCKED. Else D0 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_RAM9	R	0h	Value in this field gets loaded from Z1_GRABRAM1[19:18] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS9 RAM is inaccessible. 01 : Request to allocate CPU1 LS9 RAM to Zone1. 10 : No request for CPU1 LS9 RAM 11 : No request for CPU1 LS9 RAM when this zone is UNLOCKED. Else CPU1 LS9 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_RAM8	R	0h	Value in this field gets loaded from Z1_GRABRAM1[17:16] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS8 RAM is inaccessible. 01 : Request to allocate CPU1 LS8 RAM to Zone1. 10 : No request for CPU1 LS8 RAM 11 : No request for CPU1 LS8 RAM when this zone is UNLOCKED. Else CPU1 LS8 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_RAM7	R	0h	Value in this field gets loaded from Z1_GRABRAM1[15:14] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS7 RAM is inaccessible. 01 : Request to allocate CPU1 LS7 RAM to Zone1. 10 : No request for CPU1 LS7 RAM 11 : No request for CPU1 LS7 RAM when this zone is UNLOCKED. Else CPU1 LS7 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
13-12	GRAB_RAM6	R	0h	Value in this field gets loaded from Z1_GRABRAM1[13:12] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS6 RAM is inaccessible. 01 : Request to allocate CPU1 LS6 RAM to Zone1. 10 : No request for CPU1 LS6 RAM 11 : No request for CPU1 LS6 RAM when this zone is UNLOCKED. Else CPU1 LS6 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_RAM5	R	0h	Value in this field gets loaded from Z1_GRABRAM1[11:10] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS5 RAM is inaccessible. 01 : Request to allocate CPU1 LS5 RAM to Zone1. 10 : No request for CPU1 LS5 RAM 11 : No request for CPU1 LS5 RAM when this zone is UNLOCKED. Else CPU1 LS5 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-23. Z1\_GRABRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	GRAB_RAM4	R	0h	Value in this field gets loaded from Z1_GRABRAM1[9:8] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS4 RAM is inaccessible. 01 : Request to allocate CPU1 LS4 RAM to Zone1. 10 : No request for CPU1 LS4 RAM 11 : No request for CPU1 LS4 RAM when this zone is UNLOCKED. Else CPU1 LS4 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_RAM3	R	0h	Value in this field gets loaded from Z1_GRABRAM1[7:6] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS3 RAM is inaccessible. 01 : Request to allocate CPU1 LS3 RAM to Zone1. 10 : No request for CPU1 LS3 RAM 11 : No request for CPU1 LS3 RAM when this zone is UNLOCKED. Else CPU1 LS3 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_RAM2	R	0h	Value in this field gets loaded from Z1_GRABRAM1[5:4] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS2 RAM is inaccessible. 01 : Request to allocate CPU1 LS2 RAM to Zone1. 10 : No request for CPU1 LS2 RAM 11 : No request for CPU1 LS2 RAM when this zone is UNLOCKED. Else CPU1 LS2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_RAM1	R	0h	Value in this field gets loaded from Z1_GRABRAM1[3:2] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS1 RAM is inaccessible. 01 : Request to allocate CPU1 LS1 RAM to Zone1. 10 : No request for CPU1 LS1 RAM 11 : No request for CPU1 LS1 RAM when this zone is UNLOCKED. Else CPU1 LS1 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
1-0	GRAB_RAM0	R	0h	Value in this field gets loaded from Z1_GRABRAM1[1:0] when a read is issued to address location of Z1_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS0 RAM is inaccessible. 01 : Request to allocate CPU1 LS0 RAM to Zone1. 10 : No request for CPU1 LS0 RAM 11 : No request for CPU1 LS0 RAM when this zone is UNLOCKED. Else CPU1 LS0 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.2.18 Z1\_GRABRAM2R Register (Offset = 22h) [Reset = 0000000h]

Z1\_GRABRAM2R is shown in [Figure 5-22](#) and described in [Table 5-24](#).

Return to the [Summary Table](#).

Zone 1 Grab RAM Status Register 2

**Figure 5-22. Z1\_GRABRAM2R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
GRAB_RAM15		GRAB_RAM14		GRAB_RAM13		GRAB_RAM12	
R-0h		R-0h		R-0h		R-0h	

**Table 5-24. Z1\_GRABRAM2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	RESERVED	R	0h	Reserved
7-6	GRAB_RAM15	R	0h	Value in this field gets loaded from Z1_GRABRAM2[7:6] when a read is issued to address location of Z1_GRABRAM2 in OTP. Defines Zone1's grab request of the higher addressed half of CPU2TOCPU1MSGRAM0. 00 : Invalid. MSG RAM is inaccessible. 01 : Request to allocate MSG RAM to Zone1. 10 : No request for MSG RAM 11 : No request for MSG RAM when this zone is UNLOCKED. Else MSG RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_RAM14	R	0h	Value in this field gets loaded from Z1_GRABRAM2[5:4] when a read is issued to address location of Z1_GRABRAM2 in OTP. Defines Zone1's grab request of the lower addressed half of CPU2TOCPU1MSGRAM0. 00 : Invalid. MSG RAM is inaccessible. 01 : Request to allocate MSG RAM to Zone1. 10 : No request for MSG RAM 11 : No request for MSG RAM when this zone is UNLOCKED. Else MSG RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_RAM13	R	0h	Value in this field gets loaded from Z1_GRABRAM2[3:2] when a read is issued to address location of Z1_GRABRAM2 in OTP. Defines Zone1's grab request of the higher addressed half of CPU1TOCPU2MSGRAM0. 00 : Invalid. MSG RAM is inaccessible. 01 : Request to allocate MSG RAM to Zone1. 10 : No request for MSG RAM 11 : No request for MSG RAM when this zone is UNLOCKED. Else MSG RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-24. Z1\_GRABRAM2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_RAM12	R	0h	<p>Value in this field gets loaded from Z1_GRABRAM2[1:0] when a read is issued to address location of Z1_GRABRAM2 in OTP.</p> <p>Defines Zone1's grab request of the lower addressed half of CPU1TOCPU2MSGRAM0.</p> <p>00 : Invalid. MSG RAM is inaccessible.</p> <p>01 : Request to allocate MSG RAM to Zone1.</p> <p>10 : No request for MSG RAM</p> <p>11 : No request for MSG RAM when this zone is UNLOCKED. Else MSG RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p>

### 5.9.2.19 Z1\_EXEONLYSECT1R Register (Offset = 26h) [Reset = 0000000h]

Z1\_EXEONLYSECT1R is shown in [Figure 5-23](#) and described in [Table 5-25](#).

Return to the [Summary Table](#).

Zone 1 Execute Only Flash Status Register 1

**Figure 5-23. Z1\_EXEONLYSECT1R Register**

31	30	29	28	27	26	25	24
EXEONLY_B3_SECT127_96	EXEONLY_B3_SECT95_64	EXEONLY_B3_SECT63_32	EXEONLY_B3_SECT31_4	EXEONLY_B3_SECT3	EXEONLY_B3_SECT2	EXEONLY_B3_SECT1	EXEONLY_B3_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
EXEONLY_B2_SECT127_96	EXEONLY_B2_SECT95_64	EXEONLY_B2_SECT63_32	EXEONLY_B2_SECT31_4	EXEONLY_B2_SECT3	EXEONLY_B2_SECT2	EXEONLY_B2_SECT1	EXEONLY_B2_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
EXEONLY_B1_SECT127_96	EXEONLY_B1_SECT95_64	EXEONLY_B1_SECT63_32	EXEONLY_B1_SECT31_4	EXEONLY_B1_SECT3	EXEONLY_B1_SECT2	EXEONLY_B1_SECT1	EXEONLY_B1_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EXEONLY_B0_SECT127_96	EXEONLY_B0_SECT95_64	EXEONLY_B0_SECT63_32	EXEONLY_B0_SECT31_4	EXEONLY_B0_SECT3	EXEONLY_B0_SECT2	EXEONLY_B0_SECT1	EXEONLY_B0_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	EXEONLY_B3_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
30	EXEONLY_B3_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
29	EXEONLY_B3_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn



**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28	EXEONLY_B3_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
27	EXEONLY_B3_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
26	EXEONLY_B3_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
25	EXEONLY_B3_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
24	EXEONLY_B3_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
23	EXEONLY_B2_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
22	EXEONLY_B2_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	EXEONLY_B2_SECT63_3 2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
20	EXEONLY_B2_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
19	EXEONLY_B2_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
18	EXEONLY_B2_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
17	EXEONLY_B2_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
16	EXEONLY_B2_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
15	EXEONLY_B1_SECT127_ 96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	EXEONLY_B1_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
13	EXEONLY_B1_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
12	EXEONLY_B1_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
11	EXEONLY_B1_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
10	EXEONLY_B1_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
9	EXEONLY_B1_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
8	EXEONLY_B1_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	EXEONLY_B0_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
6	EXEONLY_B0_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
5	EXEONLY_B0_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
4	EXEONLY_B0_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
3	EXEONLY_B0_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
2	EXEONLY_B0_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn
1	EXEONLY_B0_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

**Table 5-25. Z1\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	EXEONLY_B0_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone1) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone1) Reset type: SYSRSn

### 5.9.2.20 Z1\_EXEONLYSECT2R Register (Offset = 28h) [Reset = 0000000h]

Z1\_EXEONLYSECT2R is shown in [Figure 5-24](#) and described in [Table 5-26](#).

Return to the [Summary Table](#).

Zone 1 Execute Only Flash Status Register 2

**Figure 5-24. Z1\_EXEONLYSECT2R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
EXEONLY_B4_ SECT127_96	EXEONLY_B4_ SECT95_64	EXEONLY_B4_ SECT63_32	EXEONLY_B4_ SECT31_4	EXEONLY_B4_ SECT3	EXEONLY_B4_ SECT2	EXEONLY_B4_ SECT1	EXEONLY_B4_ SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-26. Z1\_EXEONLYSECT2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	RESERVED	R	0h	Reserved
7	EXEONLY_B4_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1) Reset type: SYSRSn
6	EXEONLY_B4_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1) Reset type: SYSRSn
5	EXEONLY_B4_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1) Reset type: SYSRSn

**Table 5-26. Z1\_EXEONLYSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	EXEONLY_B4_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1) Reset type: SYSRSn
3	EXEONLY_B4_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1) Reset type: SYSRSn
2	EXEONLY_B4_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1) Reset type: SYSRSn
1	EXEONLY_B4_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1) Reset type: SYSRSn
0	EXEONLY_B4_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone1) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone1) Reset type: SYSRSn

### 5.9.2.21 Z1\_EXEONLYRAM1R Register (Offset = 2Ah) [Reset = 0000000h]

Z1\_EXEONLYRAM1R is shown in [Figure 5-25](#) and described in [Table 5-27](#).

Return to the [Summary Table](#).

Zone 1 Execute Only RAM Status Register 1

**Figure 5-25. Z1\_EXEONLYRAM1R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
EXEONLY_RA M15	EXEONLY_RA M14	EXEONLY_RA M13	EXEONLY_RA M12	EXEONLY_RA M11	EXEONLY_RA M10	EXEONLY_RA M9	EXEONLY_RA M8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EXEONLY_RA M7	EXEONLY_RA M6	EXEONLY_RA M5	EXEONLY_RA M4	EXEONLY_RA M3	EXEONLY_RA M2	EXEONLY_RA M1	EXEONLY_RA M0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-27. Z1\_EXEONLYRAM1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	EXEONLY_RAM15	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[15] when a read is issued to Z1_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D5 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for D5 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
14	EXEONLY_RAM14	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[14] when a read is issued to Z1_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D4 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for D4 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
13	EXEONLY_RAM13	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[13] when a read is issued to Z1_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D3 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for D3 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
12	EXEONLY_RAM12	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[12] when a read is issued to Z1_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D2 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for D2 RAM (only if it's allocated to Zone1) Reset type: SYSRSn



**Table 5-27. Z1\_EXEONLYRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	EXEONLY_RAM11	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[11] when a read is issued to Z1_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D1 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for D1 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
10	EXEONLY_RAM10	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[10] when a read is issued to Z1_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D0 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for D0 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
9	EXEONLY_RAM9	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[9] when a read is issued to Z1_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS9 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS9 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
8	EXEONLY_RAM8	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[8] when a read is issued to Z1_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS8 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS8 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
7	EXEONLY_RAM7	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[7] when a read is issued to Z1_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS7 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS7 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
6	EXEONLY_RAM6	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[6] when a read is issued to Z1_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS6 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS6 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
5	EXEONLY_RAM5	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[5] when a read is issued to Z1_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS5 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS5 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
4	EXEONLY_RAM4	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[4] when a read is issued to Z1_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS4 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS4 RAM (only if it's allocated to Zone1) Reset type: SYSRSn

**Table 5-27. Z1\_EXEONLYRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	EXEONLY_RAM3	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[3] when a read is issued to Z1_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS3 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS3 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
2	EXEONLY_RAM2	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[2] when a read is issued to Z1_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS2 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS2 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
1	EXEONLY_RAM1	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[1] when a read is issued to Z1_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS1 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS1 RAM (only if it's allocated to Zone1) Reset type: SYSRSn
0	EXEONLY_RAM0	R	0h	Value in this field gets loaded from Z1_EXEONLYRAM1[0] when a read is issued to Z1_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS0 RAM (only if it's allocated to Zone1) 1 : Execute-Only protection is disabled for CPU1 LS0 RAM (only if it's allocated to Zone1) Reset type: SYSRSn

### 5.9.2.22 Z1\_JTAGKEY0 Register (Offset = 2Eh) [Reset = 0000000h]

Z1\_JTAGKEY0 is shown in [Figure 5-26](#) and described in [Table 5-28](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 0

**Figure 5-26. Z1\_JTAGKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY0																															
R-0h																															

**Table 5-28. Z1\_JTAGKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY0	R	0h	Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn

### 5.9.2.23 Z1\_JTAGKEY1 Register (Offset = 30h) [Reset = 00000000h]

Z1\_JTAGKEY1 is shown in [Figure 5-27](#) and described in [Table 5-29](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 1

**Figure 5-27. Z1\_JTAGKEY1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																KEY1															
																R-0h															

**Table 5-29. Z1\_JTAGKEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY1	R	0h	Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn

### 5.9.2.24 Z1\_JTAGKEY2 Register (Offset = 32h) [Reset = 00000000h]

Z1\_JTAGKEY2 is shown in [Figure 5-28](#) and described in [Table 5-30](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 2

**Figure 5-28. Z1\_JTAGKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY2																															
R-0h																															

**Table 5-30. Z1\_JTAGKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY2	R	0h	Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn

### 5.9.2.25 Z1\_JTAGKEY3 Register (Offset = 34h) [Reset = 0000000h]

Z1\_JTAGKEY3 is shown in [Figure 5-29](#) and described in [Table 5-31](#).

Return to the [Summary Table](#).

JTAG Unlock Key Register 3

**Figure 5-29. Z1\_JTAGKEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
KEY3																																	
R-0h																																	

**Table 5-31. Z1\_JTAGKEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY3	R	0h	Value in this field is scanned in via the JLM scan chain. JTAGKEY is compared to a hidden register that gets dummy loaded when a read is issued to the JTAGPSWD locations in OTP. Reset type: PORESETn

### 5.9.2.26 Z1\_CMACKKEY0 Register (Offset = 36h) [Reset = 0000000h]

Z1\_CMACKKEY0 is shown in [Figure 5-30](#) and described in [Table 5-32](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 0

**Figure 5-30. Z1\_CMACKKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	KEY0														
																	R-0h														

**Table 5-32. Z1\_CMACKKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY0	R	0h	Value in this field gets loaded from CMACKKEY0 when a read is issued to its address in OTP. Reset type: SYSRSn


### 5.9.2.27 Z1\_CMACEY1 Register (Offset = 38h) [Reset = 0000000h]

Z1\_CMACEY1 is shown in [Figure 5-31](#) and described in [Table 5-33](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 1

**Figure 5-31. Z1\_CMACEY1 Register**



**Table 5-33. Z1\_CMACEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY1	R	0h	Value in this field gets loaded from CMACEY1 when a read is issued to its address in OTP. Reset type: SYSRSn



### 5.9.2.28 Z1\_CMACKKEY2 Register (Offset = 3Ah) [Reset = 00000000h]

Z1\_CMACKKEY2 is shown in [Figure 5-32](#) and described in [Table 5-34](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 2

**Figure 5-32. Z1\_CMACKKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	KEY2														
																	R-0h														

**Table 5-34. Z1\_CMACKKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY2	R	0h	Value in this field gets loaded from CMACKKEY2 when a read is issued to its address in OTP. Reset type: SYSRSn

### 5.9.2.29 Z1\_CMACEY3 Register (Offset = 3Ch) [Reset = 0000000h]

Z1\_CMACEY3 is shown in [Figure 5-33](#) and described in [Table 5-35](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key Status Register 3

**Figure 5-33. Z1\_CMACEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
KEY3																																	
R-0h																																	

**Table 5-35. Z1\_CMACEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY3	R	0h	Value in this field gets loaded from CMACEY3 when a read is issued to its address in OTP. Reset type: SYSRSn

### 5.9.2.30 Z1\_DIAG Register (Offset = 3Eh) [Reset = 0000000h]

Z1\_DIAG is shown in [Figure 5-34](#) and described in [Table 5-36](#).

Return to the [Summary Table](#).

Diagnostics Configuration Register

**Figure 5-34. Z1\_DIAG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		MPOST_EN		RESERVED		RESERVED	
R-0-0h		R-0h		R-0h		R-0h	

**Table 5-36. Z1\_DIAG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5-4	MPOST_EN	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z1_DIAG address location in the SECURITY sector. MPOST Enable. Indicates whether the boot ROM should run MPOST or not at boot. 01: Enable MPOST. 10: Disable MPOST. Reset type: N/A
3-2	RESERVED	R	0h	Reserved
1-0	RESERVED	R	0h	Reserved

### 5.9.3 DCSM\_Z2\_REGS Registers

Table 5-37 lists the memory-mapped registers for the DCSM\_Z2\_REGS registers. All register offset addresses not listed in Table 5-37 should be considered as reserved locations and the register contents should not be modified.

**Table 5-37. DCSM\_Z2\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	Z2_LINKPOINTER	Zone 2 Link Pointer		<a href="#">Go</a>
2h	Z2_OTPSECLOCK	Zone 2 OTP Secure Lock		<a href="#">Go</a>
6h	Z2_LINKPOINTERERR	Link Pointer Error		<a href="#">Go</a>
8h	Z2_GPREG1	Zone 2 General Purpose Register-1		<a href="#">Go</a>
Ah	Z2_GPREG2	Zone 2 General Purpose Register-2		<a href="#">Go</a>
Ch	Z2_GPREG3	Zone 2 General Purpose Register-3		<a href="#">Go</a>
Eh	Z2_GPREG4	Zone 2 General Purpose Register-4		<a href="#">Go</a>
10h	Z2_CSMKEY0	Zone 2 CSM Key 0		<a href="#">Go</a>
12h	Z2_CSMKEY1	Zone 2 CSM Key 1		<a href="#">Go</a>
14h	Z2_CSMKEY2	Zone 2 CSM Key 2		<a href="#">Go</a>
16h	Z2_CSMKEY3	Zone 2 CSM Key 3		<a href="#">Go</a>
18h	Z2_CR	Zone 2 CSM Control Register		<a href="#">Go</a>
1Ah	Z2_GRABSECT1R	Zone 2 Grab Flash Status Register 1		<a href="#">Go</a>
1Ch	Z2_GRABSECT2R	Zone 2 Grab Flash Status Register 2		<a href="#">Go</a>
1Eh	Z2_GRABSECT3R	Zone 2 Grab Flash Status Register 3		<a href="#">Go</a>
20h	Z2_GRABRAM1R	Zone 2 Grab RAM Status Register 1		<a href="#">Go</a>
22h	Z2_GRABRAM2R	Zone 2 Grab RAM Status Register 2		<a href="#">Go</a>
26h	Z2_EXEONLYSECT1R	Zone 2 Execute Only Flash Status Register 1		<a href="#">Go</a>
28h	Z2_EXEONLYSECT2R	Zone 2 Execute Only Flash Status Register 2		<a href="#">Go</a>
2Ah	Z2_EXEONLYRAM1R	Zone 2 Execute Only RAM Status Register 1		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-38 shows the codes that are used for access types in this section.

**Table 5-38. DCSM\_Z2\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 5.9.3.1 Z2\_LINKPOINTER Register (Offset = 0h) [Reset = FFFFC000h]

Z2\_LINKPOINTER is shown in [Figure 5-35](#) and described in [Table 5-39](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer

**Figure 5-35. Z2\_LINKPOINTER Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														LINKPOINTER																	
R-0003FFFFh														R-0h																	

**Table 5-39. Z2\_LINKPOINTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R	0003FFFFh	Reserved
13-0	LINKPOINTER	R	0h	This is resolved Link-Pointer value which is generated by looking at the three physical Link-Pointer values loaded from OTP Reset type: SYSRSn

### 5.9.3.2 Z2\_OTPSECLOCK Register (Offset = 2h) [Reset = 0000001h]

Z2\_OTPSECLOCK is shown in [Figure 5-36](#) and described in [Table 5-40](#).

Return to the [Summary Table](#).

Zone 2 OTP Secure Lock

**Figure 5-36. Z2\_OTPSECLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				CRCLOCK			
R-0h				R-0h			
7	6	5	4	3	2	1	0
PSWDLOCK				RESERVED			JTAGLOCK
R-0h				R-0h			R-1h

**Table 5-40. Z2\_OTPSECLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	RESERVED	R	0h	Reserved
11-8	CRCLOCK	R	0h	Value in this field gets loaded from Z2_CRCLOCK[3:0] when a read is issued to address location of Z2_CRCLOCK in OTP. 1111 : VCU has ability to calculate CRC on secure memories. Other Value : VCU doesn't have ability to calculate CRC on secure memories. Reset type: XRSn
7-4	PSWDLOCK	R	0h	Value in this field gets loaded from Z2_PSWDLOCK[3:0] when a read is issued to address location of Z1_PSWDLOCK in OTP. 1111 : CSM password locations in OTP are not protected and can be read from debugger as well as code running from anywhere. Other Value : CSM password locations in OTP are protected and can't be read without unlocking CSM of that zone. Reset type: XRSn
3-1	RESERVED	R	0h	Reserved
0	JTAGLOCK	R	1h	Reflects the state of the JTAGLOCK feature. 0 : JTAG is not locked 1 : JTAG is locked This bit is a copy of the Z1_OTPSECLOCK.JTAGLOCK bit. Reset type: PORESETn

### 5.9.3.3 Z2\_LINKPOINTERERR Register (Offset = 6h) [Reset = 0000000h]

Z2\_LINKPOINTERERR is shown in [Figure 5-37](#) and described in [Table 5-41](#).

Return to the [Summary Table](#).

Link Pointer Error

**Figure 5-37. Z2\_LINKPOINTERERR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED		Z2_LINKPOINTERERR													
R-0-0h		R-0h													

**Table 5-41. Z2\_LINKPOINTERERR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13-0	Z2_LINKPOINTERERR	R	0h	These bits indicate errors during formation of the resolved Link-Pointer value after the three physical Link-Pointer values loaded of OTP in flash. 0 : No Error. Other : Error on bit positions which is set to 1. Reset type: SYSRSn


### 5.9.3.4 Z2\_GPREG1 Register (Offset = 8h) [Reset = 0000000h]

Z2\_GPREG1 is shown in [Figure 5-38](#) and described in [Table 5-42](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-1

**Figure 5-38. Z2\_GPREG1 Register**



**Table 5-42. Z2\_GPREG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG1	R	0h	This field gets loaded with the contents of Z2OTP_GPREG1 locations in Zone2 USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone2 Reset type: SYSRSn



### 5.9.3.5 Z2\_GPREG2 Register (Offset = Ah) [Reset = 0000000h]

Z2\_GPREG2 is shown in [Figure 5-39](#) and described in [Table 5-43](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-2

**Figure 5-39. Z2\_GPREG2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG2																															
R-0h																															

**Table 5-43. Z2\_GPREG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG2	R	0h	This field gets loaded with the contents of Z2OTP_GPREG2 locations in Zone2 USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone2 Reset type: SYSRSn


### 5.9.3.6 Z2\_GPREG3 Register (Offset = Ch) [Reset = 0000000h]

Z2\_GPREG3 is shown in [Figure 5-40](#) and described in [Table 5-44](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-3

**Figure 5-40. Z2\_GPREG3 Register**



**Table 5-44. Z2\_GPREG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG3	R	0h	This field gets loaded with the contents of Z2OTP_GPREG3 locations in Zone2 USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone2 Reset type: SYSRStn

### 5.9.3.7 Z2\_GPREG4 Register (Offset = Eh) [Reset = 0000000h]

Z2\_GPREG4 is shown in [Figure 5-41](#) and described in [Table 5-45](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register-4

**Figure 5-41. Z2\_GPREG4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPREG4																															
R-0h																															

**Table 5-45. Z2\_GPREG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPREG4	R	0h	This field gets loaded with the contents of Z2OTP_GPREG4 locations in Zone2 USER-OTP when a dummy read is issued to that address. Users can use this register to load any general purpose non-volatile content from USER-OTP of Zone2 Reset type: SYSRSn

### 5.9.3.8 Z2\_CSMKEY0 Register (Offset = 10h) [Reset = 0000000h]

Z2\_CSMKEY0 is shown in [Figure 5-42](#) and described in [Table 5-46](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 0

**Figure 5-42. Z2\_CSMKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2_CSMKEY0																															
R/W-0h																															

**Table 5-46. Z2\_CSMKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2_CSMKEY0	R/W	0h	To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD0, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.3.9 Z2\_CSMKEY1 Register (Offset = 12h) [Reset = 0000000h]

Z2\_CSMKEY1 is shown in [Figure 5-43](#) and described in [Table 5-47](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 1

**Figure 5-43. Z2\_CSMKEY1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2_CSMKEY1																															
R/W-0h																															

**Table 5-47. Z2\_CSMKEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2_CSMKEY1	R/W	0h	To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD1, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRStn

### 5.9.3.10 Z2\_CSMKEY2 Register (Offset = 14h) [Reset = 0000000h]

Z2\_CSMKEY2 is shown in [Figure 5-44](#) and described in [Table 5-48](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 2

**Figure 5-44. Z2\_CSMKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2_CSMKEY2																															
R/W-0h																															

**Table 5-48. Z2\_CSMKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2_CSMKEY2	R/W	0h	To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD2, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.3.11 Z2\_CSMKEY3 Register (Offset = 16h) [Reset = 0000000h]

Z2\_CSMKEY3 is shown in [Figure 5-45](#) and described in [Table 5-49](#).

Return to the [Summary Table](#).

Zone 2 CSM Key 3

**Figure 5-45. Z2\_CSMKEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2_CSMKEY3																															
R/W-0h																															

**Table 5-49. Z2\_CSMKEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2_CSMKEY3	R/W	0h	To unlock Zone2, user needs to write this register with exact value as Z2_CSMPSWD3, programmed in OTP (zone gets unlock only if 128 bit password in OTP match with value written in four CSMKEY registers.) Reset type: SYSRSn

### 5.9.3.12 Z2\_CR Register (Offset = 18h) [Reset = 00080000h]

Z2\_CR is shown in [Figure 5-46](#) and described in [Table 5-50](#).

Return to the [Summary Table](#).

Zone 2 CSM Control Register

**Figure 5-46. Z2\_CR Register**

31	30	29	28	27	26	25	24
FORCESEC	RESERVED						
R-0/W-0h				R-0h			
23	22	21	20	19	18	17	16
RESERVED	RESERVED	UNSECURE	ALLONE	ALLZERO	RESERVED		
R-0h	R-0h	R-0h	R-0h	R-1h	R-0h		
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h				R-0h	R-0h	R-0h	R-0h

**Table 5-50. Z2\_CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	FORCESEC	R-0/W	0h	A write of '1' to this bit clears the CSMKEYx registers. If writing to this bit after performing an update of the security passwords, it is advised to immediately perform a dummy load of the passwords by initiating a read of the passwords from their flash locations. Reset type: SYSRSn
30-24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	UNSECURE	R	0h	Indicates the state of Zone. 0 : Zone is in lock(secure) state. 1 : Zone is in unlock(unsecure) state. Reset type: SYSRSn
20	ALLONE	R	0h	Indicates the state of CSM passwords. 0 : Zone CSM Passwords are not all ones. 1 : Zone CSM Passwords are all ones. Reset type: SYSRSn
19	ALLZERO	R	1h	Indicates the state of CSM passwords. 0 : CSM Passwords are not all zeros. 1 : CSM Passwords are all zero and device is permanently locked. Reset type: SYSRSn
18-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved



### 5.9.3.13 Z2\_GRABSECT1R Register (Offset = 1Ah) [Reset = 0000000h]

Z2\_GRABSECT1R is shown in [Figure 5-47](#) and described in [Table 5-51](#).

Return to the [Summary Table](#).

Zone 2 Grab Flash Status Register 1

**Figure 5-47. Z2\_GRABSECT1R Register**

31	30	29	28	27	26	25	24
GRAB_B1_SECT127_96		GRAB_B1_SECT95_64		GRAB_B1_SECT63_32		GRAB_B1_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_B1_SECT3		GRAB_B1_SECT2		GRAB_B1_SECT1		GRAB_B1_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_B0_SECT127_96		GRAB_B0_SECT95_64		GRAB_B0_SECT63_32		GRAB_B0_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B0_SECT3		GRAB_B0_SECT2		GRAB_B0_SECT1		GRAB_B0_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-51. Z2\_GRABSECT1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_B1_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_B1_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_B1_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-51. Z2\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25-24	GRAB_B1_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
23-22	GRAB_B1_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_B1_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_B1_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_B1_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_B0_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-51. Z2\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_B0_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B0_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_B0_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B0_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B0_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B0_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-51. Z2\_GRABSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_B0_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT1 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.3.14 Z2\_GRABSECT2R Register (Offset = 1Ch) [Reset = 0000000h]

Z2\_GRABSECT2R is shown in [Figure 5-48](#) and described in [Table 5-52](#).

Return to the [Summary Table](#).

Zone 2 Grab Flash Status Register 2

**Figure 5-48. Z2\_GRABSECT2R Register**

31	30	29	28	27	26	25	24
GRAB_B3_SECT127_96		GRAB_B3_SECT95_64		GRAB_B3_SECT63_32		GRAB_B3_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_B3_SECT3		GRAB_B3_SECT2		GRAB_B3_SECT1		GRAB_B3_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_B2_SECT127_96		GRAB_B2_SECT95_64		GRAB_B2_SECT63_32		GRAB_B2_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B2_SECT3		GRAB_B2_SECT2		GRAB_B2_SECT1		GRAB_B2_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-52. Z2\_GRABSECT2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_B3_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_B3_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_B3_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-52. Z2\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25-24	GRAB_B3_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
23-22	GRAB_B3_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_B3_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_B3_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_B3_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_B2_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-52. Z2\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13-12	GRAB_B2_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B2_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
9-8	GRAB_B2_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B2_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B2_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B2_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-52. Z2\_GRABSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_B2_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT2 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn



### 5.9.3.15 Z2\_GRABSECT3R Register (Offset = 1Eh) [Reset = 0000000h]

Z2\_GRABSECT3R is shown in [Figure 5-49](#) and described in [Table 5-53](#).

Return to the [Summary Table](#).

Zone 2 Grab Flash Status Register 3

**Figure 5-49. Z2\_GRABSECT3R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
GRAB_B4_SECT127_96		GRAB_B4_SECT95_64		GRAB_B4_SECT63_32		GRAB_B4_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_B4_SECT3		GRAB_B4_SECT2		GRAB_B4_SECT1		GRAB_B4_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-53. Z2\_GRABSECT3R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-14	GRAB_B4_SECT127_96	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
13-12	GRAB_B4_SECT95_64	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_B4_SECT63_32	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-53. Z2\_GRABSECT3R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	GRAB_B4_SECT31_4	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_B4_SECT3	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_B4_SECT2	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_B4_SECT1	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn
1-0	GRAB_B4_SECT0	R	0h	Value in this field gets loaded from the equivalent bit field when a read is issued to the active ZSB address location of Z2_GRABSECT3 in the SECURITY sector. 00 : Invalid. Sectors are inaccessible. 01 : Request to allocate these sectors to Zone2. 10 : No request for these sectors. 11 : No request for these sectors when this zone is UNLOCKED. Else these sectors are inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.3.16 Z2\_GRABRAM1R Register (Offset = 20h) [Reset = 0000000h]

Z2\_GRABRAM1R is shown in [Figure 5-50](#) and described in [Table 5-54](#).

Return to the [Summary Table](#).

Zone 2 Grab RAM Status Register 1

**Figure 5-50. Z2\_GRABRAM1R Register**

31	30	29	28	27	26	25	24
GRAB_RAM15		GRAB_RAM14		GRAB_RAM13		GRAB_RAM12	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
GRAB_RAM11		GRAB_RAM10		GRAB_RAM9		GRAB_RAM8	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
GRAB_RAM7		GRAB_RAM6		GRAB_RAM5		GRAB_RAM4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
GRAB_RAM3		GRAB_RAM2		GRAB_RAM1		GRAB_RAM0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-54. Z2\_GRABRAM1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GRAB_RAM15	R	0h	Value in this field gets loaded from Z2_GRABRAM1[31:30] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. D5 RAM is inaccessible. 01 : Request to allocate D5 RAM to Zone1. 10 : No request for D5 RAM 11 : No request for D5 RAM when this zone is UNLOCKED. Else D2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
29-28	GRAB_RAM14	R	0h	Value in this field gets loaded from Z2_GRABRAM1[29:28] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. D4 RAM is inaccessible. 01 : Request to allocate D4 RAM to Zone1. 10 : No request for D4 RAM 11 : No request for D4 RAM when this zone is UNLOCKED. Else D2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
27-26	GRAB_RAM13	R	0h	Value in this field gets loaded from Z2_GRABRAM1[27:26] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. D3 RAM is inaccessible. 01 : Request to allocate D3 RAM to Zone1. 10 : No request for D3 RAM 11 : No request for D3 RAM when this zone is UNLOCKED. Else D2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
25-24	GRAB_RAM12	R	0h	Value in this field gets loaded from Z2_GRABRAM1[25:24] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. D2 RAM is inaccessible. 01 : Request to allocate D2 RAM to Zone2. 10 : No request for D2 RAM 11 : No request for D2 RAM when this zone is UNLOCKED. Else D2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-54. Z2\_GRABRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	GRAB_RAM11	R	0h	Value in this field gets loaded from Z2_GRABRAM1[23:22] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. D1 RAM is inaccessible. 01 : Request to allocate D1 RAM to Zone2. 10 : No request for D1 RAM 11 : No request for D1 RAM when this zone is UNLOCKED. Else D1 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
21-20	GRAB_RAM10	R	0h	Value in this field gets loaded from Z2_GRABRAM1[21:20] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. D0 RAM is inaccessible. 01 : Request to allocate D0 RAM to Zone2. 10 : No request for D0 RAM 11 : No request for D0 RAM when this zone is UNLOCKED. Else D0 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
19-18	GRAB_RAM9	R	0h	Value in this field gets loaded from Z2_GRABRAM1[19:18] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS9 RAM is inaccessible. 01 : Request to allocate CPU1 LS9 RAM to Zone1. 10 : No request for CPU1 LS9 RAM 11 : No request for CPU1 LS9 RAM when this zone is UNLOCKED. Else CPU1 LS9 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
17-16	GRAB_RAM8	R	0h	Value in this field gets loaded from Z2_GRABRAM1[17:16] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS8 RAM is inaccessible. 01 : Request to allocate CPU1 LS8 RAM to Zone1. 10 : No request for CPU1 LS8 RAM 11 : No request for CPU1 LS8 RAM when this zone is UNLOCKED. Else CPU1 LS8 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
15-14	GRAB_RAM7	R	0h	Value in this field gets loaded from Z2_GRABRAM1[15:14] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS7 RAM is inaccessible. 01 : Request to allocate CPU1 LS7 RAM to Zone2. 10 : No request for CPU1 LS7 RAM 11 : No request for CPU1 LS7 RAM when this zone is UNLOCKED. Else CPU1 LS7 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
13-12	GRAB_RAM6	R	0h	Value in this field gets loaded from Z2_GRABRAM1[13:12] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS6 RAM is inaccessible. 01 : Request to allocate CPU1 LS6 RAM to Zone2. 10 : No request for CPU1 LS6 RAM 11 : No request for CPU1 LS6 RAM when this zone is UNLOCKED. Else CPU1 LS6 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
11-10	GRAB_RAM5	R	0h	Value in this field gets loaded from Z2_GRABRAM1[11:10] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS5 RAM is inaccessible. 01 : Request to allocate CPU1 LS5 RAM to Zone2. 10 : No request for CPU1 LS5 RAM 11 : No request for CPU1 LS5 RAM when this zone is UNLOCKED. Else CPU1 LS5 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-54. Z2\_GRABRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	GRAB_RAM4	R	0h	Value in this field gets loaded from Z2_GRABRAM1[9:8] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS4 RAM is inaccessible. 01 : Request to allocate CPU1 LS4 RAM to Zone2. 10 : No request for CPU1 LS4 RAM 11 : No request for CPU1 LS4 RAM when this zone is UNLOCKED. Else CPU1 LS4 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
7-6	GRAB_RAM3	R	0h	Value in this field gets loaded from Z2_GRABRAM1[7:6] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS3 RAM is inaccessible. 01 : Request to allocate CPU1 LS3 RAM to Zone2. 10 : No request for CPU1 LS3 RAM 11 : No request for CPU1 LS3 RAM when this zone is UNLOCKED. Else CPU1 LS3 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_RAM2	R	0h	Value in this field gets loaded from Z2_GRABRAM1[5:4] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS2 RAM is inaccessible. 01 : Request to allocate CPU1 LS2 RAM to Zone2. 10 : No request for CPU1 LS2 RAM 11 : No request for CPU1 LS2 RAM when this zone is UNLOCKED. Else CPU1 LS2 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_RAM1	R	0h	Value in this field gets loaded from Z2_GRABRAM1[3:2] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS1 RAM is inaccessible. 01 : Request to allocate CPU1 LS1 RAM to Zone2. 10 : No request for CPU1 LS1 RAM 11 : No request for CPU1 LS1 RAM when this zone is UNLOCKED. Else CPU1 LS1 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
1-0	GRAB_RAM0	R	0h	Value in this field gets loaded from Z2_GRABRAM1[1:0] when a read is issued to address location of Z2_GRABRAM1 in OTP. 00 : Invalid. CPU1 LS0 RAM is inaccessible. 01 : Request to allocate CPU1 LS0 RAM to Zone2. 10 : No request for CPU1 LS0 RAM 11 : No request for CPU1 LS0 RAM when this zone is UNLOCKED. Else CPU1 LS0 RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

### 5.9.3.17 Z2\_GRABRAM2R Register (Offset = 22h) [Reset = 0000000h]

Z2\_GRABRAM2R is shown in [Figure 5-51](#) and described in [Table 5-55](#).

Return to the [Summary Table](#).

Zone 2 Grab RAM Status Register 2

**Figure 5-51. Z2\_GRABRAM2R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
GRAB_RAM15		GRAB_RAM14		GRAB_RAM13		GRAB_RAM12	
R-0h		R-0h		R-0h		R-0h	

**Table 5-55. Z2\_GRABRAM2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	RESERVED	R	0h	Reserved
7-6	GRAB_RAM15	R	0h	Value in this field gets loaded from Z2_GRABRAM2[7:6] when a read is issued to address location of Z2_GRABRAM2 in OTP. Defines Zone2's grab request of the higher addressed half of CPU2TOCPU1MSGRAM0. 00 : Invalid. MSG RAM is inaccessible. 01 : Request to allocate MSG RAM to Zone2. 10 : No request for MSG RAM 11 : No request for MSG RAM when this zone is UNLOCKED. Else MSG RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
5-4	GRAB_RAM14	R	0h	Value in this field gets loaded from Z2_GRABRAM2[5:4] when a read is issued to address location of Z2_GRABRAM2 in OTP. Defines Zone2's grab request of the lower addressed half of CPU2TOCPU1MSGRAM0. 00 : Invalid. MSG RAM is inaccessible. 01 : Request to allocate MSG RAM to Zone2. 10 : No request for MSG RAM 11 : No request for MSG RAM when this zone is UNLOCKED. Else MSG RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn
3-2	GRAB_RAM13	R	0h	Value in this field gets loaded from Z2_GRABRAM2[3:2] when a read is issued to address location of Z2_GRABRAM2 in OTP. Defines Zone2's grab request of the higher addressed half of CPU1TOCPU2MSGRAM0. 00 : Invalid. MSG RAM is inaccessible. 01 : Request to allocate MSG RAM to Zone2. 10 : No request for MSG RAM 11 : No request for MSG RAM when this zone is UNLOCKED. Else MSG RAM is inaccessible if this zone is LOCKED. Reset type: SYSRSn

**Table 5-55. Z2\_GRABRAM2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRAB_RAM12	R	0h	<p>Value in this field gets loaded from Z2_GRABRAM2[1:0] when a read is issued to address location of Z2_GRABRAM2 in OTP.</p> <p>Defines Zone2's grab request of the lower addressed half of CPU1TOCPU2MSGRAM0.</p> <p>00 : Invalid. MSG RAM is inaccessible.</p> <p>01 : Request to allocate MSG RAM to Zone2.</p> <p>10 : No request for MSG RAM</p> <p>11 : No request for MSG RAM when this zone is UNLOCKED. Else MSG RAM is inaccessible if this zone is LOCKED.</p> <p>Reset type: SYSRSn</p>

### 5.9.3.18 Z2\_EXEONLYSECT1R Register (Offset = 26h) [Reset = 0000000h]

Z2\_EXEONLYSECT1R is shown in [Figure 5-52](#) and described in [Table 5-56](#).

Return to the [Summary Table](#).

Zone 2 Execute Only Flash Status Register 1

**Figure 5-52. Z2\_EXEONLYSECT1R Register**

31	30	29	28	27	26	25	24
EXEONLY_B3_SECT127_96	EXEONLY_B3_SECT95_64	EXEONLY_B3_SECT63_32	EXEONLY_B3_SECT31_4	EXEONLY_B3_SECT3	EXEONLY_B3_SECT2	EXEONLY_B3_SECT1	EXEONLY_B3_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
EXEONLY_B2_SECT127_96	EXEONLY_B2_SECT95_64	EXEONLY_B2_SECT63_32	EXEONLY_B2_SECT31_4	EXEONLY_B2_SECT3	EXEONLY_B2_SECT2	EXEONLY_B2_SECT1	EXEONLY_B2_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
EXEONLY_B1_SECT127_96	EXEONLY_B1_SECT95_64	EXEONLY_B1_SECT63_32	EXEONLY_B1_SECT31_4	EXEONLY_B1_SECT3	EXEONLY_B1_SECT2	EXEONLY_B1_SECT1	EXEONLY_B1_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EXEONLY_B0_SECT127_96	EXEONLY_B0_SECT95_64	EXEONLY_B0_SECT63_32	EXEONLY_B0_SECT31_4	EXEONLY_B0_SECT3	EXEONLY_B0_SECT2	EXEONLY_B0_SECT1	EXEONLY_B0_SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-56. Z2\_EXEONLYSECT1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	EXEONLY_B3_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
30	EXEONLY_B3_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
29	EXEONLY_B3_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn



**Table 5-56. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28	EXEONLY_B3_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
27	EXEONLY_B3_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
26	EXEONLY_B3_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
25	EXEONLY_B3_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
24	EXEONLY_B3_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
23	EXEONLY_B2_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
22	EXEONLY_B2_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

**Table 5-56. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	EXEONLY_B2_SECT63_3 2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
20	EXEONLY_B2_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
19	EXEONLY_B2_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
18	EXEONLY_B2_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
17	EXEONLY_B2_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
16	EXEONLY_B2_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
15	EXEONLY_B1_SECT127_ 96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

**Table 5-56. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	EXEONLY_B1_SECT95_6 4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
13	EXEONLY_B1_SECT63_3 2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
12	EXEONLY_B1_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
11	EXEONLY_B1_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
10	EXEONLY_B1_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
9	EXEONLY_B1_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
8	EXEONLY_B1_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

**Table 5-56. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	EXEONLY_B0_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
6	EXEONLY_B0_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
5	EXEONLY_B0_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
4	EXEONLY_B0_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
3	EXEONLY_B0_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
2	EXEONLY_B0_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn
1	EXEONLY_B0_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

**Table 5-56. Z2\_EXEONLYSECT1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	EXEONLY_B0_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT1 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for this sector (only if it is allocated to Zone2) 1 : Execute-Only protection is disabled for this sector (only if it is allocated to Zone2) Reset type: SYSRSn

### 5.9.3.19 Z2\_EXEONLYSECT2R Register (Offset = 28h) [Reset = 0000000h]

Z2\_EXEONLYSECT2R is shown in [Figure 5-53](#) and described in [Table 5-57](#).

Return to the [Summary Table](#).

Zone 2 Execute Only Flash Status Register 2

**Figure 5-53. Z2\_EXEONLYSECT2R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
EXEONLY_B4_ SECT127_96	EXEONLY_B4_ SECT95_64	EXEONLY_B4_ SECT63_32	EXEONLY_B4_ SECT31_4	EXEONLY_B4_ SECT3	EXEONLY_B4_ SECT2	EXEONLY_B4_ SECT1	EXEONLY_B4_ SECT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-57. Z2\_EXEONLYSECT2R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	RESERVED	R	0h	Reserved
7	EXEONLY_B4_SECT127_96	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2) Reset type: SYSRSn
6	EXEONLY_B4_SECT95_64	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2) Reset type: SYSRSn
5	EXEONLY_B4_SECT63_32	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2) Reset type: SYSRSn

**Table 5-57. Z2\_EXEONLYSECT2R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	EXEONLY_B4_SECT31_4	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2) Reset type: SYSRSn
3	EXEONLY_B4_SECT3	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2) Reset type: SYSRSn
2	EXEONLY_B4_SECT2	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2) Reset type: SYSRSn
1	EXEONLY_B4_SECT1	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2) Reset type: SYSRSn
0	EXEONLY_B4_SECT0	R	0h	Value in this bit gets loaded from the equivalent bit when a read is issued to the Z2_EXEONLYSECT2 address location in the SECURITY sector. 0 : Execute-Only protection is enabled for these sectors (only if they are allocated to Zone2) 1 : Execute-Only protection is disabled for these sectors (only if they are allocated to Zone2) Reset type: SYSRSn

### 5.9.3.20 Z2\_EXEONLYRAM1R Register (Offset = 2Ah) [Reset = 0000000h]

Z2\_EXEONLYRAM1R is shown in [Figure 5-54](#) and described in [Table 5-58](#).

Return to the [Summary Table](#).

Zone 2 Execute Only RAM Status Register 1

**Figure 5-54. Z2\_EXEONLYRAM1R Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
EXEONLY_RA M15	EXEONLY_RA M14	EXEONLY_RA M13	EXEONLY_RA M12	EXEONLY_RA M11	EXEONLY_RA M10	EXEONLY_RA M9	EXEONLY_RA M8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EXEONLY_RA M7	EXEONLY_RA M6	EXEONLY_RA M5	EXEONLY_RA M4	EXEONLY_RA M3	EXEONLY_RA M2	EXEONLY_RA M1	EXEONLY_RA M0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-58. Z2\_EXEONLYRAM1R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	EXEONLY_RAM15	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[15] when a read is issued to Z2_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D5 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for D5 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
14	EXEONLY_RAM14	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[14] when a read is issued to Z2_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D4 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for D4 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
13	EXEONLY_RAM13	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[13] when a read is issued to Z2_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D3 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for D3 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
12	EXEONLY_RAM12	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[12] when a read is issued to Z2_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D2 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for D2 RAM (only if it's allocated to Zone2) Reset type: SYSRSn



**Table 5-58. Z2\_EXEONLYRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	EXEONLY_RAM11	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[11] when a read is issued to Z2_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D1 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for D1 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
10	EXEONLY_RAM10	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[10] when a read is issued to Z2_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for D0 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for D0 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
9	EXEONLY_RAM9	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[9] when a read is issued to Z2_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS9 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS9 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
8	EXEONLY_RAM8	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[8] when a read is issued to Z2_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS8 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS8 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
7	EXEONLY_RAM7	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[7] when a read is issued to Z2_EXEONLYRAM address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS7 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS7 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
6	EXEONLY_RAM6	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[6] when a read is issued to Z2_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS6 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS6 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
5	EXEONLY_RAM5	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[5] when a read is issued to Z2_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS5 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS5 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
4	EXEONLY_RAM4	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[4] when a read is issued to Z2_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS4 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS4 RAM (only if it's allocated to Zone2) Reset type: SYSRSn

**Table 5-58. Z2\_EXEONLYRAM1R Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	EXEONLY_RAM3	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[3] when a read is issued to Z2_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS3 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS3 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
2	EXEONLY_RAM2	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[2] when a read is issued to Z2_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS2 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS2 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
1	EXEONLY_RAM1	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[1] when a read is issued to Z2_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS1 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS1 RAM (only if it's allocated to Zone2) Reset type: SYSRSn
0	EXEONLY_RAM0	R	0h	Value in this field gets loaded from Z2_EXEONLYRAM1[0] when a read is issued to Z2_EXEONLYRAM1 address location in OTP. 0 : Execute-Only protection is enabled for CPU1 LS0 RAM (only if it's allocated to Zone2) 1 : Execute-Only protection is disabled for CPU1 LS0 RAM (only if it's allocated to Zone2) Reset type: SYSRSn

### 5.9.4 DCSM\_COMMON\_REGS Registers

Table 5-59 lists the memory-mapped registers for the DCSM\_COMMON\_REGS registers. All register offset addresses not listed in Table 5-59 should be considered as reserved locations and the register contents should not be modified.

**Table 5-59. DCSM\_COMMON\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	FLSEM	Flash Wrapper Semaphore Register	EALLOW	<a href="#">Go</a>
8h	SECTSTAT1	Flash Sectors Status Register 1		<a href="#">Go</a>
Ah	SECTSTAT2	Flash Sectors Status Register 2		<a href="#">Go</a>
Ch	SECTSTAT3	Flash Sectors Status Register 3		<a href="#">Go</a>
10h	RAMSTAT1	RAM Status Register 1		<a href="#">Go</a>
12h	RAMSTAT2	RAM Status Register 2		<a href="#">Go</a>
18h	SECERRSTAT	Security Error Status Register		<a href="#">Go</a>
1Ah	SECERRCLR	Security Error Clear Register		<a href="#">Go</a>
1Ch	SECERRFRC	Security Error Force Register		<a href="#">Go</a>
1Eh	DENYCODE	Flash Authorization Denial Code		<a href="#">Go</a>
28h	UID_UNIQUE_31_0	Unique Identification Number		<a href="#">Go</a>
2Ah	UID_UNIQUE_63_32	Part Identification High Register		<a href="#">Go</a>
2Ch	PARTIDH	Part Identification High Register		<a href="#">Go</a>
2Eh	PERSEM1	Peripheral Semaphore Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-60 shows the codes that are used for access types in this section.

**Table 5-60. DCSM\_COMMON\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Write once
WQ	WQ	Write Qualified. A condition must be met for this operation to occur.
Reset or Default Value		
-n		Value after reset or the default value

### 5.9.4.1 FLSEM Register (Offset = 0h) [Reset = 0000000h]

FLSEM is shown in [Figure 5-55](#) and described in [Table 5-61](#).

Return to the [Summary Table](#).

Flash Wrapper Semaphore Register

**Figure 5-55. FLSEM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY								RESERVED						SEM	
R-0/W-0h								R-0h						R/W-0h	

**Table 5-61. FLSEM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	KEY	R-0/W	0h	Writing a value 0xA5 into this field will allow the writing of the SEM bits, else writes are ignored. Reads will return 0. Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1-0	SEM	R/W	0h	00 : Flash Wrapper registers can be written by code running from non-secure zone. 01 : Flash Wrapper registers can be written by code running from Zone1 security zone. 10 : Flash Wrapper registers can be written by code running from Zone2 security zone 11 : Flash Wrapper registers can be written by code running from non-secure zone. Allowed State Transitions in this field. 00 TO 11 : Not allowed. 11 TO 00 : Not allowed. 00/11 TO 01 : Code running from Zone1 only can perform this transition. 01 TO 00/11 : Code running from Zone1 only can perform this transition. 00/11 TO 10 : Code running from Zone2 only can perform this transition. 10 TO 00/11 : Code running from Zone2 can perform this transition 10 TO 01 : Not allowed. 01 TO 10 : Not allowed. Reset type: SYSRSn

### 5.9.4.2 SECTSTAT1 Register (Offset = 8h) [Reset = 0000000h]

SECTSTAT1 is shown in [Figure 5-56](#) and described in [Table 5-62](#).

Return to the [Summary Table](#).

Flash Sectors Status Register 1

**Figure 5-56. SECTSTAT1 Register**

31	30	29	28	27	26	25	24
STATUS_B1_SECT127_96		STATUS_B1_SECT95_64		STATUS_B1_SECT63_32		STATUS_B1_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
STATUS_B1_SECT3		STATUS_B1_SECT2		STATUS_B1_SECT1		STATUS_B1_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
STATUS_B0_SECT127_96		STATUS_B0_SECT95_64		STATUS_B0_SECT63_32		STATUS_B0_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
STATUS_B0_SECT3		STATUS_B0_SECT2		STATUS_B0_SECT1		STATUS_B0_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-62. SECTSTAT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	STATUS_B1_SECT127_96	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
29-28	STATUS_B1_SECT95_64	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
27-26	STATUS_B1_SECT63_32	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
25-24	STATUS_B1_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-62. SECTSTAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	STATUS_B1_SECT3	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
21-20	STATUS_B1_SECT2	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
19-18	STATUS_B1_SECT1	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
17-16	STATUS_B1_SECT0	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
15-14	STATUS_B0_SECT127_96	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
13-12	STATUS_B0_SECT95_64	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
11-10	STATUS_B0_SECT63_32	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
9-8	STATUS_B0_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-62. SECTSTAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	STATUS_B0_SECT3	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
5-4	STATUS_B0_SECT2	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
3-2	STATUS_B0_SECT1	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
1-0	STATUS_B0_SECT0	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

### 5.9.4.3 SECTSTAT2 Register (Offset = Ah) [Reset = 0000000h]

SECTSTAT2 is shown in [Figure 5-57](#) and described in [Table 5-63](#).

Return to the [Summary Table](#).

Flash Sectors Status Register 2

**Figure 5-57. SECTSTAT2 Register**

31	30	29	28	27	26	25	24
STATUS_B3_SECT127_96		STATUS_B3_SECT95_64		STATUS_B3_SECT63_32		STATUS_B3_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
STATUS_B3_SECT3		STATUS_B3_SECT2		STATUS_B3_SECT1		STATUS_B3_SECT0	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
STATUS_B2_SECT127_96		STATUS_B2_SECT95_64		STATUS_B2_SECT63_32		STATUS_B2_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
STATUS_B2_SECT3		STATUS_B2_SECT2		STATUS_B2_SECT1		STATUS_B2_SECT0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-63. SECTSTAT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	STATUS_B3_SECT127_96	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
29-28	STATUS_B3_SECT95_64	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
27-26	STATUS_B3_SECT63_32	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
25-24	STATUS_B3_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn



**Table 5-63. SECTSTAT2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	STATUS_B3_SECT3	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
21-20	STATUS_B3_SECT2	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
19-18	STATUS_B3_SECT1	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
17-16	STATUS_B3_SECT0	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
15-14	STATUS_B2_SECT127_96	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
13-12	STATUS_B2_SECT95_64	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
11-10	STATUS_B2_SECT63_32	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
9-8	STATUS_B2_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-63. SECTSTAT2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	STATUS_B2_SECT3	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
5-4	STATUS_B2_SECT2	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
3-2	STATUS_B2_SECT1	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
1-0	STATUS_B2_SECT0	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

#### 5.9.4.4 SECTSTAT3 Register (Offset = Ch) [Reset = 0000000h]

SECTSTAT3 is shown in [Figure 5-58](#) and described in [Table 5-64](#).

Return to the [Summary Table](#).

Flash Sectors Status Register 3

**Figure 5-58. SECTSTAT3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
STATUS_B4_SECT127_96		STATUS_B4_SECT95_64		STATUS_B4_SECT63_32		STATUS_B4_SECT31_4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
STATUS_B4_SECT3		STATUS_B4_SECT2		STATUS_B4_SECT1		STATUS_B4_SECT0	
R-0-0h		R-0-0h		R-0-0h		R-0-0h	

**Table 5-64. SECTSTAT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-14	STATUS_B4_SECT127_96	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
13-12	STATUS_B4_SECT95_64	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
11-10	STATUS_B4_SECT63_32	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
9-8	STATUS_B4_SECT31_4	R	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-64. SECTSTAT3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	STATUS_B4_SECT3	R-0	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
5-4	STATUS_B4_SECT2	R-0	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
3-2	STATUS_B4_SECT1	R-0	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
1-0	STATUS_B4_SECT0	R-0	0h	Reflects the status of given flash sector. 00 : Sector is in-accessible 01 : Sector belongs to Zone1. 10 : Sector belongs to Zone2. 11: Sector is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

### 5.9.4.5 RAMSTAT1 Register (Offset = 10h) [Reset = 0000000h]

RAMSTAT1 is shown in [Figure 5-59](#) and described in [Table 5-65](#).

Return to the [Summary Table](#).

RAM Status Register 1

**Figure 5-59. RAMSTAT1 Register**

31	30	29	28	27	26	25	24
STATUS_RAM15		STATUS_RAM14		STATUS_RAM13		STATUS_RAM12	
R-0h		R-0h		R-0h		R-0h	
23	22	21	20	19	18	17	16
STATUS_RAM11		STATUS_RAM10		STATUS_RAM9		STATUS_RAM8	
R-0h		R-0h		R-0h		R-0h	
15	14	13	12	11	10	9	8
STATUS_RAM7		STATUS_RAM6		STATUS_RAM5		STATUS_RAM4	
R-0h		R-0h		R-0h		R-0h	
7	6	5	4	3	2	1	0
STATUS_RAM3		STATUS_RAM2		STATUS_RAM1		STATUS_RAM0	
R-0h		R-0h		R-0h		R-0h	

**Table 5-65. RAMSTAT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	STATUS_RAM15	R	0h	Reflects the status of D5 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
29-28	STATUS_RAM14	R	0h	Reflects the status of D4 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
27-26	STATUS_RAM13	R	0h	Reflects the status of D3 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
25-24	STATUS_RAM12	R	0h	Reflects the status of D2 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-65. RAMSTAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	STATUS_RAM11	R	0h	Reflects the status of D1 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
21-20	STATUS_RAM10	R	0h	Reflects the status of D0 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
19-18	STATUS_RAM9	R	0h	Reflects the status of CPU1.LS9 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
17-16	STATUS_RAM8	R	0h	Reflects the status of CPU1.LS8 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
15-14	STATUS_RAM7	R	0h	Reflects the status of CPU1.LS7 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
13-12	STATUS_RAM6	R	0h	Reflects the status of CPU1.LS6 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
11-10	STATUS_RAM5	R	0h	Reflects the status of CPU1.LS5 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
9-8	STATUS_RAM4	R	0h	Reflects the status of CPU1.LS4 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

**Table 5-65. RAMSTAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	STATUS_RAM3	R	0h	Reflects the status of CPU1.LS3 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
5-4	STATUS_RAM2	R	0h	Reflects the status of CPU1.LS2 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
3-2	STATUS_RAM1	R	0h	Reflects the status of CPU1.LS1 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
1-0	STATUS_RAM0	R	0h	Reflects the status of CPU1.LS0 RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn

### 5.9.4.6 RAMSTAT2 Register (Offset = 12h) [Reset = 0000000h]

RAMSTAT2 is shown in [Figure 5-60](#) and described in [Table 5-66](#).

Return to the [Summary Table](#).

RAM Status Register 2

**Figure 5-60. RAMSTAT2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
STATUS_RAM15		STATUS_RAM14		STATUS_RAM13		STATUS_RAM12	
R-0h		R-0h		R-0h		R-0h	

**Table 5-66. RAMSTAT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	RESERVED	R	0h	Reserved
7-6	STATUS_RAM15	R	0h	Reflects the status of MSG RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
5-4	STATUS_RAM14	R	0h	Reflects the status of MSG RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
3-2	STATUS_RAM13	R	0h	Reflects the status of MSG RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn
1-0	STATUS_RAM12	R	0h	Reflects the status of MSG RAM. 00 : RAM is in-accessible 01 : RAM belongs to Zone1. 10 : RAM belongs to Zone2. 11: RAM is un-secure and code running in both zone have full access to it. Reset type: SYSRSn



### 5.9.4.7 SECERRSTAT Register (Offset = 18h) [Reset = 0000000h]

SECERRSTAT is shown in [Figure 5-61](#) and described in [Table 5-67](#).

Return to the [Summary Table](#).

Security Error Status Register

**Figure 5-61. SECERRSTAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ERR
R-0-0h															R-0h

**Table 5-67. SECERRSTAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	ERR	R	0h	This bit indicates if any error has occurred in the load of any security configuration from USER-OTP. 0: No error has occurred in the load of security information from USER-OTP 1: Error has occurred in the load of security information from USER-OTP Reset type: PORESETn

### 5.9.4.8 SECERRCLR Register (Offset = 1Ah) [Reset = 0000000h]

SECERRCLR is shown in [Figure 5-62](#) and described in [Table 5-68](#).

Return to the [Summary Table](#).

Security Error Clear Register

**Figure 5-62. SECERRCLR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ERR
R-0-0h															R-0/ W1S-0 h

**Table 5-68. SECERRCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R-0	0h	Reserved
0	ERR	R-0/W1S	0h	A write of '1' clears the SECERRSTST.ERR bit. Write of '0' is ignored. This bit always reads back '0'. Reset type: N/A

### 5.9.4.9 SECERRFRC Register (Offset = 1Ch) [Reset = 0000000h]

SECERRFRC is shown in [Figure 5-63](#) and described in [Table 5-69](#).

Return to the [Summary Table](#).

Security Error Force Register

**Figure 5-63. SECERRFRC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
KEY															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ERR
R-0-0h															R-0/ W1S-0 h

**Table 5-69. SECERRFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	In order to write to the ERR bits, 0x5a5a must be written to these key bits at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every write to ERR. Reads will return 0. Reset type: N/A
15-1	RESERVED	R-0	0h	Reserved
0	ERR	R-0/W1S	0h	A write of '1', along with the proper KEY, sets the SECERRSTST.ERR bit. Write of '0' is ignored. This bit always reads back '0'. Reset type: N/A

### 5.9.4.10 DENYCODE Register (Offset = 1Eh) [Reset = 0000000h]

DENYCODE is shown in [Figure 5-64](#) and described in [Table 5-70](#).

Return to the [Summary Table](#).

Flash Authorization Denial Code

**Figure 5-64. DENYCODE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
ILLSIZE	ILLCMD	ILLMODECH	ILLRDVER	ILLERASE	ILLPROG	ILLADDR	BLOCKED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 5-70. DENYCODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	ILLSIZE	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because an illegal command size was requested. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal command size 1 : Flash operation was stopped due to an illegal command size Reset type: SYSRSn
6	ILLCMD	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because an illegal command type was requested. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal command type 1 : Flash operation was stopped due to an illegal command type Reset type: SYSRSn
5	ILLMODECH	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because a mode change command tried to move it into a reserved mode. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal mode change 1 : Flash operation was stopped due to an illegal mode change Reset type: SYSRSn
4	ILLRDVER	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because a read verify command provided an illegal address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal read verify address 1 : Flash operation was stopped due to an illegal read verify address Reset type: SYSRSn

**Table 5-70. DENYCODE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	ILLERASE	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because an erase command provided an illegal address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal erase address 1 : Flash operation was stopped due to an illegal erase address Reset type: SYSRSn
2	ILLPROG	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because a programming command provided an illegal address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to an illegal programming address 1 : Flash operation was stopped due to an illegal programming address Reset type: SYSRSn
1	ILLADDR	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because the command provided contained a non-flash address. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to a non-flash address 1 : Flash operation was stopped due to a non-flash address Reset type: SYSRSn
0	BLOCKED	R	0h	This bit indicates the DCSM stopped a Flash Controller operation because the DCSM was in the BLOCKED state. This bit is not sticky. It is updated each time a Flash Controller operation is denied. 0 : Flash operation was not stopped due to the BLOCKED state 1 : Flash operation was stopped due to the BLOCKED state Reset type: SYSRSn

#### 5.9.4.11 UID\_UNIQUE\_31\_0 Register (Offset = 28h) [Reset = 00000000h]

UID\_UNIQUE\_31\_0 is shown in [Figure 5-65](#) and described in [Table 5-71](#).

Return to the [Summary Table](#).

Unique Identification Number

**Figure 5-65. UID\_UNIQUE\_31\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UID_L																															
R/WOnce-0h																															

**Table 5-71. UID\_UNIQUE\_31\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UID_L	R/WOnce	0h	This register contains a copy of the device UID_UNIQUE value. Reset type: PORESETn

#### 5.9.4.12 UID\_UNIQUE\_63\_32 Register (Offset = 2Ah) [Reset = 0000000h]

UID\_UNIQUE\_63\_32 is shown in [Figure 5-66](#) and described in [Table 5-72](#).

Return to the [Summary Table](#).

Part Identification High Register

**Figure 5-66. UID\_UNIQUE\_63\_32 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UID_H																															
R/WOnce-0h																															

**Table 5-72. UID\_UNIQUE\_63\_32 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	UID_H	R/WOnce	0h	This register contains a copy of the device UID_UNIQUE value. Reset type: PORESETn

### 5.9.4.13 PARTIDH Register (Offset = 2Ch) [Reset = 00000000h]

PARTIDH is shown in [Figure 5-67](#) and described in [Table 5-73](#).

Return to the [Summary Table](#).

Part Identification High Register

**Figure 5-67. PARTIDH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																															
R/WOnce-0h																															

**Table 5-73. PARTIDH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ID	R/WOnce	0h	This register contains a copy of the device PARTIDH value. Reset type: PORESETn



#### 5.9.4.14 PERSEM1 Register (Offset = 2Eh) [Reset = 0000000h]

PERSEM1 is shown in [Figure 5-68](#) and described in [Table 5-74](#).

Return to the [Summary Table](#).

Peripheral Semaphore Register

**Figure 5-68. PERSEM1 Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED						GRABRSTCTL	
R-0-0h						R/W-0h	
7	6	5	4	3	2	1	0
GRABCLKCTL		GRABTIMER1		GRABNMIWD		GRABWD	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 5-74. PERSEM1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	KEY	R-0/W	0h	Writing a value 0xA5 into this field will allow the update to any bit field, else writes are ignored. Reads will return 0. Reset type: SYSRSn
23-16	RESERVED	R-0	0h	Reserved
15-10	RESERVED	R-0	0h	Reserved
9-8	GRABRSTCTL	R/W	0h	Grab Reset configuration. Reset type: SYSRSn
7-6	GRABCLKCTL	R/W	0h	Grab Clock configuration. Reset type: SYSRSn
5-4	GRABTIMER1	R/W	0h	Grab TIMER1 module. Reset type: SYSRSn
3-2	GRABNMIWD	R/W	0h	GRAB NMIWD module. Reset type: SYSRSn

**Table 5-74. PERSEM1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GRABWD	R/W	0h	Grab Watchdog module 00 : Module configuration registers can be written by code running from anywhere without any restriction. 01 : Module configuration registers can be written by code running from Zone1 security zone. 10 : Module configuration registers can be written by code running from Zone2 security zone 11 : Module configuration registers can be written by code running from anywhere without any restriction Allowed State Transitions in this field. 00 TO 11 : Not allowed. 11 TO 00 : Not allowed. 00/11 TO 01 : Code running from Zone1 only can perform this transition. 01 TO 00/11 : Code running from Zone1 only can perform this transition. 00/11 TO 10 : Code running from Zone2 only can perform this transition. 10 TO 00/11 : Code running from Zone2 can perform this transition 10 TO 01 : Not allowed. 01 TO 10 : Not allowed. Reset type: SYSRSn

### 5.9.5 DCSM\_Z1\_OTP Registers

Table 5-75 lists the memory-mapped registers for the DCSM\_Z1\_OTP registers. All register offset addresses not listed in Table 5-75 should be considered as reserved locations and the register contents should not be modified.

**Table 5-75. DCSM\_Z1\_OTP Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	Z1OTP_LINKPOINTER1	Zone 1 Link Pointer1		<a href="#">Go</a>
2h	Z1OTP_LINKPOINTER2	Zone 1 Link Pointer2		<a href="#">Go</a>
4h	Z1OTP_LINKPOINTER3	Zone 1 Link Pointer3		<a href="#">Go</a>
6h	Z1OTP_JLM_ENABLE	Zone 1 JTAGLOCK Enable Register		<a href="#">Go</a>
8h	Z1OTP_GPREG1	Zone 1 General Purpose Register 1		<a href="#">Go</a>
Ah	Z1OTP_GPREG2	Zone 1 General Purpose Register 2		<a href="#">Go</a>
Ch	Z1OTP_GPREG3	Zone 1 General Purpose Register 3		<a href="#">Go</a>
Eh	Z1OTP_GPREG4	Zone 1 General Purpose Register 4		<a href="#">Go</a>
10h	Z1OTP_PSWDLOCK	Secure Password Lock		<a href="#">Go</a>
12h	Z1OTP_CRCLOCK	Secure CRC Lock		<a href="#">Go</a>
14h	Z1OTP_JTAGPSWDH0	JTAG Lock Permanent Password 0		<a href="#">Go</a>
16h	Z1OTP_JTAGPSWDH1	JTAG Lock Permanent Password 1		<a href="#">Go</a>
18h	Z1OTP_CMACKKEY0	Secure Boot CMAC Key 0		<a href="#">Go</a>
1Ah	Z1OTP_CMACKKEY1	Secure Boot CMAC Key 1		<a href="#">Go</a>
1Ch	Z1OTP_CMACKKEY2	Secure Boot CMAC Key 2		<a href="#">Go</a>
1Eh	Z1OTP_CMACKKEY3	Secure Boot CMAC Key 3		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-76 shows the codes that are used for access types in this section.

**Table 5-76. DCSM\_Z1\_OTP Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value

### 5.9.5.1 Z1OTP\_LINKPOINTER1 Register (Offset = 0h) [Reset = FFFFFFFFh]

Z1OTP\_LINKPOINTER1 is shown in [Figure 5-69](#) and described in [Table 5-77](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer1

**Figure 5-69. Z1OTP\_LINKPOINTER1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_LINKPOINTER1																															
R-FFFFFFFh																															

**Table 5-77. Z1OTP\_LINKPOINTER1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_LINKPOINTER1	R	FFFFFFFh	Zone1 Link Pointer 1 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

### 5.9.5.2 Z1OTP\_LINKPOINTER2 Register (Offset = 2h) [Reset = FFFFFFFFh]

Z1OTP\_LINKPOINTER2 is shown in [Figure 5-70](#) and described in [Table 5-78](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer2

**Figure 5-70. Z1OTP\_LINKPOINTER2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_LINKPOINTER2																															
R-FFFFFFFh																															

**Table 5-78. Z1OTP\_LINKPOINTER2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_LINKPOINTER2	R	FFFFFFFh	Zone1 Link Pointer 2 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

### 5.9.5.3 Z1OTP\_LINKPOINTER3 Register (Offset = 4h) [Reset = FFFFFFFFh]

Z1OTP\_LINKPOINTER3 is shown in [Figure 5-71](#) and described in [Table 5-79](#).

Return to the [Summary Table](#).

Zone 1 Link Pointer3

**Figure 5-71. Z1OTP\_LINKPOINTER3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_LINKPOINTER3																															
R-FFFFFFFh																															

**Table 5-79. Z1OTP\_LINKPOINTER3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_LINKPOINTER3	R	FFFFFFFh	Zone1 Link Pointer 3 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

#### 5.9.5.4 Z1OTP\_JLM\_ENABLE Register (Offset = 6h) [Reset = FFFFFFFFh]

Z1OTP\_JLM\_ENABLE is shown in [Figure 5-72](#) and described in [Table 5-80](#).

Return to the [Summary Table](#).

Zone 1 JTAGLOCK Enable Register

**Figure 5-72. Z1OTP\_JLM\_ENABLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_JLM_ENABLE																															
R-FFFFFFFh																															

**Table 5-80. Z1OTP\_JLM\_ENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_JLM_ENABLE	R	FFFFFFFh	Zone1 JLM_ENABLE register location in USER OTP. Note: When this value is loaded into Z1_JLM_ENABLE, if the value is 32-bit all-1s, the JTAGLOCK will be enabled. Before shipping parts to customers, TI will program the default value to 0xFFFF_000F, which will disable the JTAGLOCK feature. Users should program 0xFFFF_0000 to enable the JTAGLOCK feature. Reset type: N/A

### 5.9.5.5 Z1OTP\_GPREG1 Register (Offset = 8h) [Reset = FFFFFFFFh]

Z1OTP\_GPREG1 is shown in [Figure 5-73](#) and described in [Table 5-81](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 1

**Figure 5-73. Z1OTP\_GPREG1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_GPREG1																															
R-FFFFFFFh																															

**Table 5-81. Z1OTP\_GPREG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_GPREG1	R	FFFFFFFh	Zone1 General Purpose register location in USER OTP. Reset type: N/A



### 5.9.5.6 Z1OTP\_GPREG2 Register (Offset = Ah) [Reset = FFFFFFFFh]

Z1OTP\_GPREG2 is shown in [Figure 5-74](#) and described in [Table 5-82](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 2

**Figure 5-74. Z1OTP\_GPREG2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_GPREG2																															
R-FFFFFFFh																															

**Table 5-82. Z1OTP\_GPREG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_GPREG2	R	FFFFFFFh	Zone1 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.5.7 Z1OTP\_GPREG3 Register (Offset = Ch) [Reset = FFFFFFFFh]

Z1OTP\_GPREG3 is shown in [Figure 5-75](#) and described in [Table 5-83](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 3

**Figure 5-75. Z1OTP\_GPREG3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_GPREG3																															
R-FFFFFFFh																															

**Table 5-83. Z1OTP\_GPREG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_GPREG3	R	FFFFFFFh	Zone1 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.5.8 Z1OTP\_GPREG4 Register (Offset = Eh) [Reset = FFFFFFFFh]

Z1OTP\_GPREG4 is shown in [Figure 5-76](#) and described in [Table 5-84](#).

Return to the [Summary Table](#).

Zone 1 General Purpose Register 4

**Figure 5-76. Z1OTP\_GPREG4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_GPREG4																															
R-FFFFFFFh																															

**Table 5-84. Z1OTP\_GPREG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_GPREG4	R	FFFFFFFh	Zone1 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.5.9 Z1OTP\_PSWDLOCK Register (Offset = 10h) [Reset = FFFFFFFFh]

Z1OTP\_PSWDLOCK is shown in [Figure 5-77](#) and described in [Table 5-85](#).

Return to the [Summary Table](#).

Secure Password Lock

**Figure 5-77. Z1OTP\_PSWDLOCK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_PSWDLOCK																															
R-FFFFFFFh																															

**Table 5-85. Z1OTP\_PSWDLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_PSWDLOCK	R	FFFFFFFh	Zone1 password lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, CSMPSWD will remain locked. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A

### 5.9.5.10 Z1OTP\_CRCLOCK Register (Offset = 12h) [Reset = FFFFFFFFh]

Z1OTP\_CRCLOCK is shown in [Figure 5-78](#) and described in [Table 5-86](#).

Return to the [Summary Table](#).

Secure CRC Lock

**Figure 5-78. Z1OTP\_CRCLOCK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z1OTP_CRCLOCK																															
R-FFFFFFFh																															

**Table 5-86. Z1OTP\_CRCLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z1OTP_CRCLOCK	R	FFFFFFFh	Zone1 CRC lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, VCU will not have ability to calculate CRC on secured memory content.. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A

### 5.9.5.11 Z1OTP\_JTAGPSWDH0 Register (Offset = 14h) [Reset = FFFFFFFFh]

Z1OTP\_JTAGPSWDH0 is shown in [Figure 5-79](#) and described in [Table 5-87](#).

Return to the [Summary Table](#).

JTAG Lock Permanent Password 0

**Figure 5-79. Z1OTP\_JTAGPSWDH0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JTAGPSWDH0																															
R-FFFFFFFh																															

**Table 5-87. Z1OTP\_JTAGPSWDH0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	JTAGPSWDH0	R	FFFFFFFh	JTAG Lock Password High 0 (bits 95:64) location in USER Z1 OTP. This value is dummy loaded into the non-memory-mapped JTAGPSWD register, bits 95:64. TI must program a default value into this location, leaving the ECC bits all 1's. Reset type: N/A

### 5.9.5.12 Z1OTP\_JTAGPSWDH1 Register (Offset = 16h) [Reset = FFFFFFFFh]

Z1OTP\_JTAGPSWDH1 is shown in [Figure 5-80](#) and described in [Table 5-88](#).

Return to the [Summary Table](#).

JTAG Lock Permanent Password 1

**Figure 5-80. Z1OTP\_JTAGPSWDH1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JTAGPSWDH1																															
R-FFFFFFFh																															

**Table 5-88. Z1OTP\_JTAGPSWDH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	JTAGPSWDH1	R	FFFFFFFh	JTAG Lock Password High 1 (bits 127:96) location in USER Z1 OTP. This value is dummy loaded into the non-memory-mapped JTAGPSWD register, bits 127:96. Reset type: N/A

### 5.9.5.13 Z1OTP\_CMACKKEY0 Register (Offset = 18h) [Reset = FFFFFFFFh]

Z1OTP\_CMACKKEY0 is shown in [Figure 5-81](#) and described in [Table 5-89](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 0

**Figure 5-81. Z1OTP\_CMACKKEY0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMACKKEY0																															
R-FFFFFFFh																															

**Table 5-89. Z1OTP\_CMACKKEY0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CMACKKEY0	R	FFFFFFFh	Secure Boot CMAC Key 0 (bits 31:0) location in User Z1 OTP. This value is dummy loaded into the CMACKKEY0 register. Reset type: N/A



#### 5.9.5.14 Z1OTP\_CMACKKEY1 Register (Offset = 1Ah) [Reset = FFFFFFFFh]

Z1OTP\_CMACKKEY1 is shown in [Figure 5-82](#) and described in [Table 5-90](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 1

**Figure 5-82. Z1OTP\_CMACKKEY1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMACKKEY1																															
R-FFFFFFFh																															

**Table 5-90. Z1OTP\_CMACKKEY1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CMACKKEY1	R	FFFFFFFh	Secure Boot CMAC Key 1 (bits 63:32) location in User Z1 OTP. This value is dummy loaded into the CMACKKEY1 register. Reset type: N/A

### 5.9.5.15 Z1OTP\_CMACKKEY2 Register (Offset = 1Ch) [Reset = FFFFFFFFh]

Z1OTP\_CMACKKEY2 is shown in [Figure 5-83](#) and described in [Table 5-91](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 2

**Figure 5-83. Z1OTP\_CMACKKEY2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMACKKEY2																															
R-FFFFFFFh																															

**Table 5-91. Z1OTP\_CMACKKEY2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CMACKKEY2	R	FFFFFFFh	Secure Boot CMAC Key 2 (bits 95:64) location in User Z1 OTP. This value is dummy loaded into the CMACKKEY2 register. Reset type: N/A

### 5.9.5.16 Z1OTP\_CMACKKEY3 Register (Offset = 1Eh) [Reset = FFFFFFFFh]

Z1OTP\_CMACKKEY3 is shown in [Figure 5-84](#) and described in [Table 5-92](#).

Return to the [Summary Table](#).

Secure Boot CMAC Key 3

**Figure 5-84. Z1OTP\_CMACKKEY3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMACKKEY3																															
R-FFFFFFFh																															

**Table 5-92. Z1OTP\_CMACKKEY3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CMACKKEY3	R	FFFFFFFh	Secure Boot CMAC Key 3 (bits 127:96) location in User Z1 OTP. This value is dummy loaded into the CMACKKEY3 register. Reset type: N/A

### 5.9.6 DCSM\_Z2\_OTP Registers

Table 5-93 lists the memory-mapped registers for the DCSM\_Z2\_OTP registers. All register offset addresses not listed in Table 5-93 should be considered as reserved locations and the register contents should not be modified.

**Table 5-93. DCSM\_Z2\_OTP Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	Z2OTP_LINKPOINTER1	Zone 2 Link Pointer1		<a href="#">Go</a>
2h	Z2OTP_LINKPOINTER2	Zone 2 Link Pointer2		<a href="#">Go</a>
4h	Z2OTP_LINKPOINTER3	Zone 2 Link Pointer3		<a href="#">Go</a>
8h	Z2OTP_GPREG1	Zone 2 General Purpose Register 1		<a href="#">Go</a>
Ah	Z2OTP_GPREG2	Zone 2 General Purpose Register 2		<a href="#">Go</a>
Ch	Z2OTP_GPREG3	Zone 2 General Purpose Register 3		<a href="#">Go</a>
Eh	Z2OTP_GPREG4	Zone 2 General Purpose Register 4		<a href="#">Go</a>
10h	Z2OTP_PSWDLOCK	Secure Password Lock		<a href="#">Go</a>
12h	Z2OTP_CRCLOCK	Secure CRC Lock		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 5-94 shows the codes that are used for access types in this section.

**Table 5-94. DCSM\_Z2\_OTP Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value

### 5.9.6.1 Z2OTP\_LINKPOINTER1 Register (Offset = 0h) [Reset = FFFFFFFFh]

Z2OTP\_LINKPOINTER1 is shown in [Figure 5-85](#) and described in [Table 5-95](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer1

**Figure 5-85. Z2OTP\_LINKPOINTER1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_LINKPOINTER1																															
R-FFFFFFFh																															

**Table 5-95. Z2OTP\_LINKPOINTER1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_LINKPOINTER1	R	FFFFFFFh	Zone2 Link Pointer 1 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

### 5.9.6.2 Z2OTP\_LINKPOINTER2 Register (Offset = 2h) [Reset = FFFFFFFFh]

Z2OTP\_LINKPOINTER2 is shown in [Figure 5-86](#) and described in [Table 5-96](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer2

**Figure 5-86. Z2OTP\_LINKPOINTER2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_LINKPOINTER2																															
R-FFFFFFFh																															

**Table 5-96. Z2OTP\_LINKPOINTER2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_LINKPOINTER2	R	FFFFFFFh	Zone2 Link Pointer 2 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

### 5.9.6.3 Z2OTP\_LINKPOINTER3 Register (Offset = 4h) [Reset = FFFFFFFFh]

Z2OTP\_LINKPOINTER3 is shown in [Figure 5-87](#) and described in [Table 5-97](#).

Return to the [Summary Table](#).

Zone 2 Link Pointer3

**Figure 5-87. Z2OTP\_LINKPOINTER3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_LINKPOINTER3																															
R-FFFFFFFh																															

**Table 5-97. Z2OTP\_LINKPOINTER3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_LINKPOINTER3	R	FFFFFFFh	Zone2 Link Pointer 3 location in USER OTP. Note: [1] ECC comparison is disabled for this location [2] When this value is loaded into DCSM, if the bits[31:14] !=0, device will remain in BLOCKED state. Before shipping parts to customers, TI would change the value of these bits to 0s. Reset type: N/A

#### 5.9.6.4 Z2OTP\_GPREG1 Register (Offset = 8h) [Reset = FFFFFFFFh]

Z2OTP\_GPREG1 is shown in [Figure 5-88](#) and described in [Table 5-98](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 1

**Figure 5-88. Z2OTP\_GPREG1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_GPREG1																															
R-FFFFFFFh																															

**Table 5-98. Z2OTP\_GPREG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_GPREG1	R	FFFFFFFh	Zone2 General Purpose register location in USER OTP. Reset type: N/A



### 5.9.6.5 Z2OTP\_GPREG2 Register (Offset = Ah) [Reset = FFFFFFFFh]

Z2OTP\_GPREG2 is shown in [Figure 5-89](#) and described in [Table 5-99](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 2

**Figure 5-89. Z2OTP\_GPREG2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_GPREG2																															
R-FFFFFFFh																															

**Table 5-99. Z2OTP\_GPREG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_GPREG2	R	FFFFFFFh	Zone2 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.6.6 Z2OTP\_GPREG3 Register (Offset = Ch) [Reset = FFFFFFFFh]

Z2OTP\_GPREG3 is shown in [Figure 5-90](#) and described in [Table 5-100](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 3

**Figure 5-90. Z2OTP\_GPREG3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_GPREG3																															
R-FFFFFFFh																															

**Table 5-100. Z2OTP\_GPREG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_GPREG3	R	FFFFFFFh	Zone2 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.6.7 Z2OTP\_GPREG4 Register (Offset = Eh) [Reset = FFFFFFFFh]

Z2OTP\_GPREG4 is shown in [Figure 5-91](#) and described in [Table 5-101](#).

Return to the [Summary Table](#).

Zone 2 General Purpose Register 4

**Figure 5-91. Z2OTP\_GPREG4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_GPREG4																															
R-FFFFFFFh																															

**Table 5-101. Z2OTP\_GPREG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_GPREG4	R	FFFFFFFh	Zone2 General Purpose register location in USER OTP. Reset type: N/A

### 5.9.6.8 Z2OTP\_PSWDLOCK Register (Offset = 10h) [Reset = FFFFFFFFh]

Z2OTP\_PSWDLOCK is shown in [Figure 5-92](#) and described in [Table 5-102](#).

Return to the [Summary Table](#).

Secure Password Lock

**Figure 5-92. Z2OTP\_PSWDLOCK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_PSWDLOCK																															
R-FFFFFFFh																															

**Table 5-102. Z2OTP\_PSWDLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_PSWDLOCK	R	FFFFFFFh	Zone2 password lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, CSMPSWD will remain locked. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A

### 5.9.6.9 Z2OTP\_CRCLOCK Register (Offset = 12h) [Reset = FFFFFFFFh]

Z2OTP\_CRCLOCK is shown in [Figure 5-93](#) and described in [Table 5-103](#).

Return to the [Summary Table](#).

Secure CRC Lock

**Figure 5-93. Z2OTP\_CRCLOCK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Z2OTP_CRCLOCK																															
R-FFFFFFFh																															

**Table 5-103. Z2OTP\_CRCLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Z2OTP_CRCLOCK	R	FFFFFFFh	Zone2 CRC lock location in USER OTP. Note: When this value is loaded into DCSM, if the value is 32-bit all-1s, VCU will not have ability to calculate CRC on secured memory content. Before shipping parts to customers, TI would change the value of this location in such a way that the ECC field remains all-1s and also LSB 4-bits remain 4'b1111. Reset type: N/A

### 5.9.7 DCSM Registers to Driverlib Functions

**Table 5-104. DCSM Registers to Driverlib Functions**

File	Driverlib Function
Z1OTP_LINKPOINTER1	
-	
Z1OTP_LINKPOINTER2	
-	
Z1OTP_LINKPOINTER3	
-	
Z1OTP_JLM_ENABLE	
-	
Z1OTP_GPREG1	
-	
Z1OTP_GPREG2	
-	
Z1OTP_GPREG3	
-	
Z1OTP_GPREG4	
-	
Z1OTP_PSWDLOCK	
-	
Z1OTP_CRCLOCK	
-	
Z1OTP_JTAGPSWDH0	
-	
Z1OTP_JTAGPSWDH1	
-	
Z1OTP_CMACKKEY0	
-	

**Table 5-104. DCSM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>Z1OTP_CMACKEY1</b>	
-	
<b>Z1OTP_CMACKEY2</b>	
-	
<b>Z1OTP_CMACKEY3</b>	
-	
<b>Z2OTP_LINKPOINTER1</b>	
-	
<b>Z2OTP_LINKPOINTER2</b>	
-	
<b>Z2OTP_LINKPOINTER3</b>	
-	
<b>Z2OTP_GPREG1</b>	
-	
<b>Z2OTP_GPREG2</b>	
-	
<b>Z2OTP_GPREG3</b>	
-	
<b>Z2OTP_GPREG4</b>	
-	
<b>Z2OTP_PSWDLOCK</b>	
-	
<b>Z2OTP_CRCLOCK</b>	
-	
<b>Z1_LINKPOINTER</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_readZone1CSMPwd
dcsm.h	DCSM_getZone1LinkPointerError
<b>Z1_OTPSECLOCK</b>	
dcsm.h	DCSM_getZone1OTPSecureLockStatus
<b>Z1_JLM_ENABLE</b>	
-	
<b>Z1_LINKPOINTERERR</b>	
dcsm.h	DCSM_getZone1LinkPointerError
<b>Z1_GPREG1</b>	
-	
<b>Z1_GPREG2</b>	
-	
<b>Z1_GPREG3</b>	
-	
<b>Z1_GPREG4</b>	
-	
<b>Z1_CSMKEY0</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_writeZone1CSM

**Table 5-104. DCSM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>Z1_CSMKEY1</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_writeZone1CSM
<b>Z1_CSMKEY2</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_writeZone1CSM
<b>Z1_CSMKEY3</b>	
dcsm.c	DCSM_unlockZone1CSM
dcsm.c	DCSM_writeZone1CSM
<b>Z1_CR</b>	
dcsm.h	DCSM_secureZone1
dcsm.h	DCSM_getZone1CSMSecurityStatus
dcsm.h	DCSM_getZone1ControlStatus
<b>Z1_GRABSECT1R</b>	
-	
<b>Z1_GRABSECT2R</b>	
-	
<b>Z1_GRABSECT3R</b>	
-	
<b>Z1_GRABRAM1R</b>	
-	
<b>Z1_GRABRAM2R</b>	
-	
<b>Z1_EXEONLYSECT1R</b>	
dcsm.c	DCSM_getZone1FlashEXEStatus
<b>Z1_EXEONLYSECT2R</b>	
dcsm.c	DCSM_getZone1FlashEXEStatus
<b>Z1_EXEONLYRAM1R</b>	
dcsm.c	DCSM_getZone1RAMEXEStatus
<b>Z1_JTAGKEY0</b>	
-	
<b>Z1_JTAGKEY1</b>	
-	
<b>Z1_JTAGKEY2</b>	
-	
<b>Z1_JTAGKEY3</b>	
-	
<b>Z1_CMACKKEY0</b>	
-	
<b>Z1_CMACKKEY1</b>	
-	
<b>Z1_CMACKKEY2</b>	
-	
<b>Z1_CMACKKEY3</b>	
-	

**Table 5-104. DCSM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>Z1_DIAG</b>	
-	
<b>Z2_LINKPOINTER</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_readZone2CSMPwd
dcsm.h	DCSM_getZone2LinkPointerError
<b>Z2_OTPSECLOCK</b>	
dcsm.h	DCSM_getZone2OTPSecureLockStatus
<b>Z2_LINKPOINTERERR</b>	
dcsm.h	DCSM_getZone2LinkPointerError
<b>Z2_GPREG1</b>	
-	
<b>Z2_GPREG2</b>	
-	
<b>Z2_GPREG3</b>	
-	
<b>Z2_GPREG4</b>	
-	
<b>Z2_CSMKEY0</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_writeZone2CSM
<b>Z2_CSMKEY1</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_writeZone2CSM
<b>Z2_CSMKEY2</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_writeZone2CSM
<b>Z2_CSMKEY3</b>	
dcsm.c	DCSM_unlockZone2CSM
dcsm.c	DCSM_writeZone2CSM
<b>Z2_CR</b>	
dcsm.h	DCSM_secureZone2
dcsm.h	DCSM_getZone2CSMSecurityStatus
dcsm.h	DCSM_getZone2ControlStatus
<b>Z2_GRABSECT1R</b>	
-	
<b>Z2_GRABSECT2R</b>	
-	
<b>Z2_GRABSECT3R</b>	
-	
<b>Z2_GRABRAM1R</b>	
-	
<b>Z2_GRABRAM2R</b>	
-	
<b>Z2_EXEONLYSECT1R</b>	



**Table 5-104. DCSM Registers to Driverlib Functions (continued)**

File	Driverlib Function
dcsm.c	DCSM_getZone2FlashEXEStatus
<b>Z2_EXEONLYSECT2R</b>	
dcsm.c	DCSM_getZone2FlashEXEStatus
<b>Z2_EXEONLYRAM1R</b>	
dcsm.c	DCSM_getZone2RAMEXEStatus
<b>FLSEM</b>	
dcsm.c	DCSM_claimZoneSemaphore
dcsm.c	DCSM_releaseZoneSemaphore
<b>SECTSTAT1</b>	
dcsm.h	DCSM_getFlashSectorZone
<b>SECTSTAT2</b>	
dcsm.h	DCSM_getFlashSectorZone
<b>SECTSTAT3</b>	
dcsm.h	DCSM_getFlashSectorZone
<b>RAMSTAT1</b>	
dcsm.h	DCSM_getRAMZone
<b>RAMSTAT2</b>	
-	
<b>SECERRSTAT</b>	
dcsm.h	DCSM_getFlashErrorStatus
<b>SECERRCLR</b>	
dcsm.h	DCSM_clearFlashErrorStatus
<b>SECERRFRC</b>	
dcsm.h	DCSM_forceFlashErrorStatus
<b>DENYCODE</b>	
dcsm.h	DCSM_getFlashDenyCodeStatus
<b>UID_UNIQUE_31_0</b>	
dcsm.h	DCSM_getDeviceUIDLow
<b>UID_UNIQUE_63_32</b>	
dcsm.h	DCSM_getDeviceUIDHigh
<b>PARTIDH</b>	
dcsm.h	DCSM_getDevicePartID
<b>PERSEM1</b>	
dcsm.h	DCSM_getPerSemStatus
dcsm.h	DCSM_forcePerSemStatus

Chapter 6  
**Background CRC-32 (BGCR)**

---



The Background CRC (BGCR) module that helps to identify memory faults and corruption, is discussed in this chapter.

<b>6.1 Introduction</b> .....	<a href="#">1256</a>
<b>6.2 Functional Description</b> .....	<a href="#">1258</a>
<b>6.3 Application of the BGCR</b> .....	<a href="#">1260</a>
<b>6.4 Software</b> .....	<a href="#">1265</a>
<b>6.5 BGCR Registers</b> .....	<a href="#">1266</a>

## 6.1 Introduction

The Background CRC (BGCR) module computes a CRC-32 on a configurable block of memory. The BGCR accomplishes this by fetching the specified block of memory during idle cycles (when the CPU, CLA, or DMA is not accessing the memory block). The calculated CRC-32 value is compared against a golden CRC-32 value to indicate a pass or fail. In essence, the BGCR helps identify memory faults and corruption. There are two BGCR modules, CPU\_CRC and CLA\_CRC. The two BGCR modules differ only in the memories the modules test.

### 6.1.1 BGCR Related Collateral

#### Getting Started Materials

- [CRC Engines in C2000 Devices Application Report](#)


### 6.1.2 Features

The BGCR module has the following features:

- One cycle CRC-32 computation on 32 bits of data
- No CPU bandwidth impact for zero wait state memory
- Minimal CPU bandwidth impact for non-zero wait state memory
- Dual operation modes (CRC-32 mode and scrub mode)
- Watchdog timer to time CRC-32 completion
- Ability to pause and resume CRC-32 computation

### 6.1.3 Block Diagram

Figure 6-1 shows the BGCR block diagram.



**Figure 6-1. BGCR Block Diagram**

### 6.1.4 Memory Wait States and Memory Map

Figure 6-2 shows the memory map of the BGCRC module. M0, M1, D[x]RAM, MSGRAM, LS[x]RAM, and GS[x]RAM are all zero wait-state memories. BGCRC accesses these memories with minimal impact on normal program operation. For instance, if a BGCRC access is being made to a zero wait-state memory in the current cycle, the earliest the operating program can make access to the same memory location is in the next cycle. Similarly for the non-zero wait state memories SECROM, DATAROM and BOOTROM, the worst case delay for functional access after a BGCRC access is the wait-state amount.




Figure 6-2. BGCRC Memory Map

## 6.2 Functional Description

### 6.2.1 Data Read Unit

Once the CRC-32 calculation is started, the BGCRC module continuously reads data from memory as a background process. These reads happen during the idle times (when the CPU or DMA is not accessing the memory block) and so does not impact functional access. The data read unit only reads data if there is no pending functional access. The data read unit begins operation by reading a block of data BGCRC\_CTRL2.BLOCK\_SIZE from address BGCRC\_START\_ADDR. Note that BGCRC\_START\_ADDR must be 0x80 word aligned. For a non-0x80 word aligned BGCRC\_START\_ADDR, the LSB bits are zeroed out to get a 0x80 word aligned BGCRC\_START\_ADDR. For instance, if the programmed BGCRC\_START\_ADDR = 0x1AF3, the internal 0x80 word aligned start address is 0x1A80.

When the data read unit reads a block of data, ECC and parity are checked. Any ECC or parity errors that occur during the read is indicated by setting the respective NMI and generating an interrupt if configured as so. The BGCRC module, however, does not write back the corrected memory contents on the occurrence of a correctable ECC error. Writing back the corrected values is handled by software.

### 6.2.2 CRC-32 Compute Unit

After the data read unit reads a block of data, the data read unit feeds this data to the CRC-32 compute unit. This unit computes the CRC-32 using the standard polynomial  $0x04C11DB7$  ( $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$ ). The CRC-32 unit retrieves 32-bit of data at a time from the block of data to compute the polynomial. This computation takes 1 cycle. For instance, the CRC-32 calculation for 1KB block of data is 256 cycles, 1 cycle for each of the 256 32-bit chunks. The initial value for the CRC-32 computation can be configured using BGCRC\_SEED.

After the CRC-32 calculation is complete for a data block, the final result is loaded into BGCRC\_RESULT. Note that BGCRC\_RESULT only contains the final calculation for the whole data block; intermediate 32-bit calculations do not update BGCRC\_RESULT. The value in BGCRC\_RESULT is compared against the value in BGCRC\_GOLDEN by hardware and the NMI/Interrupt flags are set accordingly by the CRC notification unit.

Once CRC-32 calculation is commenced, the calculation can be halted by setting BGCRC\_CTRL2.TEST\_HALT to 1010. Clearing this bit resumes CRC-32 calculation from the halt point.

### 6.2.3 CRC Notification Unit

After the CRC-32 compute unit completes the CRC-32 calculation for a block of data or fails to complete the calculation within BGCR\_C\_WD\_MIN and BGCR\_C\_WD\_MAX, if configured, the CRC-32 compute unit sends out a NMI/Interrupt on the occurrence of a pass or fail. In addition, during a data read by the data read unit, if an ECC or parity error occurs, the CRC notification unit can send out a NMI/Interrupt. In the case of an ECC or parity error, the BGCR\_C stops operation and BGCR\_C\_CURR\_ADDR contains the memory address that caused the ECC or parity error. The contents of BGCR\_C\_CURR\_ADDR in addition to the NMI/Interrupt flags can be used to debug a BGCR\_C failure.

#### 6.2.3.1 CPU Interrupt and NMI

The BGCR\_C module has configurable interrupt and NMI lines. NMIs are enabled by default but can be disabled by writing 0xA to BGCR\_C\_CTRL1.NMIDIS register. Conversely, all interrupts are disabled by default but can be enabled by writing 0x7E to BGCR\_C\_INTEN register. When an error occurs in the BGCR\_C, the BGCR\_C can be configured to generate an NMI or interrupt. Since NMIs are enabled by default, all BGCR\_C errors cause an NMI. Figure 6-3 and Figure 6-4 show the NMI and Interrupt lines, respectively.




Figure 6-3. BGCR\_C NMI




Figure 6-4. BGCR\_C Interrupt

## 6.2.4 Operating Modes

BGCRC module supports two modes of operation: CRC mode and scrub mode. The mode of operation can be configured by clearing or setting the register BGCRC\_CTRL2.SCRUB\_MODE.

### 6.2.4.1 CRC Mode

In CRC mode, the BGCRC module operates as explained in [Section 6.2.2](#). CRC-32 calculation is performed on a block of data and the result compared against a golden value. ECC and parity errors are checked in this mode. Result mismatch, ECC or parity error can trigger an NMI/Interrupt.

### 6.2.4.2 Scrub Mode

In scrub mode, the CRC-32 result is not compared against the golden value and BGCRC\_RESULT register is not updated. ECC and parity errors are also checked in this mode. However unlike CRC mode, NMI/Interrupt are only from ECC or parity error. In scrub mode, Parity and ECC bits of the memory block need to be initialized by the CPU.

## 6.2.5 BGCRC Watchdog

The BGCRC module has an embedded windowed watchdog that is used as a diagnostic to check memory test completion within the expected time window. This can protect against hardware defects that can cause the memory check not to complete in the allotted time, which cannot be caught by the system watchdog as the error can be due to the DMA having continuous access. Windowing also helps detect additional failure modes in the watchdog operation, for example, stuck watchdog.

The BGCRC watchdog is enabled by default and starts when the BGCRC module begins reading from memory. The watchdog can be disabled using the register BGCRC\_WD\_CFG.WDDIS. The BGCRC watchdog counter is a 32-bit counter with the value reflected in BGCRC\_WD\_CNT register. The lower and upper window settings are configured using BGCRC\_WD\_MIN and BGCRC\_WD\_MAX, respectively. BGCRC\_WD\_MIN and BGCRC\_WD\_MAX need to be configured before the test is started and must not be changed while the BGCRC is operating. If configured, an NMI or interrupt is triggered if the memory test fails to complete within the configured time window. The counter stops on completion of the CRC-32 check done, CRC-32 check failure and ECC/Parity errors. The counter is reset when the next memory check begins.

The BGCRC watchdog can be halted by configuring the BGCRC\_WD\_CFG.WDDIS register. After the watchdog resumes from being halted, the counter starts counting from the previous count unless a new memory check operation is initiated. The counter is not halted when CRC-32 computation halts but by default halts during a debug halt. The behavior of the watchdog during emulation can be changed by configuring the appropriate BGCRC registers. In addition, due to the changing nature of memory contents during emulation, it is not recommended to run BGCRC during emulation. CRC-32 computation continues during a watchdog failure and software needs to address this condition.

## 6.2.6 Hardware and Software Faults Protection

The configuration registers are protected using a lock and commit configuration. Each of the configuration registers can be individually locked and committed. The register once locked, can no longer be updated until the lock is removed. However if the register lock is committed, no further writes is permitted until the device is reset. It is recommended to lock the registers after configuration to protect against corruption due to software faults. In addition, registers critical to the module functionality and fault detection are implemented using multi-bit fields to protect against hardware faults.

## 6.3 Application of the BGCRC

This section contains use case scenarios of how the BGCRC module can be configured to test a block of memory. However, the use case scenarios presented are for reference only and do not cover all the possible application scenarios. These use case scenarios can be used as a starting point to configure the BGCRC module for specific applications.

### 6.3.1 Software Configuration


The configuration registers for the BGCRC can be split into three groups (see [Table 6-1](#)):

- **CFG1:** Registers that determine the operating mode and configured at the beginning.
- **CFG2:** Registers that need to be updated during kickoff of a new test.
- **CFG3:** Registers used for test and error management.

CFG1 registers are expected to be locked and committed after initial configuration. It is recommended to lock the CFG2 and CFG3 registers after configuration. [Figure 6-5](#) shows the BGCRC execution sequence.

**Table 6-1. BGCRC Register Groups**

CFG1 - One Time Configuration Registers	CFG2 - Periodic Configuration Registers	CFG3 - Registers Used for Test and Error Management
BGCRC_CTRL1	BGCRC_EN	BGCRC_NMICLR
BGCRC_WD_CFG	BGCRC_CTRL2	BGCRC_INTCLR
BGCRC_INTEN	BGCRC_START_ADDR	BGCRC_NMIFRC
BGCRC_SEED	BGCRC_GOLDEN	BGCRC_INTFRC
	BGCRC_WD_MIN	
	BGCRC_WD_MAX	



**Figure 6-5. BGCRC Execution Sequence Flow**



### **6.3.2 Decision on Error Response Severity**

The error sources for BGCRC are:

- Test completion before BGCRC\_WD\_MIN.
- Test completed after BGCRC\_WD\_MAX.
- Mismatch between the calculated CRC and golden CRC.
- Uncorrectable error during data read (single bit error for parity memory or double bit error for ECC memory).
- Correctable error during memory read (single bit error for ECC memory).

Error severity can be chosen as either NMI or interrupt. By default, error severity is set to NMI. It is not possible to configure error response for each individual error source. The response can be chosen as either interrupt or NMI for all error sources. When error severity is chosen as NMI, ERROR\_STS pin is asserted during an error.

### **6.3.3 Decision of Controller for CLA\_CRC**

CPU\_CRC can only be kicked off by the CPU. However, CLA\_CRC can be kicked off by the CPU or CLA. If BGCRC error severity is chosen as NMI, it is possible to handle the background test using the CLA and error response with the CPU. Once the controller for BGCRC is chosen, it is possible to prevent accesses from other controllers by using the system-level access protection configuration.

### **6.3.4 Execution of Time Critical Code from Wait-Styled Memories**


BGCRC access to functionally wait-stated memories is also wait-stated by the same number. Since it is impossible to predict the next functional access, any ongoing BGCRC access has to complete before functional access is granted. To mitigate delay in functional access, the BGCRC can be halted when time-critical code that accesses the wait-stated memories is in progress. When BGCRC execution is halted, the BGCRC watchdog is not halted. This is consistent with the safety requirement to complete the background test in a predictable window irrespective of the user code. In such scenarios, it is recommended to adjust the upper BGCRC watchdog window limit to account for the halt duration during functional access. However, if required, the BGCRC watchdog can be disabled.

### **6.3.5 BGCRC Execution**


Two notes about BGCRC execution are:

- BGCRC task can run as a background task once kicked off.
- BGCRC task does not impact functional execution for zero-wait stated memories. For memories with higher wait-states, the BGCRC engine can be halted to make functional execution predictable.


[Figure 6-6](#) shows a few examples of BGCRC execution sequences.



CPU\_CRC executed in parallel with functional execution. CRC-32 check can be stalled during time critical ISRs if ISRs require access to non-zero wait-stated memories.



CLA\_CRC executed in parallel with other CLA tasks. This can cause delay in functional execution.



Functional tasks prioritized over CLA\_CRC tasks. CLA\_CRC will be stalled by functional tasks to avoid delays in functional execution.

**Figure 6-6. BGCR Execution Sequence Example**

### 6.3.6 Debug/Error Response for BGCR Errors

The BGCR error severity can be decoded by reading the BGCR\_INTFLG or BGCR\_NMIFLG. The errors can be:

- **WD\_OVERFLOW/WD\_UNDERFLOW:** The test did not complete in the programmed window. System timing needs to be checked to understand reason for non-completion of the test. BGCR\_CURR\_ADDR and BGCR\_WD\_CNT indicate how far the test progressed.
- **UNCORRECTABLE\_ERR:** BGCR\_CURR\_ADDR contains the address of the memory location causing the error. This error is due to single bit failure for Parity SRAM or double bit failure for ECC SRAM. The memory location can be reloaded (if possible, for cases where code is copied from Flash) to see if the problem resolves. If the problem persists, the problem can be a permanent defect.
- **CORRECTABLE\_ERR:** This error is due to single bit failure for ECC SRAM. If the problem location is accessed again (execution from the location for execute only memory or reading the location in other cases), the expectation is that the single bit error is corrected. If the single bit error is not corrected, this can be an indication of a permanent defect.
- **CRC\_FAIL:** This indicates a failure in the computation of the CRC-32 value. This error does not occur in scrub mode. For SRAMs with protection, in the absence of code bugs, this error is less likely since the error is most often manifest as a correctable/uncorrectable error. Code bugs can cause failure if the code inadvertently writes to a wrong address thus causing a CRC-32 error.

### 6.3.7 BGCRC Golden CRC-32 Value Computation

The C28x is a little-endian, 16-bit word addressable CPU. Therefore, the 32-bit value of 0x12345678 stored at address 0x100 is stored in the C28x memory as shown in [Table 6-2](#).

**Table 6-2. Data Address Location Example 1**

Address	0x100	0x101
Data	0x5678	0x1234

The BGCRC order of byte calculations of the above example is 0x78, 0x56, 0x34, 0x12 and yields 0x6A330D2D. The 32-bit polynomial 0x04C11DB7 is used with an initialization vector of 0x00000000. The following code snippet shows the effective bit processing. Processing for all 32-bits within a word occurs in a single cycle within the BGCRC hardware.

```

seed = 0x0UL; //Initialize with Seed
poly = 0x04C11DB7UL; //32-Bit Polynomial
crc32 = seed;

for(i=0; i<dataSize; i++)
{
    byteSwappedData = ((data[i] & 0x000000FF) << 24) |
                      = ((data[i] & 0x0000FF00) << 8) |
                      = ((data[i] & 0x00FF0000) >> 8) |
                      = ((data[i] & 0xFF000000) >> 24);

    crc32 = byteSwappedData^crc32;
    for(j=0; j<32; j++)
    {
        if(crc32 & 0x80000000) crc32 = (crc32 << 1)^poly;
        else crc32 = crc32 << 1;

        crc32 = crc32 & 0xFFFFFFFF;
    }
}
    
```

A second example ([Table 6-3](#)) with two 32-bit words, 0x12345678 and 0x9ABCDEF0 at address 0x100 and 0x102 successively, calculates the bytes in the order 0x78, 0x56, 0x34, 0x12, 0xDE, 0xBC, and 0x9A and yield 0x7E0B4164.

**Table 6-3. Data Address Location Example 2**

Address	0x100	0x101	0x102	0x103
Data	0x5678	0x1234	0xDEF0	0x9ABC

All data input to the BGCRC must align to a 32-bit boundary, both in the starting address and the size. It is possible to include 16-bit data within the span of data; however, when the data is read by the BGCRC, it always assume 32-bits and conform to the above calculation order. For example, if two 16-bit words (0xA0B1 and 0xC2D3) were placed in between the previous two 32-bit words ([Table 6-4](#)), the calculations are performed in byte order 0x78, 0x56, 0x34, 0x12, 0xB1, 0xA0, 0xD3, 0xC2, 0xF0, 0xDE, 0xBC, and 0x9A and yield 0x2AEFD987.

**Table 6-4. Data Address Location Example 3**

Address	0x100	0x101	0x102	0x103	0x104	0x105
Data	0x5678	0x1234	0xA0B1	0xC2D3	0xDEF0	0x9ABC

## 6.4 Software

### 6.4.1 BGCRC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/bgcr

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 6.4.1.1 BGCRC CPU Interrupt Example

FILE: bgcrc\_ex1\_cpuinterrupt.c

This example demonstrates how to configure and trigger BGCRC from the CPU. BGCRC module is configured for 1 KB of GS0 RAM which is programmed with a known data. The pre-computed CRC value is used as the golden CRC value. Interrupt is generated once the computation is done and checks if no error flags are raised. Calculation uses the 32-bit polynomial 0x04C11DB7 and seed value 0x00000000.

##### *External Connections*

- None.

##### *Watch Variables*

- pass - This should be 1.
- runStatus - BGCRC running status. This will be BGCRC\_ACTIVE if the module is running, BGCRC\_IDLE if the module is idle

#### 6.4.1.2 BGCRC Example with Watchdog and Lock

FILE: bgcrc\_ex2\_cpugc\_crc\_basic.c

This example demonstrates how to configure and trigger BGCRC from the CPU. It also showcases how to configure the CRC watchdog and lock the registers after configuring the module. The watchdog is used as a diagnostic to check memory test completion within the expected time window. An error signal is generated if the test does not complete in the specified time window.

The module is configured for 1kB of GS0 RAM which is programmed with random data. The golden CRC value for comparison is computed using software method. Interrupt is generated once the computation is done and checks if no error flags are raised. The NMI is enabled and is triggered if an error is detected.

##### *External Connections*

- None.

##### *Watch Variables*

- pass
- bgcrcDone

#### 6.4.1.3 CLA-BGCRC Example in CRC mode

FILE: bgcrc\_ex3\_clabgc\_crcmode.c

This example demonstrates how to configure and trigger CLABGCRC from the CPU. It also showcases how to configure the CRC watchdog and lock the registers after configuring the module. The watchdog is used as a diagnostic to check memory test completion within the expected time window. An error signal is generated if the test does not complete in the specified time window.

The module is configured for 1kB of CLA ROM memory. The golden CRC value for comparison is computed using software method. Interrupt is generated once the computation is done and checks if no error flags are raised. The NMI is enabled and is triggered if an error is detected.

##### *External Connections*

- None.

##### *Watch Variables*

- pass
- bgcrcDone

#### 6.4.1.4 CLA-BGCR Example in Scrub Mode

FILE: bgcrc\_ex4\_clabgcr\_scrubmode.c

This example demonstrates how to configure and trigger CLA-BGCR in Scrub mode. In Scrub mode, CRC of data is not compared with the golden CRC. Error check is done using the ECC/Parity logic. It also showcases how to configure the CRC watchdog and lock the registers after configuring the module. The watchdog is used as a diagnostic to check memory test completion within the expected time window. An error signal is generated if the test does not complete in the specified time window.

The module is configured for 256 bytes of CLA ROM memory. Interrupt is generated once the computation is done and checks if no error flags are raised. The NMI is enabled and is triggered if an error is detected.

#### External Connections

- None.

#### Watch Variables

- pass
- bgcrcDone

## 6.5 BGCR Registers

This section describes the Background CRC registers.

### 6.5.1 BGCR Base Address Table

**Table 6-5. BGCR Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
BgcrCpuRegs	BGCR_REGS	BGCR_CPU_BASE	0x0000_6340	YES	-	-	YES	-	YES
BgcrClaRegs	BGCR_REGS	BGCR_CLA_BASE	0x0000_6380	YES	-	YES	-	-	YES

## 6.5.2 BGCR\_REG Registers

Table 6-6 lists the memory-mapped registers for the BGCR\_REG registers. All register offset addresses not listed in Table 6-6 should be considered as reserved locations and the register contents should not be modified.

**Table 6-6. BGCR\_REG Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	BGCR_EN	BGCR Enable	EALLOW	<a href="#">Go</a>
2h	BGCR_CTRL1	BGCR Control register 1	EALLOW	<a href="#">Go</a>
4h	BGCR_CTRL2	BGCR Control register 2	EALLOW	<a href="#">Go</a>
6h	BGCR_START_ADDR	Start address for the BGCR check	EALLOW	<a href="#">Go</a>
8h	BGCR_SEED	Seed for CRC calculation	EALLOW	<a href="#">Go</a>
Eh	BGCR_GOLDEN	Golden CRC to be compared against	EALLOW	<a href="#">Go</a>
10h	BGCR_RESULT	CRC calculated		<a href="#">Go</a>
12h	BGCR_CURR_ADDR	Current address register		<a href="#">Go</a>
1Ch	BGCR_WD_CFG	BGCR windowed watchdog configuration	EALLOW	<a href="#">Go</a>
1Eh	BGCR_WD_MIN	BGCR windowed watchdog min value	EALLOW	<a href="#">Go</a>
20h	BGCR_WD_MAX	BGCR windowed watchdog max value	EALLOW	<a href="#">Go</a>
22h	BGCR_WD_CNT	BGCR windowed watchdog count		<a href="#">Go</a>
2Ah	BGCR_NMIFLG	BGCR NMI flag register		<a href="#">Go</a>
2Ch	BGCR_NMICLR	BGCR NMI flag clear register	EALLOW	<a href="#">Go</a>
2Eh	BGCR_NMIFRC	BGCR NMI flag force register	EALLOW	<a href="#">Go</a>
34h	BGCR_INTEN	Interrupt enable	EALLOW	<a href="#">Go</a>
36h	BGCR_INTFLG	Interrupt flag		<a href="#">Go</a>
38h	BGCR_INTCLR	Interrupt flag clear	EALLOW	<a href="#">Go</a>
3Ah	BGCR_INTFRC	Interrupt flag force	EALLOW	<a href="#">Go</a>
3Ch	BGCR_LOCK	BGCR register map lock configuration	EALLOW	<a href="#">Go</a>
3Eh	BGCR_COMMIT	BGCR register map commit configuration	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 6-7 shows the codes that are used for access types in this section.

**Table 6-7. BGCR\_REG Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value

### 6.5.2.1 BGCR\_EN Register (Offset = 0h) [Reset = 0000000h]

BGCR\_EN is shown in [Figure 6-7](#) and described in [Table 6-8](#).

Return to the [Summary Table](#).

BGCR Enable

**Figure 6-7. BGCR\_EN Register**

31	30	29	28	27	26	25	24
RUN_STS	RESERVED						
R-0h				R-0-0h			
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				START			
R-0-0h				R-0/W-0h			

**Table 6-8. BGCR\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RUN_STS	R	0h	Status bit: 0 : CRC module is IDLE 1 : CRC module is Active This bit will remain set during BGCR_CTRL2.TEST_HALT = 1 Reset type: CPUx.SYSRSn
30-16	RESERVED	R-0	0h	Reserved
15-4	RESERVED	R-0	0h	Reserved
3-0	START	R-0/W	0h	Start Bit: '1010': Kick-off CRC calculations 'any other value': ignored Notes: BGCR_WD_CNT registers will be reset CRCEN.START = '1010'. BGCR_INTFLG, BGCR_NMIFLG will not be impacted by this configuration. This bit should not be set before the previous CRC computation completes. Reset type: CPUx.SYSRSn

### 6.5.2.2 BGCR\_CTRL1 Register (Offset = 2h) [Reset = 0000000h]

BGCR\_CTRL1 is shown in [Figure 6-8](#) and described in [Table 6-9](#).

Return to the [Summary Table](#).

BGCR Control register 1

**Figure 6-8. BGCR\_CTRL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				NMIDIS			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED			FREE_SOFT	RESERVED			
R-0-0h			R/W-0h	R-0-0h			

**Table 6-9. BGCR\_CTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19-16	NMIDIS	R/W	0h	1010 : NMI is disabled Any other value : NMI is enabled. Reset type: CPUx.SYSRSn
15-5	RESERVED	R-0	0h	Reserved
4	FREE_SOFT	R/W	0h	Emulation control bit : This bit controls behaviour of CRC calculation during emulation 0 : Soft, CRC module and CRC Watchdog stops immediately on DEBUG SUSPEND (of CRC-controller ). 1 : Free, CRC calculation and CRC watchdog is not affected by DEBUG HALT (of CRC-controller ) Reset type: CPUx.SYSRSn
3-0	RESERVED	R-0	0h	Reserved



### 6.5.2.3 BGCR\_CTRL2 Register (Offset = 4h) [Reset = 0000000h]

BGCR\_CTRL2 is shown in [Figure 6-9](#) and described in [Table 6-10](#).

Return to the [Summary Table](#).

BGCR Control register 2

**Figure 6-9. BGCR\_CTRL2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED				SCRUB_MODE			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
TEST_HALT				RESERVED		BLOCK_SIZE	
R/W-0h				R-0-0h		R/W-0h	
7	6	5	4	3	2	1	0
BLOCK_SIZE							
R/W-0h							

**Table 6-10. BGCR\_CTRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R-0	0h	Reserved
19-16	SCRUB_MODE	R/W	0h	Scrub mode configuration 1010 : Scrub mode, CRC of data is not compared with the golden CRC. Error check is done using the ECC/Parity logic. Any other value: CRC value is compared with golden CRC at the end in addition to the data correctness check by ECC/Parity logic. Notes: 1010 configuration is used for scrub mode (for data memories) where the memory value is read and ECC/Parity logic is used for the error detection. BGCR_RESULT.CRC_VALUE is not updated in this configuration. Reset type: CPUx.SYSRSn
15-12	TEST_HALT	R/W	0h	Halt Bit : 1010 : Module operation is stopped Any other value : CRC calculation will continue/resume from where it was halted Notes: BGCR_EN.START = 1010 configuration with TEST_HALT = 1010 will halt the CRC calculation. The new check will resume when TEST_HALT is configured to a value other than 1010 Reset type: CPUx.SYSRSn
11-10	RESERVED	R-0	0h	Reserved
9-0	BLOCK_SIZE	R/W	0h	Configures the block size for the check 0x0 : 256 Byte (default) 0x1 : 512 Byte 0x2 : 768 Byte 0x3 : 1KB ... 0x3FF : 256KB (0xn : (n+1)*256Byte) Reset type: CPUx.SYSRSn

### 6.5.2.4 BGCR\_START\_ADDR Register (Offset = 6h) [Reset = 0000000h]

BGCR\_START\_ADDR is shown in [Figure 6-10](#) and described in [Table 6-11](#).

Return to the [Summary Table](#).

Start address for the BGCR check

**Figure 6-10. BGCR\_START\_ADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
START_ADDRESS																															
R/W-0h																															

**Table 6-11. BGCR\_START\_ADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	START_ADDRESS	R/W	0h	START_ADDRESS indicates the start point of the test. (For CPU_CRC, this will be the CPU address. For CLA_CRC, this will be the CLA address where the memory is mapped) Reset type: CPUx.SYSRSn

### 6.5.2.5 BGCRC\_SEED Register (Offset = 8h) [Reset = 0000000h]

BGCRC\_SEED is shown in [Figure 6-11](#) and described in [Table 6-12](#).

Return to the [Summary Table](#).

Seed for CRC calculation

**Figure 6-11. BGCRC\_SEED Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEED																															
R/W-0h																															

**Table 6-12. BGCRC\_SEED Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SEED	R/W	0h	Initial value of CRC, this value is copied to the CRC register on triggering CRC calculation by writing to START bit. Reset type: CPUx.SYSRSn

### 6.5.2.6 BGCR\_GOLDEN Register (Offset = Eh) [Reset = 0000000h]

BGCR\_GOLDEN is shown in [Figure 6-12](#) and described in [Table 6-13](#).

Return to the [Summary Table](#).

Golden CRC to be compared against

**Figure 6-12. BGCR\_GOLDEN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC_VALUE																															
R/W-0h																															

**Table 6-13. BGCR\_GOLDEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CRC_VALUE	R/W	0h	Golden CRC register: If CRC check is enabled, the calculated CRC value is compared with golden CRC and status is updated. Reset type: CPUx.SYSRSn

### 6.5.2.7 BGCR\_RESULT Register (Offset = 10h) [Reset = 00000000h]

BGCR\_RESULT is shown in [Figure 6-13](#) and described in [Table 6-14](#).

Return to the [Summary Table](#).

CRC calculated

**Figure 6-13. BGCR\_RESULT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC_VALUE																															
R-0h																															

**Table 6-14. BGCR\_RESULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CRC_VALUE	R	0h	CRC result register This register value will be updated only on the completion of CRC check on a block of data as programmed by BGCR_CTRL2.BLOCK_SIZE. Reset type: CPUx.SYSRSn

### 6.5.2.8 BGCR\_Curr\_Addr Register (Offset = 12h) [Reset = 0000000h]

BGCR\_Curr\_Addr is shown in [Figure 6-14](#) and described in [Table 6-15](#).

Return to the [Summary Table](#).

Current address register

**Figure 6-14. BGCR\_Curr\_Addr Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CURRENT_ADDR																															
R-0h																															

**Table 6-15. BGCR\_Curr\_Addr Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CURRENT_ADDR	R	0h	Current address from where the data is fetched. During a failure, the CURRENT_ADDR field indicates the value from where the last fetch happened. Reset type: CPUx.SYSRSn

### 6.5.2.9 BGCRD\_WD\_CFG Register (Offset = 1Ch) [Reset = 0000000h]

BGCRD\_WD\_CFG is shown in [Figure 6-15](#) and described in [Table 6-16](#).

Return to the [Summary Table](#).

BGCRD windowed watchdog configuration

**Figure 6-15. BGCRD\_WD\_CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												WDDIS			
R-0-0h												R/W-0h			

**Table 6-16. BGCRD\_WD\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R-0	0h	Reserved
3-0	WDDIS	R/W	0h	1010: CRC Watchdog counter is disabled. Any other value: CRC watchdog is enabled Watchdog is an upcounter and starts counting when BGCRD_EN.START is asserted. Watchdog continues to count during TEST_HALT state also(BGCRD_CTRL2.TEST_HALT = '1010'). CRC watchdog can be disabled during TEST_HALT by explicit configuration. (BGCRD_WD_CFG.WDDIS = 1010). Once the watchdog is disabled and re-enabled, watchdog count resumes from the previous disabled point. Reset type: CPUx.SYSRSn

### 6.5.2.10 BGCRC\_WD\_MIN Register (Offset = 1Eh) [Reset = 0000000h]

BGCRC\_WD\_MIN is shown in [Figure 6-16](#) and described in [Table 6-17](#).

Return to the [Summary Table](#).

BGCRC windowed watchdog min value

**Figure 6-16. BGCRC\_WD\_MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MINVAL																															
R/W-0h																															

**Table 6-17. BGCRC\_WD\_MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MINVAL	R/W	0h	If the CRC computation completes before BGCRC_WD_MIN.MINVAL FAIL_STATUS.WD_UNDERFLOW flag gets set. Reset type: CPUx.SYSRSn



### 6.5.2.11 BGCRC\_WD\_MAX Register (Offset = 20h) [Reset = FFFFFFFFh]

BGCRC\_WD\_MAX is shown in [Figure 6-17](#) and described in [Table 6-18](#).

Return to the [Summary Table](#).

BGCRC windowed watchdog max value

**Figure 6-17. BGCRC\_WD\_MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAXVAL																															
R/W-FFFFFFFh																															

**Table 6-18. BGCRC\_WD\_MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MAXVAL	R/W	FFFFFFFh	If the CRC computation doesn't complete before BGCRC_WD_MIN.MAXVAL FAIL_STATUS.WD_OVERFLOW flag gets set. Reset type: CPUx.SYSRSn

### 6.5.2.12 BGCRC\_WD\_CNT Register (Offset = 22h) [Reset = 0000000h]

BGCRC\_WD\_CNT is shown in [Figure 6-18](#) and described in [Table 6-19](#).

Return to the [Summary Table](#).

BGCRC windowed watchdog count

**Figure 6-18. BGCRC\_WD\_CNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WD_CNT																															
R-0h																															

**Table 6-19. BGCRC\_WD\_CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WD_CNT	R	0h	CRC windowed watchdog counter value Counter value freezes at the end of CRC computation and will be reloaded only by BGCRC_EN.START = '1010' configuration. BGCRC_WD_CNT register freezes when a failure occurs. Reset type: CPUx.SYSRSn

### 6.5.2.13 BGCR)C\_NMIFLG Register (Offset = 2Ah) [Reset = 0000000h]

BGCR)C\_NMIFLG is shown in [Figure 6-19](#) and described in [Table 6-20](#).

Return to the [Summary Table](#).

BGCR)C NMI flag register

**Figure 6-19. BGCR)C\_NMIFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	WD_OVERFLOW	WD_UNDERFLOW	CORRECTABLE_ERR	UNCORRECTABLE_ERR	CRC_FAIL	RESERVED	RESERVED
R-0-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0-0h	R-0-0h

**Table 6-20. BGCR)C\_NMIFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R-0	0h	Reserved
6	WD_OVERFLOW	R	0h	Windowed watchdog Overflow. 1 : Test did not complete before BGCR)C_WD_MAX.MAXVAL 0 : No such errors Reset type: CPUx.SYSRSn
5	WD_UNDERFLOW	R	0h	Windowed watchdog underflow. 1 : Test completed before BGCR)C_WD_MIN.MINVAL 0 : No such errors Reset type: CPUx.SYSRSn
4	CORRECTABLE_ERR	R	0h	Correctable error indication: 0 : No ECC correctable error during memory read 1 : Correctable ECC error during memory read Note: ECC computation is done during every memory read. (Correctable errors are not ignored since the module doesn't write-back corrected value. The error remains in the memory and required corrective action need to be taken by CPU/CLA as part of ISR) Reset type: CPUx.SYSRSn
3	UNCORRECTABLE_ERR	R	0h	Uncorrectable error indication: 0 : No ECC-uncorrectable/Parity error during memory read 1 : ECC-uncorrectable/Parity error during memory read Note: ECC/Parity check is done during every memory read. Reset type: CPUx.SYSRSn
2	CRC_FAIL	R	0h	CRC FAIL interrupt 0 : No failure in CRC check. 1 : CRC check failure Note: Comparison is enabled only after CRC calc is completed Reset type: CPUx.SYSRSn
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R-0	0h	Reserved

### 6.5.2.14 BGCR\_NMICLR Register (Offset = 2Ch) [Reset = 0000000h]

BGCR\_NMICLR is shown in [Figure 6-20](#) and described in [Table 6-21](#).

Return to the [Summary Table](#).

BGCR NMI flag clear register

**Figure 6-20. BGCR\_NMICLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	WD_OVERFLOW	WD_UNDERFLOW	CORRECTABLE_ERR	UNCORRECTABLE_ERR	CRC_FAIL	RESERVED	RESERVED
R-0-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0-0h	R-0-0h

**Table 6-21. BGCR\_NMICLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R-0	0h	Reserved
6	WD_OVERFLOW	R-0/W1S	0h	Clear WD_OVERFLOW NMI flag 0 No effect 1 Clears NMI flag Reset type: CPUx.SYSRSn
5	WD_UNDERFLOW	R-0/W1S	0h	Clear WD_UNDERFLOW NMI flag 0 No effect 1 Clears NMI flag Reset type: CPUx.SYSRSn
4	CORRECTABLE_ERR	R-0/W1S	0h	Clear CORRECTABLE_ERR NMI flag 0 No effect 1 Clears NMI flag Reset type: CPUx.SYSRSn
3	UNCORRECTABLE_ERR	R-0/W1S	0h	Clear UNCORRECTABLE_ERROR NMI flag 0 No effect 1 Clears NMI flag Reset type: CPUx.SYSRSn
2	CRC_FAIL	R-0/W1S	0h	Clear CRC_FAIL NMI flag 0 No effect 1 Clears NMI flag Reset type: CPUx.SYSRSn
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R-0	0h	Reserved

### 6.5.2.15 BGCR\_NMIFRC Register (Offset = 2Eh) [Reset = 0000000h]

BGCR\_NMIFRC is shown in [Figure 6-21](#) and described in [Table 6-22](#).

Return to the [Summary Table](#).

BGCR NMI flag force register

**Figure 6-21. BGCR\_NMIFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	WD_OVERFLOW	WD_UNDERFLOW	CORRECTABLE_ERR	UNCORRECTABLE_ERR	CRC_FAIL	RESERVED	RESERVED
R-0-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0-0h	R-0-0h

**Table 6-22. BGCR\_NMIFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R-0	0h	Reserved
6	WD_OVERFLOW	R-0/W1S	0h	Force WD_OVERFLOW NMI flag 0 No effect 1 force NMI flag Reset type: CPUx.SYSRSn
5	WD_UNDERFLOW	R-0/W1S	0h	Force WD_UNDERFLOW NMI flag 0 No effect 1 force NMI flag Reset type: CPUx.SYSRSn
4	CORRECTABLE_ERR	R-0/W1S	0h	Force CORRECTABLE_ERR NMI flag 0 No effect 1 force NMI flag Reset type: CPUx.SYSRSn
3	UNCORRECTABLE_ERR	R-0/W1S	0h	Force UNCORRECTABLE_ERR NMI flag 0 No effect 1 force NMI flag Reset type: CPUx.SYSRSn
2	CRC_FAIL	R-0/W1S	0h	Force CRC_FAIL NMI flag 0 No effect 1 force NMI flag Reset type: CPUx.SYSRSn
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R-0	0h	Reserved

### 6.5.2.16 BGCR\_INTEN Register (Offset = 34h) [Reset = 0000000h]

BGCR\_INTEN is shown in [Figure 6-22](#) and described in [Table 6-23](#).

Return to the [Summary Table](#).

Interrupt enable

**Figure 6-22. BGCR\_INTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	WD_OVERFLOW	WD_UNDERFLOW	CORRECTABLE_ERR	UNCORRECTABLE_ERR	CRC_FAIL	TEST_DONE	RESERVED
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0-0h

**Table 6-23. BGCR\_INTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R	0h	Reserved
6	WD_OVERFLOW	R/W	0h	0 WD_OVERFLOW Interrupt disabled 1 WD_OVERFLOW Interrupt enabled Reset type: CPUx.SYSRSn
5	WD_UNDERFLOW	R/W	0h	0 WD_UNDERFLOW Interrupt disabled 1 WD_UNDERFLOW Interrupt enabled Reset type: CPUx.SYSRSn
4	CORRECTABLE_ERR	R/W	0h	0 CORRECTABLE_ERR Interrupt disabled 1 CORRECTABLE_ERR Interrupt enabled Reset type: CPUx.SYSRSn
3	UNCORRECTABLE_ERR	R/W	0h	0 UNCORRECTABLE_ERR Interrupt disabled 1 UNCORRECTABLE_ERR Interrupt enabled Reset type: CPUx.SYSRSn
2	CRC_FAIL	R/W	0h	0 CRC_FAIL Interrupt disabled 1 CRC_FAIL Interrupt enabled Reset type: CPUx.SYSRSn
1	TEST_DONE	R/W	0h	0 TEST_DONE Interrupt disabled 1 TEST_DONE Interrupt enabled Reset type: CPUx.SYSRSn
0	RESERVED	R-0	0h	Reserved

### 6.5.2.17 BGCR)C\_INTFLG Register (Offset = 36h) [Reset = 00000000h]

BGCR)C\_INTFLG is shown in [Figure 6-23](#) and described in [Table 6-24](#).

Return to the [Summary Table](#).

Interrupt flag

**Figure 6-23. BGCR)C\_INTFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	WD_OVERFLOW	WD_UNDERFLOW	CORRECTABLE_ERR	UNCORRECTABLE_ERR	CRC_FAIL	TEST_DONE	INT
R-0-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 6-24. BGCR)C\_INTFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R-0	0h	Reserved
6	WD_OVERFLOW	R	0h	Windowed watchdog Overflow. 1 : Test did not completed before BGCR)C_WD_MAX.MAXVAL 0 : No such errors Reset type: CPUx.SYSRSn
5	WD_UNDERFLOW	R	0h	Windowed watchdog underflow. 1 : Test completed before BGCR)C_WD_MIN.MINVAL 0 : No such errors Reset type: CPUx.SYSRSn
4	CORRECTABLE_ERR	R	0h	Correctable error indication: 0 : No ECC correctable error during memory read 1 : Correctable ECC error during memory read Note: ECC computation is done during every memory read. (Correctable errors are not ignored since the module doesn't write-back corrected value. The error remains in the memory and required corrective action need to be taken by CPU/CLA as part of ISR) Reset type: CPUx.SYSRSn
3	UNCORRECTABLE_ERR	R	0h	uncorrectable error indication: 0 : No ECC-uncorrectable/Parity error during memory read 1 : ECC-uncorrectable/Parity error during memory read Note: ECC/Parity check is done during every memory read. Reset type: CPUx.SYSRSn
2	CRC_FAIL	R	0h	CRC fail interrupt 0 : No failure of CRC check 1 : CRC check failure Note: Comparion is enabled only after CRC calc is completed Reset type: CPUx.SYSRSn

**Table 6-24. BGCR\_INTFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	TEST_DONE	R	0h	Done Interrupt Status flag 0 CRC calculation is in progress or CRC module is idle. 1 CRC calculation is done. Note: TEST_DONE flag will get set on CRC calculation completion even in case of CRC mismatch Reset type: CPUx.SYSRSn
0	INT	R	0h	Global Interrupt Status flag 0 No interrupt generated 1 Interrupt was generated Reset type: CPUx.SYSRSn



### 6.5.2.18 BGCR\_INTCLR Register (Offset = 38h) [Reset = 0000000h]

BGCR\_INTCLR is shown in [Figure 6-24](#) and described in [Table 6-25](#).

Return to the [Summary Table](#).

Interrupt flag clear

**Figure 6-24. BGCR\_INTCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	WD_OVERFLOW	WD_UNDERFLOW	CORRECTABLE_ERR	UNCORRECTABLE_ERR	CRC_FAIL	TEST_DONE	INT
R-0-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 6-25. BGCR\_INTCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R-0	0h	Reserved
6	WD_OVERFLOW	R-0/W1S	0h	Clear interrupt flag 0 No effect 1 Clears the interrupt flag Reset type: CPUx.SYSRSn
5	WD_UNDERFLOW	R-0/W1S	0h	Clear interrupt flag 0 No effect 1 Clears the interrupt flag Reset type: CPUx.SYSRSn
4	CORRECTABLE_ERR	R-0/W1S	0h	Clear interrupt flag 0 No effect 1 Clears the interrupt flag Reset type: CPUx.SYSRSn
3	UNCORRECTABLE_ERR	R-0/W1S	0h	Clear interrupt flag 0 No effect 1 Clears the interrupt flag Reset type: CPUx.SYSRSn
2	CRC_FAIL	R-0/W1S	0h	Clear interrupt flag 0 No effect 1 Clears the interrupt flag Reset type: CPUx.SYSRSn
1	TEST_DONE	R-0/W1S	0h	Clear interrupt flag 0 No effect 1 Clears the interrupt flag Reset type: CPUx.SYSRSn

**Table 6-25. BGCR\_INTCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INT	R-0/W1S	0h	Global Interrupt Clear 0 No effect 1 Clears the interrupt flag and enables further interrupts to be generated if an event flags is set to 1. Reset type: CPUx.SYSRSn

### 6.5.2.19 BGCRC\_INTFRC Register (Offset = 3Ah) [Reset = 0000000h]

BGCRC\_INTFRC is shown in [Figure 6-25](#) and described in [Table 6-26](#).

Return to the [Summary Table](#).

Interrupt flag force

**Figure 6-25. BGCRC\_INTFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	WD_OVERFLOW	WD_UNDERFLOW	CORRECTABLE_ERR	UNCORRECTABLE_ERR	CRC_FAIL	TEST_DONE	RESERVED
R-0-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0-0h

**Table 6-26. BGCRC\_INTFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R-0	0h	Reserved
6	WD_OVERFLOW	R-0/W1S	0h	Force interrupt flag 0 No effect 1 force the interrupt flag Reset type: CPUx.SYSRSn
5	WD_UNDERFLOW	R-0/W1S	0h	Force interrupt flag 0 No effect 1 force the interrupt flag Reset type: CPUx.SYSRSn
4	CORRECTABLE_ERR	R-0/W1S	0h	Force interrupt flag 0 No effect 1 force the interrupt flag Reset type: CPUx.SYSRSn
3	UNCORRECTABLE_ERR	R-0/W1S	0h	Force interrupt flag 0 No effect 1 force the interrupt flag Reset type: CPUx.SYSRSn
2	CRC_FAIL	R-0/W1S	0h	Force interrupt flag 0 No effect 1 force the interrupt flag Reset type: CPUx.SYSRSn
1	TEST_DONE	R-0/W1S	0h	Force interrupt flag 0 No effect 1 force the interrupt flag Reset type: CPUx.SYSRSn
0	RESERVED	R-0	0h	Reserved

### 6.5.2.20 BGCR\_LOCK Register (Offset = 3Ch) [Reset = 0000000h]

BGCR\_LOCK is shown in [Figure 6-26](#) and described in [Table 6-27](#).

Return to the [Summary Table](#).

BGCR register map lockconfiguration

**Figure 6-26. BGCR\_LOCK Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	BGCR_INTFR C	RESERVED	RESERVED	BGCR_INTEN	RESERVED	RESERVED
R-0-0h	R-0-0h	R/W-0h	R-0-0h	R-0-0h	R/W-0h	R-0-0h	R-0-0h
23	22	21	20	19	18	17	16
BGCR_NMIF RC	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	BGCR_WD_M AX
R/W-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R/W-0h
15	14	13	12	11	10	9	8
BGCR_WD_M IN	BGCR_WD_C FG	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h
7	6	5	4	3	2	1	0
BGCR_GOLD EN	RESERVED	RESERVED	BGCR_SEED	BGCR_STAR T_ADDR	BGCR_CTRL 2	BGCR_CTRL 1	BGCR_EN
R/W-0h	R-0-0h	R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 6-27. BGCR\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0	0h	Reserved
30	RESERVED	R-0	0h	Reserved
29	BGCR_INTFRC	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
28	RESERVED	R-0	0h	Reserved
27	RESERVED	R-0	0h	Reserved
26	BGCR_INTEN	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
25	RESERVED	R-0	0h	Reserved
24	RESERVED	R-0	0h	Reserved
23	BGCR_NMIFRC	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
22	RESERVED	R-0	0h	Reserved
21	RESERVED	R-0	0h	Reserved
20	RESERVED	R-0	0h	Reserved
19	RESERVED	R-0	0h	Reserved
18	RESERVED	R-0	0h	Reserved
17	RESERVED	R-0	0h	Reserved
16	BGCR_WD_MAX	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn

**Table 6-27. BGCRC\_LOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	BGCRC_WD_MIN	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
14	BGCRC_WD_CFG	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
13	RESERVED	R-0	0h	Reserved
12	RESERVED	R-0	0h	Reserved
11	RESERVED	R-0	0h	Reserved
10	RESERVED	R-0	0h	Reserved
9	RESERVED	R-0	0h	Reserved
8	RESERVED	R-0	0h	Reserved
7	BGCRC_GOLDEN	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
6	RESERVED	R-0	0h	Reserved
5	RESERVED	R-0	0h	Reserved
4	BGCRC_SEED	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
3	BGCRC_START_ADDR	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
2	BGCRC_CTRL2	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
1	BGCRC_CTRL1	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn
0	BGCRC_EN	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: CPUx.SYSRSn

### 6.5.2.21 BGCR\_COMMIT Register (Offset = 3Eh) [Reset = 0000000h]

BGCR\_COMMIT is shown in [Figure 6-27](#) and described in [Table 6-28](#).

Return to the [Summary Table](#).

BGCR register map commit configuration

**Figure 6-27. BGCR\_COMMIT Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	BGCR_INTFR C	RESERVED	RESERVED	BGCR_INTEN	RESERVED	RESERVED
R-0-0h	R-0-0h	R/WOnce-0h	R-0-0h	R-0-0h	R/WOnce-0h	R-0-0h	R-0-0h
23	22	21	20	19	18	17	16
BGCR_NMIFRC	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	BGCR_WD_M AX
R/WOnce-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
BGCR_WD_M IN	BGCR_WD_C FG	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h
7	6	5	4	3	2	1	0
BGCR_GOLD EN	RESERVED	RESERVED	BGCR_SEED	BGCR_STAR T_ADDR	BGCR_CTRL 2	BGCR_CTRL 1	BGCR_EN
R/WOnce-0h	R-0-0h	R-0-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 6-28. BGCR\_COMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0	0h	Reserved
30	RESERVED	R-0	0h	Reserved
29	BGCR_INTFR C	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
28	RESERVED	R-0	0h	Reserved
27	RESERVED	R-0	0h	Reserved
26	BGCR_INTEN	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
25	RESERVED	R-0	0h	Reserved
24	RESERVED	R-0	0h	Reserved
23	BGCR_NMIFRC	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
22	RESERVED	R-0	0h	Reserved
21	RESERVED	R-0	0h	Reserved
20	RESERVED	R-0	0h	Reserved
19	RESERVED	R-0	0h	Reserved
18	RESERVED	R-0	0h	Reserved

**Table 6-28. BGCR32\_COMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	RESERVED	R-0	0h	Reserved
16	BGCR32_WD_MAX	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
15	BGCR32_WD_MIN	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
14	BGCR32_WD_CFG	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
13	RESERVED	R-0	0h	Reserved
12	RESERVED	R-0	0h	Reserved
11	RESERVED	R-0	0h	Reserved
10	RESERVED	R-0	0h	Reserved
9	RESERVED	R-0	0h	Reserved
8	RESERVED	R-0	0h	Reserved
7	BGCR32_GOLDEN	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
6	RESERVED	R-0	0h	Reserved
5	RESERVED	R-0	0h	Reserved
4	BGCR32_SEED	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
3	BGCR32_START_ADDR	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
2	BGCR32_CTRL2	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
1	BGCR32_CTRL1	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn
0	BGCR32_EN	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: CPUx.SYSRSn

### 6.5.3 BGCR Registers to Driverlib Functions

**Table 6-29. BGCR Registers to Driverlib Functions**

File	Driverlib Function
<b>EN</b>	
bgcrc.h	BGCRC_start
bgcrc.h	BGCRC_getRunStatus
<b>CTRL1</b>	
bgcrc.h	BGCRC_setConfig
<b>CTRL2</b>	
bgcrc.h	BGCRC_setRegion
bgcrc.h	BGCRC_halt
bgcrc.h	BGCRC_resume
<b>START_ADDR</b>	
bgcrc.h	BGCRC_setRegion
<b>SEED</b>	
bgcrc.h	BGCRC_setSeedValue
<b>GOLDEN</b>	
bgcrc.h	BGCRC_setGoldenCRCValue
<b>RESULT</b>	
bgcrc.h	BGCRC_getResult
<b>CURR_ADDR</b>	
bgcrc.h	BGCRC_getCurrentAddress
<b>WD_CFG</b>	
bgcrc.h	BGCRC_enableWatchdog
bgcrc.h	BGCRC_disableWatchdog
<b>WD_MIN</b>	
bgcrc.h	BGCRC_setWatchdogWindow
<b>WD_MAX</b>	
bgcrc.h	BGCRC_setWatchdogWindow
<b>WD_CNT</b>	
bgcrc.h	BGCRC_getWatchdogCounterValue
<b>NMIFLG</b>	
bgcrc.h	BGCRC_getNMISStatus
<b>NMICLR</b>	
bgcrc.h	BGCRC_clearNMISStatus
<b>NMIFRC</b>	
bgcrc.h	BGCRC_forceNMI
<b>INTEN</b>	
bgcrc.h	BGCRC_enableInterrupt
bgcrc.h	BGCRC_disableInterrupt
<b>INTFLG</b>	
bgcrc.h	BGCRC_getInterruptStatus
<b>INTCLR</b>	
bgcrc.h	BGCRC_clearInterruptStatus
<b>INTFRC</b>	
bgcrc.h	BGCRC_forceInterrupt



**Table 6-29. BGCRC Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>LOCK</b>	
bgcrc.h	BGCRC_lockRegister
bgcrc.h	BGCRC_unlockRegister
<b>COMMIT</b>	
bgcrc.h	BGCRC_commitRegisterLock

## Chapter 7 Control Law Accelerator (CLA)

---



The Control Law Accelerator (CLA) is an independent, fully-programmable, 32-bit floating-point math processor that brings concurrent control-loop execution to the C28x family. The low interrupt latency of the CLA allows the CLA to read ADC samples "just-in-time." This significantly reduces the ADC sample to output delay to enable faster system response and higher MHz control loops. By using the CLA to service time-critical control loops, the main CPU is free to perform other system tasks such as communications and diagnostics. This chapter provides an overview of the architectural structure and components of the control law accelerator.

<b>7.1 Introduction</b> .....	<b>1296</b>
<b>7.2 CLA Interface</b> .....	<b>1298</b>
<b>7.3 CLA, DMA, and CPU Arbitration</b> .....	<b>1306</b>
<b>7.4 CLA Configuration and Debug</b> .....	<b>1309</b>
<b>7.5 Pipeline</b> .....	<b>1313</b>
<b>7.6 Software</b> .....	<b>1320</b>
<b>7.7 Instruction Set</b> .....	<b>1325</b>
<b>7.8 CLA Registers</b> .....	<b>1459</b>

## 7.1 Introduction

The Control Law Accelerator extends the capabilities of the C28x CPU by adding parallel processing. Time-critical control loops serviced by the CLA can achieve low ADC sample to output delay. Thus, the CLA enables faster system response and higher frequency control loops. Utilizing the CLA for time-critical tasks frees up the main CPU to perform other system and communication functions concurrently.

### 7.1.1 Features

The following is a list of major features of the CLA:

- C compilers are available for CLA software development.
- Clocked at the same rate as the main CPU (SYSCLKOUT).
- An independent architecture allowing CLA algorithm execution independent of the main C28x CPU.
  - Complete bus architecture:
    - Program Address Bus (PAB) and Program Data Bus (PDB)
    - Data Read Address Bus (DRAB), Data Read Data Bus (DRDB), Data Write Address Bus (DWAB), and Data Write Data Bus (DWDB)
  - Independent eight stage pipeline.
  - 16-bit program counter (MPC)
  - Four 32-bit result registers (MR0-MR3)
  - Two 16-bit auxiliary registers (MAR0, MAR1)
  - Status register (MSTF)
- Instruction set includes:
  - IEEE single-precision (32-bit) floating-point math operations
  - Floating-point math with parallel load or store
  - Floating-point multiply with parallel add or subtract
  - 1/X and 1/sqrt(X) estimations
  - Data type conversions.
  - Conditional branch and call
  - Data load/store operations
- The CLA program code can consist of up to eight tasks or interrupt service routines, or seven tasks and a main background task.
  - The start address of each task is specified by the MVECT registers.
  - No limit on task size as long as the tasks fit within the configurable CLA program memory space.
  - One task is serviced at a time until completion. There is no nesting of tasks.
  - Upon task completion a task-specific interrupt is flagged within the PIE.
  - When a task finishes the next highest-priority pending task is automatically started.
  - The Type-2 CLA can have a main task that runs continuously in the background, while other high priority events trigger a foreground task.
- Task trigger mechanisms:
  - C28x CPU using the IACK instruction
  - Task1 to Task8: up to 256 possible trigger sources from peripherals connected to the shared bus on which the CLA assumes secondary ownership.
  - Task8 can be set to be the background task, while Tasks 1 through 7 take peripheral triggers.
- Memory and Shared Peripherals:
  - Two dedicated message RAMs for communication between the CLA and the main CPU.
  - Two dedicated message RAMs for communication between the CLA and the DMA.
  - The C28x CPU can map CLA program and data memory to the main CPU space or CLA space.

### 7.1.2 CLA Related Collateral

#### Foundational Materials

- [C2000 Academy - CLA](#)

- [C2000 CLA C Compiler Series \(Video\)](#)
- [CLA Hands On Workshop \(Video\)](#)
- [CLA usage in Valley Switching Boost Power Factor Correction \(PFC\) Reference Design \(Video\)](#)
- [Enhancing the Computational Performance of the C2000™ Microcontroller Family Application Report](#)

**Getting Started Materials**


- [CLA Software Development Guide](#)
- [Software Examples to Showcase Unique Capabilities of TI's C2000™ CLA Application Report](#)

**Expert Materials**

- [Digital Control of Two Phase Interleaved PFC and Motor Drive Using MCU With CLA Application Report](#)
- [Sensorless Field Oriented Control:3-Phase Perm.Magnet Synch. Motors With CLA Application Report](#)

**7.1.3 Block Diagram**

Figure 7-1 is a block diagram of the CLA.



**Figure 7-1. CLA Block Diagram**

## 7.2 CLA Interface

This section describes how the C28x main CPU can interface to the CLA and conversely.

### 7.2.1 CLA Memory

The CLA can access three types of memory: program, data and message RAMs. The behavior and arbitration for each type of memory is described in this chapter. The CLA RAMs are protected by the DCSM module. Refer to the *Dual Code Security Module (DCSM)* section of the *System Control and Interrupts* chapter for more details on the security scheme.

- **CLA Program Memory**

The CLA program can be loaded with any of the local shared memories (LSxRAM). At reset, all memory blocks are mapped to the CPU. While mapped to the CPU space, the CPU can copy the CLA program code into the memory. During debug, the memory can also be loaded directly by the Code Composer Studio™ IDE.

Once the memory is initialized with CLA code, the CPU maps the memory to the CLA program space by:

1. Assigning ownership of the memory block to the CLA by writing a 1 to the memory block's MemCfgRegs.LSxMSEL[MSEL\_LSx] bit.
2. Specifying the memory block as a code block for the CLA by writing a 1 to the MemCfgRegs.LSxCLAPGM[CLAPGM\_LSx] bit.

When a memory block is configured as CLA program memory, debug accesses are allowed only on cycles where the CLA is not fetching a new instruction. A detailed explanation of the memory configurations and access arbitration (CPU, CLA, and DEBUG) process can be found in the *Memory Controller Module* section of the *System Control and Interrupts* chapter.

All CLA program fetches are performed as 32-bit read operations and all opcodes must be aligned to an even address. Since all CLA opcodes are 32-bits, this alignment occurs naturally.

- **CLA Data Memory**

Any of the device's LSxRAMs can serve as data memory blocks to the CLA. At reset, all blocks are mapped to the CPU memory space, whereby the CPU can initialize the memory with data tables, coefficients, and so on, for the CLA to use.

Once the memory is initialized with CLA data, the CPU maps the memory to the CLA data space by:

1. Assigning ownership of the memory block to the CLA by writing a 1 to the memory block's MemCfgRegs.LSxMSEL[MSEL\_LSx] bit.
2. Specifying the memory block as a data block for the CLA by writing a 0 to the MemCfgRegs.LSxCLAPGM[CLAPGM\_LSx] bit. The value of this bit at reset is 0.

When a memory block is configured as CLA data memory, CLA read and write accesses are arbitrated along with CPU accesses. The user has the option of turning on CPU fetch or write protection to the memory by writing to the appropriate bits of the MemCfgRegs.LSxACCPROT registers. A detailed explanation of the memory configurations and access arbitration (CPU, CLA, and DEBUG) process can be found in the *Memory Controller Module* section of the *System Control and Interrupts* chapter.

- **CLA Shared Message RAMs**

There are two memory blocks for data sharing and communication between the CLA and the CPU. The message RAMs are always mapped to both CPU and CLA memory spaces, and only data access is allowed; no program fetches can be performed.

- **CLA to CPU Message RAM:** The CLA can use this block to pass data to the CPU. This block is both readable and writable by the CLA. This block is also readable by the CPU but writes by the CPU are ignored.
- **CPU to CLA Message RAM:** The CPU can use this block to pass data and messages to the CLA. This message RAM is both readable and writable by the CPU. The CLA can perform reads but writes by the CLA are ignored.

### 7.2.2 CLA Memory Bus

The CLA has dedicated bus architecture similar to that of the C28x CPU where there are separate program read, data read, and data write buses. Thus, there can be simultaneous instruction fetch, data read, and data write in a single cycle. Like the C28x CPU, the CLA expects memory logic to align any 32-bit read or write to an even address. If the address-generation logic generates an odd address, the CLA can begin reading or writing at the previous even address. This alignment does not affect the address values generated by the address-generation logic.

- **CLA Program Bus**

The CLA program bus has an access range of 32K 32-bit instructions. Since all CLA instructions are 32 bits, this bus always fetches 32 bits at a time and the opcodes must be even-word aligned. The amount of program space available for the CLA is limited to the number of available LSxRAM blocks. This number is device-dependent and can be described in the data sheet.

- **CLA Data Read Bus**

The CLA data read bus has a 64K x 16 address range. The bus can perform 16 or 32-bit reads and can automatically stall if there are memory access conflicts. The data read bus has access to both the message RAMs, CLA data memory, and the shared peripherals.

- **CLA Data Write Bus**

The CLA data write bus has a 64K x 16 address range. This bus can perform 16 or 32-bit writes. The bus can automatically stall if there are memory access conflicts. The data write bus has access to the CLA to CPU message RAM, CLA data memory, and the shared peripherals.

### 7.2.3 Shared Peripherals and EALLOW Protection

For a given CPU subsystem, the CPU, CLA, and DMA can share access to some peripherals. There is a 3-way arbitration among the different peripherals that is described in [Section 7.3](#). Each peripheral has an access control register with two bit fields, CPU<sub>n</sub>AC, CLAnAC, and DMA<sub>n</sub>AC (n being the instance) that determine what kind of access is given to that particular peripheral.

---

#### Note

The CLA read access time to the bus is 2-wait states while write access is 0-wait.

---

Refer to the device data sheet for the list of peripherals connected to the bus.

Several peripheral control registers are protected from spurious 28x CPU writes by the EALLOW protection mechanism. These same registers are also protected from spurious CLA writes. The EALLOW bit in the CPU status register 1 (ST1) indicates the state of protection for the CPU. Likewise, the MEALLOW bit in the CLA status register (MSTF) indicates the state of write protection for the CLA. The MEALLOW CLA instruction enables write access by the CLA to EALLOW protected registers. Likewise, the MEDIS CLA instruction disables write access. This way the CLA can enable and disable write access independent of the CPU.

The ADC offers the option to generate an early interrupt pulse at the start of a sample conversion. If this option is used to start an ADC-triggered CLA task, use the intervening cycles until the completion of the conversion to perform preliminary calculations or loads and stores before finally reading the ADC value. The CLA pipeline activity for this scenario is shown in [Section 7.5](#).

### 7.2.4 CLA Tasks and Interrupt Vectors

The CLA program code is divided up into tasks or interrupt service routines. Tasks do not have a fixed starting location or length. The CLA program memory can be divided up as desired. The CLA uses the contents of the interrupt vectors (MVECT1 to MVECT8) to determine where a task begins; tasks are terminated by the MSTOP instruction.

The CLA supports eight tasks. Task 1 has the highest priority and task 8 has the lowest priority. The Type-2 CLA offers the option of setting the lowest priority task, for example, task 8, as a background task that, once triggered, runs continuously until the user either terminates the task or resets the CLA or the device. The remaining tasks, 1 through 7, maintain the priority levels and interrupt the background task when triggered.

The background task is enabled by setting the BGEN bit in the MCTLBGRND register; this causes the hardware to disable task 8 in the MIER register. The background task derives the interrupt vector from the MVECTBGRND register instead of MVECT8.

A task can be requested by a peripheral interrupt or by software:

- **Peripheral interrupt trigger**

Each task can be triggered by software-selectable interrupt sources. The trigger for each task is defined by writing an appropriate value to the DmaClaSrcSelRegs.CLA1TASKSRCSELx[TASKx] bit field. Each option specifies an interrupt source from a specific peripheral on the shared bus. The peripheral interrupt triggers are listed in [Table 7-1](#).

For example, task 1 (MVECT1) can be set to trigger on EPWMINT1 by writing 36 to DmaClaSrcSelRegs.CLA1TASKSRCSEL1.TASK1. To disable the triggering of a task by a peripheral, set the DmaClaSrcSelRegs.CLA1TASKSRCSELx[TASKx] bit field to 0. Note that a CLA task only triggers on a level transition (an edge) of the configured interrupt source.

**Table 7-1. Configuration Options**

Select Value	CLA Trigger Source
0	CLA_SOFTWARE_TRIGGER
1	ADCAINT1
2	ADCAINT2

**Table 7-1. Configuration Options (continued)**

Select Value	CLA Trigger Source
3	ADCAINT3
4	ADCAINT4
5	ADCA_EVT_INT
6	ADCBINT1
7	ADCBINT2
8	ADCBINT3
9	ADCBINT4
10	ADCB_EVT_INT
11	ADCCINT1
12	ADCCINT2
13	ADCCINT3
14	ADCCINT4
15	ADCC_EVT_INT
16-28	Reserved
29	XINT1
30	XINT2
31	XINT3
32	XINT4
33	XINT5
34-35	Reserved
36	EPWM1_INT
37	EPWM2_INT
38	EPWM3_INT
39	EPWM4_INT
40	EPWM5_INT
41	EPWM6_INT
42	EPWM7_INT
43	EPWM8_INT
44	EPWM9_INT
45	EPWM10_INT
46	EPWM11_INT
47	EPWM12_INT
48	EPWM13_INT
49	EPWM14_INT
50	EPWM15_INT
51	EPWM16_INT
52	MCANA_FEVT0
53	MCANA_FEVT1



**Table 7-1. Configuration Options (continued)**

Select Value	CLA Trigger Source
54	MCANA_FEVT2
55	MCANB_FEVT0
56	MCANB_FEVT1
57	MCANB_FEVT2
58	EPWM17_INT
59	EPWM18_INT
60-67	Reserved
68	CPU_TINT0
69	CPU_TINT1
70	CPU_TINT2
71-74	Reserved
75	ECAP1_INT
76	ECAP2_INT
77	ECAP3_INT
78	ECAP4_INT
79	ECAP5_INT
80	ECAP6_INT
81	ECAP7_INT
82	Reserved
83	EQEP1_INT
84	EQEP2_INT
85	EQEP3_INT
86	EQEP4_INT
87	EQEP5_INT
88	EQEP6_INT
89-91	Reserved
92	ECAP6_INT2
93	ECAP7_INT2
94	Reserved
95	SD1_ERRINT
96	SD2_ERRINT
97	SD3_ERRINT
98	SD4_ERRINT
99	LINA_INT1
100	LINA_INT0
101	LINB_INT1
102	LINB_INT0
103	ECAT_SYNC0

**Table 7-1. Configuration Options (continued)**

Select Value	CLA Trigger Source
104	ECAT_SYNC1
105	PMBUSA_INT
106-108	Reserved
109	SPIA_TXINT
110	SPIA_RXINT
111	SPIB_TXINT
112	SPIB_RXINT
113	SPIC_TXINT
114	SPIC_RXINT
115	SPID_TXINT
116	SPID_RXINT
117	CLB5_INT
118	CLB6_INT
119-120	Reserved
121	CLA_INTERRUPT1
122	Reserved
123	FSITXA_INT1
124	FSITXA_INT2
125	FSIRXA_INT1
126	FSIRXA_INT2
127	CLB1_INT
128	CLB2_INT
129	CLB3_INT
130	CLB4_INT
131-142	Reserved
143	SD1FLT1_DRINT
144	SD1FLT2_DRINT
145	SD1FLT3_DRINT
146	SD1FLT4_DRINT
147	SD2FLT1_DRINT
148	SD2FLT2_DRINT
149	SD2FLT3_DRINT
150	SD2FLT4_DRINT
151	SD3FLT1_DRINT
152	SD3FLT2_DRINT
153	SD3FLT3_DRINT
154	SD3FLT4_DRINT
155	FSITXB_INT1

**Table 7-1. Configuration Options (continued)**

Select Value	CLA Trigger Source
156	FSITXB_INT2
157	FSIRXB_INT1
158	FSIRXB_INT2
159	FSIRXC_INT1
160	FSIRXC_INT2
161	FSIRXD_INT1
162	FSIRXD_INT2
163-183	Reserved
184	DMA_CH1INT
185	DMA_CH2INT
186	DMA_CH3INT
187	DMA_CH4INT
188	DMA_CH5INT
189	DMA_CH6INT
190-201	Reserved
202	SD4FLT1_DRINT
203	SD4FLT2_DRINT
204	SD4FLT3_DRINT
205	SD4FLT4_DRINT
206-255	Reserved

- **Software Trigger**

CPU software can trigger tasks by writing to the MIFRC register or by the IACK instruction. Using the IACK instruction is more efficient because the instruction does not require the need to issue an EALLOW to set MIFR bits. Set the MCTL[JACKE] bit to enable the IACK feature. Each bit in the operand of the IACK instruction corresponds to a task. For example, IACK #0x0001 sets bit 0 in the MIFR register to start task 1. Likewise, IACK #0x0003 set bits 0 and 1 in the MIFR register to start task 1 and task 2.

- **Background Task**

The Type-2 CLA allows the use of Task 8 as a background task that runs continuously until Task 8 disables the task or resets the device (or the CLA using a soft reset). The background task vector is given by the MVECTBGRND register and the operation is controlled by the MCTLBGRND register; the task is enabled by setting the BGEN bit to 1. Then start the task through software by writing a 1 to the BGSTART bit (TRIGEN must be 0), or through a peripheral by setting the TRIGEN bit to 1 and then setting the trigger source in the bit-field, DmaClaSrcSelRegs.CLA1TASKSRCSEL2.bit.TASK8. By default, the background task is interruptible; the highest priority pending task is executed first. When a task completes and there are not any pending tasks, the execution returns to the background task. The CLA keeps track of the branching point by saving the return address to the MVECTBGRNDACTIVE register, and then popping this address to the MPC when execution returns. Choose to make sections of the background task uninterruptible by possibly doing this with the MSETC BGINTM assembly instruction.

Subsequently, enabling interrupts with the MCLRC BGINTM instruction.

The background interrupt mask bit, BGINTM, can be queried in the MSTSBGRND register. This register also provides the current status of the background task. If the task is currently executing, the RUN bit is set to 1, if another trigger for the background task is received while the task has already started, the overflow (BGOVF) bit is set.

The CLA has a fetch mechanism and can run and execute a task independently of the CPU. Only one task is serviced at a time; there is no nesting of tasks unless the background task is enabled, then one level of nesting is possible. The task currently running is indicated in the MIRUN register; if the background task is enabled and running, the task is reflected in the MSTSBGRND register (the RUN bit).

Interrupts that have been received but not yet serviced are indicated in the flag register (MIFR). If an interrupt request from a peripheral is received and that same task is already flagged, then the overflow flag bit is set. Overflow flags remain set until the flags are cleared by the CPU. If the CLA is idle (no task is currently running) or is executing the background task, then the highest priority interrupt request that is both flagged (MIFR) and enabled (MIER) starts.

The flow is as follows:

1. The associated RUN register bit is set (MIRUN) and the flag bit (MIFR) is cleared.
2. The CLA begins execution at the location indicated by the associated interrupt vector (MVECTx). MVECT contains the absolute 16-bit address of the task in the lower 64K memory space. If a task is interrupting the background task then the current program address is stored in the MVECTBGRNDACTIVE register before execution jumps to the task; this saved address is restored to the MPC when the task completes and execution returns to the background task.
3. The CLA executes instructions until the MSTOP instruction is found. This indicates the end of the task.
4. The MIRUN bit is cleared.
5. The task-specific interrupt to the PIE is issued. This informs the main CPU that the task has completed.
6. The CLA returns to idle (or to the background task, if enabled). Once a task completes the next highest-priority pending task is automatically serviced and this sequence repeats.

### 7.2.5 CLA Software Interrupt to CPU

The CLA can issue a software interrupt to the C28x CPU at any point in the code through the use of the CLA1SOFTINTEN and CLA1INTFRC registers. See [Section 7.8](#) for a description of these registers. If a software interrupt is selected for a CLA task, then an end-of-task interrupt is not issued to the C28x CPU when that task completes.

## 7.3 CLA, DMA, and CPU Arbitration

Typically, CLA activity is independent of the CPU activity. Under the circumstance where the CLA, DMA, or CPU attempt to concurrently access memory or a peripheral register within the same interface, an arbitration procedure occurs. This section describes this arbitration.

The arbitration follows a fixed arbitration scheme with highest priority first:

1. DMA WRITE
2. DMA READ
3. CLA WRITE
4. CLA READ
5. CPU WRITE
6. CPU READ

Refer to the Memory Controller Module section of the *System Control and Interrupts* chapter.

### 7.3.1 CLA Message RAM

Message RAMs consist of four blocks:

- CLA to CPU Message RAM
- CPU to CLA Message RAM
- DMA to CLA Message RAM
- CLA to DMA Message RAM

These blocks are useful for passing data between the CLA and CPU or CLA and DMA. No opcode fetches, from either the CLA or CPU, are allowed from the message RAMs. A write protection violation is not generated if the CLA attempts to write to the CPU to CLA or DMA to CLA message RAM, but the write is ignored. The arbitration scheme for the message RAMs are the same as those for the shared memories, described in the Memory Controller Module section of the *System Control and Interrupts* chapter.

The message RAMs have the following characteristics:

- CLA to CPU Message RAM:
  - The following accesses are allowed:
    - CPU reads
    - CLA data reads and writes
    - CPU debug reads and writes
  - The following accesses are ignored:
    - CPU writes
- CPU to CLA Message RAM:
  - The following accesses are allowed:
    - CPU reads and writes
    - CLA reads
    - CPU debug reads and writes
  - The following accesses are ignored:
    - CLA writes

### 7.3.2 CLA Program Memory

The behavior of the program memory depends on the state of the MMEMCFG[PROGE] bit. This bit controls whether the memory is mapped to CLA space or CPU space.

- **MMEMCFG[PROGE] == 0**

In this case, the memory is mapped to the CPU. The CLA is halted and no tasks can be incoming.

- Any CLA fetch is treated as an illegal opcode condition as described in [Section 7.4.4](#). This condition does not occur, if the proper procedure is followed to map the program memory.
- CLA reads and writes cannot occur
- The memory block behaves as any normal RAM block mapped to CPU memory space.

Priority of accesses are (highest priority first):

1. CPU data write, program write, debug write
2. CPU data read, program read, debug read
3. CPU fetch, program read

- **MMEMCFG[PROGE] == 1**

In this case, the memory block is mapped to CLA space. The CPU can only make debug accesses.

- CLA reads and writes cannot occur
- CLA fetches are allowed
- CPU fetches return 0 that is an illegal opcode and causes an ITRAP interrupt.
- CPU data reads and program reads return 0
- CPU data writes and program writes are ignored

Priority of accesses are (highest priority first):

1. CLA fetch
2. CPU debug write
3. CPU debug read

---

#### Note

Because the CLA fetch has higher priority than CPU debug reads, there is a possibility for the CLA to permanently block debug accesses if the CLA is executing in a loop. This can occur when initially developing CLA code due to a bug. To avoid this issue, the program memory returns all 0x0000 for CPU debug reads (ignore writes) when the CLA is running. When the CLA is halted or idle, then normal CPU debug read and write access can be performed.

---

### 7.3.3 CLA Data Memory

There are independent data memory blocks. The behavior of the data memory depends on the state of the MMEMCFG[RAM0E] MMEMCFG[RAM1E] bits. These bits determine whether the memory blocks are mapped to CLA space or CPU space.

- **MMEMCFG[RAMxE] == 0**

In this case the memory block is mapped to the CPU.

- CLA fetches cannot occur to this block.
- CLA reads return 0.
- CLA writes are ignored.
- The memory block behaves as any normal RAM block mapped to the CPU memory space.

Priority of accesses are (highest priority first):

1. CPU data write/program write/debug access write
2. CPU data read/debug access read
3. CPU fetch/program read

- **MMEMCFG[RAMxE] == 1**

In this case the memory block is mapped to CLA space. The CPU can make only debug accesses.

- CLA fetches cannot occur to this block.
- CLA read and CLA writes are allowed.
- CPU fetches return 0
- CPU data reads and program reads return 0.
- CPU data writes and program writes are ignored.

Priority of accesses are (highest priority first):

1. CLA data write
2. CPU debug write
3. CPU debug read
4. CLA read

### 7.3.4 Peripheral Registers (ePWM, HRPWM, Comparator)

Accesses to the registers follow these rules:

- If both the CPU and CLA request access at the same time, then the CLA has priority and the main CPU is stalled.
- If a CPU access is in-progress and another CPU access is pending, then the CLA has priority over the pending CPU access. In this case, the CLA access begins when the current CPU access completes.
- While a CPU access is in-progress, any incoming CLA access is stalled.
- While a CLA access is in-progress, any incoming CPU access is stalled.
- A CPU write operation has priority over a CPU read operation.
- A CLA write operation has priority over a CLA read operation.
- If the CPU is performing a read-modify-write operation and the CLA performs a write to the same location, the CLA write can be lost if the operation occurs in-between the CPU read and write. For this reason, do not mix CPU and CLA accesses to same location.

## 7.4 CLA Configuration and Debug

This section discusses the steps necessary to configure and debug the CLA.

### 7.4.1 Building a CLA Application

The control law accelerator can be programmed in either CLA assembly code, using the instructions described in [Section 7.7](#), or a reduced subset of the C language. CLA assembly code resides in the same project with C28x code. The only restriction is the CLA code must be in the assembly section. This can be easily done using the `.sect` assembly directive. This does not prevent CLA and C28x code from being linked into the same memory region in the linker command file.

System and CLA initialization are performed by the main CPU. This can typically be done in C or C++ but can also include C28x assembly code. The main CPU also copies the CLA code to the program memory and, if needed, initialize the CLA data RAMs. Once system initialization is complete and the application begins, the CLA services the interrupts using the CLA assembly code (or tasks). The main CPU can perform other tasks concurrently with CLA program execution.

The CLA Type 2 requires Codegen V16.9.1.LTS or later with the compiler switch: `--cla_support=cla2`.

### 7.4.2 Typical CLA Initialization Sequence

A typical CLA initialization sequence is performed by the main CPU as described in this section.

- Copy CLA code into the CLA program RAM:** The source for the CLA code can initially reside in the Flash or a data stream from a communications peripheral or anywhere the main CPU can access. The debugger can also be used to load code directly to the CLA program RAM during development.
- Initialize CLA data RAM, if necessary:** Populate the CLA data RAM with any required data coefficients or constants.
- Configure the CLA registers:** Configure the CLA registers, but keep interrupts disabled until later (leave MIER = 0):
  - Enable the CLA peripheral clock using the assigned PCLKCRn register:** The peripheral clock control (PCLKCRn) registers are defined in the *System Control and Interrupts* chapter.
  - Populate the CLA task interrupt vectors:**
    - MVECT1 to MVECT8  
 Each vector needs to be initialized with the start address of the task to be executed when the CLA receives the associated interrupt. This address is the full 16-bit starting address of the task in the lower 64K section of memory.
    - MVECT1 to MVECT7, and MVECTBGRND  
 When using the background task, the vector (MVECTBGRND) must be loaded with the start address of the task in lower 64K of memory. Note that Task 8 is ignored when the background task is enabled.
  - Select the task interrupt sources:** For each task select the interrupt source in the CLA1TASKSRCSELx register. If a task is software triggered, select no interrupt. Since the background task takes the place of Task 8, the task uses the same peripheral trigger source as task 8.
  - Enable IACK to start a task from software, if desired:** To enable the IACK instruction to start a task set the MCTL[IACKE] bit. Using the IACK instruction avoids having to set and clear the EALLOW bit. If the background task is enabled, the IACK bit for task 8 is ignored; the user must, instead, write to the BGSTART bit of the MCTLBGRND register to start the background task (TRIGEN can be 0 to avoid a peripheral trigger from causing an overflow, for example, MSTSBGRND.BGOVF is set to 1).
  - Map CLA data RAM to CLA space, if necessary:** Map the data RAM to the CLA space by first, assigning ownership of the memory block to the CLA by writing a 1 to the memory block's MemCfgRegs.LSxMSEL[MSEL\_LSx] bit, and then specifying the memory block as a CLA data block by writing a 0 to the MemCfgRegs.LSxCLAPGM[CLAPGM\_LSx] bit. When an LSx memory is configured as a CLA data memory, the CLA read/write accesses are arbitrated along with CPU accesses. The user has the option of turning on CPU fetch or write protection to the memory by writing to the appropriate bits of the MemCfgRegs.LSxACCPROTx registers.



- **Map CLA program RAM to CLA space:** Map the CLA program RAM to CLA space by first assigning ownership of the memory block to the CLA by writing a 1 to the memory block's MemCfgRegs.LSxMSEL[MSEL\_LSx] bit, and then specifying the memory block as CLA code memory by writing a 1 to the MemCfgRegs.LSxCLAPGM[CLAPGM\_LSx] bit. When an LSx memory is configured as CLA program memory, only debug accesses are allowed on cycles in which the CLA is not fetching a new instruction.
- 4. **Initialize the PIE vector table and registers:** When a CLA task completes, the associated interrupt in the PIE is flagged. The CLA overflow and underflow flags also have associated interrupts within the PIE.
- 5. **Enable CLA tasks/interrupts:** Set appropriate bits in the interrupt enable register (MIER) to allow the CLA to service interrupts. Note that a CLA task only triggers on a level transition (a falling edge) of the configured interrupt source. If a peripheral is enabled and an interrupt fires before the CLA is configured, then the CLA does not recognize the interrupt edge and does not respond. To avoid this, configure the CLA before the peripherals or clear any pending peripheral interrupts before setting bits in the MIER register.
- 6. **Initialize other peripherals:** Initialize any peripherals (such as ePWM, ADC, and others) that generate interrupt triggers for enabled CLA tasks.

The CLA is now ready to service interrupts and the message RAMs can be used to pass data between the CPU and the CLA. Mapping of the CLA program and data RAMs typically occurs only during the initialization process. If the RAM mapping needs to be changed after initialization, the CLA interrupts must be disabled and all tasks must be completed (by checking the MIRUN register) prior to modifying the RAM ownership.

### 7.4.3 Debugging CLA Code

Debugging the CLA code is a simple process that occurs independently of the main CPU. The type 2 CLA adds a true software breakpoint feature.

#### 7.4.3.1 Software Breakpoint Support (MDEBUGSTOP1)

The MDEBUGSTOP1 instruction is meant to be used as a software breakpoint; the instruction on which the execution must halt is replaced with this instruction.

The MDEBUGSTOP1 and MDEBUGSTOP instructions differ in how the CLA pipeline is treated. When halted, the MDEBUGSTOP1 instruction flushes all the instructions that have already been fetched; on a single-step or run-free command, the CLA refetches the same instruction that the CLA replaced. [Table 7-2](#) illustrates the pipeline behavior.

**Table 7-2. Pipeline Behavior of the MDEBUGSTOP1 Instruction**

Cycles	F1	F2	D1	D2	R1	R2	E	W	Comments
1	i1								
2	i2	i1							
3	i3	i2	i1						
4	i4	i3	i2	i1					
5	MDEBUG STOP1	i4	i3	i2	i1				
6	i6	MDEBUG STOP1	i4	i3	i2	i1			
7	i7	i6	MDEBUG STOP1	i4	i3	i2	i1		
9	i8	Flushed (MNOP)	Flushed (MNOP)	Flushed (MNOP)	i4	i3	i2	i1	CLA halted
10	i5(MDEBUGSTOP1)	Flushed (MNOP)	Flushed (MNOP)	Flushed (MNOP)	Flushed (MNOP)	i4	i3	i2	CLA step/run
11	i6	i5(MDEBUGSTOP1)	Flushed (MNOP)	Flushed (MNOP)	Flushed (MNOP)	Flushed (MNOP)	i4	i3	CLA step/run
12	i7	i6	i5(MDEBUGSTOP1)	Flushed (MNOP)	Flushed (MNOP)	Flushed (MNOP)	Flushed (MNOP)	i4	CLA step/run

**Table 7-2. Pipeline Behavior of the MDEBUGSTOP1 Instruction (continued)**

Cycles	F1	F2	D1	D2	R1	R2	E	W	Comments
13	i8	i7	i6	i5(MDEBUGSTOP1)	Flushed (MNOP)	Flushed (MNOP)	Flushed (MNOP)	Flushed (MNOP)	CLA step/run

A software breakpoint is placed at instruction i5. The instruction, i5, is then replaced with MDEBUGSTOP1. Execution takes 3 cycles for the MDEBUGSTOP1 to reach the D2 phase at which point the instructions i6, i7, and i8 that were previously fetched are now flushed from the pipeline. The instruction, i5, is then refetched and execution continues as before.

#### 7.4.3.2 Legacy Breakpoint Support (MDEBUGSTOP)

##### 1. Insert a breakpoint in CLA code

Insert a CLA breakpoint (MDEBUGSTOP instruction) into the code where the CLA is to halt, then rebuild and reload the code. Because the CLA does not flush the pipeline when in single-step, the MDEBUGSTOP instruction must be inserted as part of the code. The debugger cannot insert the MDEBUGSTOP instruction as needed.

If CLA breakpoints are not enabled, then the MDEBUGSTOP instruction is ignored and is treated as a MNOP. The MDEBUGSTOP instruction can be placed anywhere in the CLA code as long as the MDEBUGSTOP instruction is not within three instructions of a MBCNDD, MCCNDD, or MRCNDD instruction. When programming in C, the user can use the `__mdebugstop()` intrinsic instead; the compiler makes sure that the placement of the MDEBUSTOP instruction in the generated assembly does not violate any of the pipeline restrictions.

##### 2. Enable CLA breakpoints

Enable the CLA breakpoints in the debugger. In the Code Composer Studio™ IDE, this is done by connecting to the CLA core (or tap) from the debug perspective. Breakpoints are disabled when the core is disconnected.

##### 3. Start the task

There are three ways to start the task:

- The peripheral can assert an interrupt,
- The main CPU can execute an IACK instruction, or
- The user can manually write to the MIFRC register in the debugger window

When the task starts, the CLA executes instructions until the MDEBUGSTOP is in the D2 phase of the pipeline. At this point, the CLA halts and the pipeline is frozen. The MPC register reflects the address of the MDEBUGSTOP instruction.

#### 4. Single-step the CLA code

Once halted, the user can single-step the CLA code. The behavior of a CLA single-step is different than the main C28x. When issuing a CLA single-step, the pipeline is clocked only one cycle and then again frozen. On the C28x CPU, the pipeline is flushed for each single-step.

Run to the next MDEBUGSTOP or to the end of the task. If another task is pending, the task automatically starts when run to the end of the task.

---

#### Note

A CLA fetch has higher priority than CPU debug reads. For this reason, the CLA to permanently block CPU debug accesses if the CLA is executing in a loop is possible. This can occur when initially developing CLA code due to a bug that causes an infinite loop. To avoid locking up the main CPU, the program memory returns all 0x0000 for CPU debug reads when the CLA is running. When the CLA is halted or idle, then normal CPU debug read and write access to CLA program memory can be performed.

If the CLA gets caught in an infinite loop, use a soft or hard reset to exit the condition. A debugger reset also exits the condition.

---

There are special cases that can occur when single-stepping a task such that the program counter, MPC, reaches the MSTOP instruction at the end of the task.

- **MPC halts at or after the MSTOP with a task already pending**

If single-stepping or halted in "task A" and "task B" comes in before the MPC reaches the MSTOP, then "task B" starts if continuing to step through the MSTOP instruction. Basically, if "task B" is pending before the MPC reaches MSTOP in "task A" then there is no issue in "task B" starting and no special action is required.

- **MPC halts at or after the MSTOP with no task pending**

In this case, if single-stepped or halted in "task A" and the MPC has reached the MSTOP with no tasks pending. If "task B" comes in at this point, "task B" is flagged in the MIFR register but "task B" can or cannot start if continuing to single-step through the MSTOP instruction of "task A."

Depending on exactly when the new task comes in, to reliably start "task B", perform a soft reset and reconfigure the MIER bits. Once this is done, start single-stepping "task B."

This case can be handled slightly differently if there is control over when "task B" comes in (for example, using the IACK instruction to start the task). In this case, the task is single-stepped or halted in "task A" and the MPC has reached the MSTOP with no tasks pending. Before forcing "task B," run free to force the CLA out of the debug state. Once this is done, force "task B" and continue debugging.

#### 5. Disable CLA breakpoints, if desired

In the Code Composer Studio™ IDE, disable the CLA breakpoints by disconnecting the CLA core in the debug perspective. Make sure to first issue a run or reset; otherwise, the CLA is halted and no other tasks start.

#### 7.4.4 CLA Illegal Opcode Behavior

If the CLA fetches an opcode that does not correspond to a legal instruction, the CLA behaves as follows:

- The CLA halts with the illegal opcode in the D2 phase of the pipeline as if a breakpoint. This occurs whether CLA breakpoints are enabled or not.
- The CLA issues the task-specific interrupt to the PIE.
- The MIRUN bit for the task remains set.

Further single-stepping is ignored once execution halts due to an illegal op-code. To exit this situation, issue either a soft or hard reset of the CLA as described in [Section 7.4.5](#).

### 7.4.5 Resetting the CLA

There are times when resetting the CLA is needed. For example, during code debug the CLA can enter an infinite loop due to a code bug. The CLA has two types of resets: hard and soft. Both of these resets can be performed by the debugger or by the main CPU.

- **Hard Reset** Writing a 1 to the MCTL[HARDRESET] bit performs a hard reset of the CLA. The behavior of a hard reset is the same as a system reset (using  $\overline{XRS}$  or the debugger). In this case, all CLA configuration and execution registers can be set to the default state and CLA execution halts.
- **Soft Reset** Writing a 1 to the MCTL[SOFTRESET] bit performs a soft reset of the CLA. If a task is executing, the task halts and the associated MIRUN bit is cleared. All bits within the interrupt enable (MIER) register are also cleared, so that no new tasks start. In addition, the background task start bit (MCTLBGRN.BGSTART) and trigger enable bit (MCTLBGRND.TRIGEN) are reset. The MVECTBGRNACTIVE is set to the value of MVECTBGRND, and the status register (MSTSBGRND) is also reset.

## 7.5 Pipeline

This section describes the CLA pipeline stages and presents cases where pipeline alignment must be considered.

### 7.5.1 Pipeline Overview

The CLA pipeline is very similar to the C28x pipeline with eight stages:

1. **Fetch 1 (F1):** During the F1 stage the program read address is placed on the CLA program address bus.
2. **Fetch 2 (F2):** During the F2 stage the instruction is read using the CLA program data bus.
3. **Decode 1 (D1):** During D1 the instruction is decoded.
4. **Decode 2 (D2):** Generate the data read address. Changes to MAR0 and MAR1 due to post-increment using indirect addressing takes place in the D2 phase. Conditional branch decisions are also made at this stage based on the MSTF register flags.
5. **Read 1 (R1):** Place the data read address on the CLA data-read address bus. If a memory conflict exists, the R1 stage is stalled.
6. **Read 2 (R2):** Read the data value using the CLA data read data bus.
7. **Execute (EXE):** Execute the operation. Changes to MAR0 and MAR1 due to loading an immediate value or value from memory take place in this stage.
8. **Write (W):** Place the write address and write data on the CLA write data bus. If a memory conflict exists, the W stage is stalled.

### 7.5.2 CLA Pipeline Alignment

The majority of the CLA instructions do not require any special pipeline considerations. This section lists the few operations that do require special consideration.

- **Write Followed by Read**

In both the C28x pipeline and the CLA pipeline, the read operation occurs before the write. This means that if a read operation immediately follows a write, then the read completes first as shown in [Table 7-3](#). In most cases this does not cause a problem since the contents of one memory location does not depend on the state of another. For accesses to peripherals where a write to one location can affect the value in another location, the code must wait for the write to complete before issuing the read as shown in [Table 7-4](#).

This behavior is different for the C28x CPU. For the C28x CPU, any write followed by read to the same location is protected by what is called write-followed-by-read protection. This protection automatically stalls the pipeline so that the write completes before the read. In addition, some peripheral frames are protected such that a C28x CPU write to one location within the frame always completes before a read to the frame. The CLA does not have this protection mechanism. Instead, the code must wait to perform the read.

**Table 7-3. Write Followed by Read - Read Occurs First**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1 MMOV16 @Reg1, MR3	I1							
I2 MMOV16 MR2, @Reg2	I2	I1						
		I2	I1					
			I2	I1				
				I2	I1			
					I2	I1		
						I2	I1	
							I2	I1

**Table 7-4. Write Followed by Read - Write Occurs First**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1 MMOV16 @Reg1, MR3	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
I5 MMOV16 MR2, @Reg2	I5	I4	I3	I2	I1			
		I5	I4	I3	I2	I1		
			I5	I4	I3	I2	I1	
				I5	I4	I3	I2	I1
					I5	I4	I3	I1
						I5	I4	I1
							I5	I1

- **Delayed Conditional instructions: MBCNDD, MCCNDD, and MRCNDD**

Referring to [Example 7-1](#), the following applies to delayed conditional instructions:

- **I1:** I1 is the last instruction that can effect the CNDF flags for the branch, call, or return instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to branch or not when MBCNDD, MCCNDD, or MRCNDD is in the D2 phase.
- **I2, I3, and I4:** The three instructions preceding MBCNDD can change the MSTF flags but have no effect on whether the MBCNDD instruction branches or not. This is because the flag modification occurs after the D2 phase of the branch, call, or return instruction. These three instructions must not be a MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.
- **I5, I6, and I7:** The three instructions following a branch, call, or return are always executed irrespective of whether the condition is true or not. These instructions must not be MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.

For a more detailed description, refer to the description for [MBCNDD](#) , [MCCNDD](#) , and [MRCNDD](#) .

**Example 7-1. Code Fragment For MBCNDD, MCCNDD, or MRCNDD**

```

<Instruction 1>      ; I1 Last instruction that can affect flags for
                    ;   the branch, call or return operation
<Instruction 2>      ; I2 Cannot be stop, branch, call or return
<Instruction 3>      ; I3 Cannot be stop, branch, call or return
<Instruction 4>      ; I4 Cannot be stop, branch, call or return
<branch/call/ret>    ; MBCNDD, MCCNDD or MRCNDD
                    ; I5-I7: Three instructions after are always
                    ;   executed whether the branch/call or return is
                    ;   taken or not
<Instruction 5>      ; I5 Cannot be stop, branch, call or return
<Instruction 6>      ; I6 Cannot be stop, branch, call or return
<Instruction 7>      ; I7 Cannot be stop, branch, call or return
<Instruction 8>      ; I8
<Instruction 9>      ; I9
....

```

- **Stop or Halting a Task: MSTOP and MDEBUGSTOP**

The MSTOP and MDEBUGSTOP instructions cannot be placed three instructions before or after a conditional branch, call or return instruction (MBCNDD, MCCNDD, or MRCNDD). Refer to [Example 7-1](#). To single-step through a branch/call or return, insert the MDEBUGSTOP at least four instructions back and step from there.

### • Loading MAR0 or MAR1

A load of auxiliary register MAR0 or MAR1 occurs in the EXE phase of the pipeline. Any post increment of MAR0 or MAR1 using indirect addressing occurs in the D2 phase of the pipeline. Referring to [Example 7-2](#), the following applies when loading the auxiliary registers:

- **I1 and I2:** The two instructions following the load instruction use the value in MAR0 or MAR1 before the update occurs.
- **I3:** Loading of an auxiliary register occurs in the EXE phase while updates due to post-increment addressing occur in the D2 phase. Thus I3 cannot use the auxiliary register or there is a conflict. In the case of a conflict, the update due to address-mode post increment wins and the auxiliary register is not updated with #\_X.
- **I4:** Starting with the 4th instruction MAR0 or MAR1 has the new value.

#### **Example 7-2. Code Fragment for Loading MAR0 or MAR1**

```

; Assume MAR0 is 50 and #_X is 20

MMOV16 MAR0, #_X ; Load MAR0 with address of X (20)
<Instruction 1> ; I1 uses the old value of MAR0 (50)
<Instruction 2> ; I2 uses the old value of MAR0 (50)
<Instruction 3> ; I3 Cannot use MAR0
<Instruction 4> ; I4 uses the new value of MAR0 (20)
<Instruction 5> ; I5 uses the new value of MAR0 (20)
....

```

### • Background Task Interrupted Close to a Branch

When the background task is running, if another task request happens (and MSTSBGRND.BGINTM is not set), then the following sequence of operations happen.

- A check is made to determine if the following instructions are not in the pipeline (D2 – R2).
  - MBCNDD
  - MCCNDD
  - MRCNDD

If any of the above instructions are present in the pipeline, the back ground task continues to execute until such time when the condition is satisfied. Once the condition is satisfied, the following actions are performed:

- The MPC value of the D1 phase instruction is saved to the MVECTBGRNDACTIVE register.
- The run status bit of the background task (MSTSBGRND.RUNSTS) is cleared.
- An MSTOP instruction is forced into the D2 phase of the pipeline; causing the background task to terminate.

When the background task terminates, the CLA picks the next highest pending task and begins execution. Note that while the background task is pending, the background task has the lowest priority and, therefore, yields to any other pending task. Once all pending non-background tasks have completed execution, the CLA restores the program counter (MPC), that is, loads the address from the MVECTBGRNDACTIVE register to the MPC, sets the background status to RUN (MSTSBGRND.RUN = 1), and continues execution from that point.

- **MSTOP in the Background Task**

If an MSTOP instruction occurs in the D1 phase while the background task is running, the following sequence of operations happens:

- The RUN bit (MSTSBGRND.RUN) is cleared.
- The address stored in MVECTBGRND is copied over to MVECTBGRNDACTIVE.
- An interrupt, signaling the background task has completed execution, is generated. This interrupt signal is ANDed with the interrupt from Task 8 and fed to the PIE. Note that if an illegal instruction occurs inside the background task, the interrupt for task 8 is fired.
- When the background task terminates, the CLA resumes arbitration among the pending tasks.



### 7.5.2.1 ADC Early Interrupt to CLA Response

The ADC can be configured to generate an early interrupt pulse before the ADC conversion completes. If this option is used to start a CLA task, the CLA is able to read the result as soon as the conversion result is available in the ADC result register. This combination of just-in-time sampling along with the low interrupt response of the CLA enable faster system response and higher frequency control loops. The CLA task trigger to first instruction fetch interrupt latency is 4 cycles.

Timings for ADC conversions are shown in the timing diagrams of the ADC chapter. If the ADCCLK is a divided down version of the SYSCLK, the user has to account for the conversion time in SYSCLK cycles.

For example, if using the 12-bit ADC with ADCCLK at SYSCLK / 4, the ADC can take  $10.5 \text{ ADCCLK} \times 4 \text{ SYSCLK} = 42 \text{ SYSCLK}$  cycles to complete a conversion. If using the ADC in 16-bit mode at the same ADCCLK, the ADC can take  $29.5 \text{ ADCCLK} \times 4 \text{ SYSCLK} = 118 \text{ SYSCLK}$  cycles, and so on.

From a CLA perspective, the pipeline activity is shown in [Table 7-5](#) for an N-cycle (SYSCLK) ADC conversion. The N-2 instruction arrives in the R2 phase just in time to read the result register. While the prior instructions enter the R2 phase of the pipeline too soon to read the conversion, the instructions can be efficiently used for pre-processing calculations needed by the task.

**Table 7-5. ADC to CLA Early Interrupt Response**

ADC Activity	CLA Activity	F1	F2	D1	D2	R1	R2	E	W
Sample									
Sample									
...									
Sample									
Conversion <sub>(Cycle 1)</sub>	Interrupt Received								
Conversion <sub>(Cycle 2)</sub>	Task Startup								
Conversion <sub>(Cycle 3)</sub>	Task Startup								
Conversion <sub>(Cycle 4)</sub>	I <sub>(Cycle 4)</sub>	I <sub>(Cycle 4)</sub>							
Conversion <sub>(Cycle 5)</sub>	I <sub>(Cycle 5)</sub>	I <sub>(Cycle 5)</sub>	I <sub>(Cycle 4)</sub>						
Conversion <sub>(...)</sub>	...	...	...	...	...	...	...		
Conversion <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>	I <sub>(Cycle N-8)</sub>	I <sub>(Cycle N-9)</sub>	I <sub>(Cycle N-10)</sub>	I <sub>(Cycle N-11)</sub>		
Conversion <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>	I <sub>(Cycle N-8)</sub>	I <sub>(Cycle N-9)</sub>	I <sub>(Cycle N-10)</sub>		
Conversion <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>	I <sub>(Cycle N-8)</sub>	I <sub>(Cycle N-9)</sub>		
Conversion <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>	I <sub>(Cycle N-8)</sub>		
Conversion <sub>(Cycle N-2)</sub>	<b>Read RESULT</b>	<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>	I <sub>(Cycle N-7)</sub>		
Conversion <sub>(Cycle N-1)</sub>			<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>	I <sub>(Cycle N-6)</sub>		
Conversion <sub>(Cycle N-0)</sub>				<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>	I <sub>(Cycle N-5)</sub>		
Conversion Complete					<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>	I <sub>(Cycle N-4)</sub>		
RESULT Latched						<b>Read RESULT</b>	I <sub>(Cycle N-3)</sub>		
<b>RESULT Available</b>							<b>Read RESULT</b>		

The ADCINTCYCLE register of the ADC can be programmed by the application to adjust the generation of the interrupt pulse to align with the ADC read operation. For example, if the first instruction in the task reads the ADC and the conversion time is N SYSCLK cycles, then the delay programmed is  $(N-2) - 4 = N-6$ .

### 7.5.3 Parallel Instructions

Parallel instructions are single opcodes that perform two operations in parallel. The following types of parallel instructions are available: math operation in parallel with a move operation, or two math operations in parallel. Both operations complete in a single cycle and there are no special pipeline alignment requirements.

#### Example 7-3. Math Operation with Parallel Load

```

; MADDF32 || MMOV32 instruction: 32-bit floating-point add with parallel move
; MADDF32 is a 1 cycle operation
; MMOV32 is a 1 cycle operation
; MADDF32 MR0, MR1, #2 ; MR0 = MR1 + 2,
|| MMOV32 MR1, @val ; MR1 gets the contents of val
; <-- MMOV32 completes here (MR1 is valid)
; <-- DDF32 completes here (MR0 is valid)
MMPYF32 MR0, MR0, MR1 ; Any instruction, can use MR1 and/or MR0

```

#### Example 7-4. Multiply with Parallel Add

```

; MMPYF32 || MADDF32 instruction: 32-bit floating-point multiply with parallel add
; MMPYF32 is a 1 cycle operation
; MADDF32 is a 1 cycle operation
; MMPYF32 MR0, MR1, MR3 ; MR0 = MR1 * MR3
|| MADDF32 MR1, MR2, MR0 ; MR1 = MR2 + MR0 (Uses value of MR0 before MMPYF32)
; <-- MMPYF32 and MADDF32 complete here (MR0 and MR1 are valid)
MMPYF32 MR1, MR1, MR0 ; Any instruction, can use MR1 and/or MR0

```

### 7.5.4 CLA Task Execution Latency

The CLA task execution latency depends on the state of the system:

- CLA task trigger of new task (normal or background) without background task active:

Task takes 8 cycles from CLA task trigger to first instruction of task to reach the D2 phase of pipeline.

#### Note

If background task has been configured in the system, then the compiler during code compilation adds context save instructions at the start of each regular task and restore instructions at end of each task so that register content can be saved and restored in case a background task is executing while the regular task is triggered. When a regular task is entered, this compiler-generated context save instruction is the first instruction of the task.

- CLA task trigger of normal task when background task is active:

Task takes 9 cycles from CLA task trigger to first instruction of normal task to reach the D2 phase of pipeline. There is a difference of one clock cycle to force the MSTOP in the D2 phase of the background task before the task exits as compared to a new task trigger without the background task active.

#### Note

If the MBCNDD/MCCNDD/MRCNDD instructions in the background task are in the D2 phase of the pipeline when a new task gets triggered, the task takes a minimum of 3 more cycles to complete these uninterruptible instructions adding to the delay.

- Returning to background task from normal task:

The task takes 5 cycles to return from a normal task to resume the background task instruction at the D2 phase of the pipeline.

## 7.6 Software

### 7.6.1 CLA Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/cla

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 7.6.1.1 CLA arcsine(x) using a lookup table (cla\_asin\_cpu01)

FILE: cla\_asin\_ls8\_9.c

In this example, Task 1 of the CLA will calculate the arcsine of an input argument in the range (-1.0 to 1.0) using a lookup table.

Note that since this example does not use background CLA task, the compile flag `cla_background_task` is turned off for this project. Set this flag as on to enable background CLA task. The option is available in Project Properties -> C2000 Build -> C2000 Compiler -> Advanced Options -> Runtime Model Options.

##### Memory Allocation

- CLA1 Math Tables (RAMLS0)
  - CLAasinTable - Lookup table
- CLA1 to CPU Message RAM
  - fResult - Result of the lookup algorithm
- CPU to CLA1 Message RAM
  - fVal - Sample input to the lookup algorithm

##### Watch Variables

- fVal - Argument to task 1
- fResult - Result of arcsin(fVal)

#### 7.6.1.2 CLA arcsine(x) using a lookup table (cla\_asin\_cpu01)

FILE: cla\_ex1\_asin.c

In this example, Task 1 of the CLA will calculate the arcsine of an input argument in the range (-1.0 to 1.0) using a lookup table.

Note that since this example does not use background CLA task, the compile flag `cla_background_task` is turned off for this project. Set this flag as on to enable background CLA task. The option is available in Project Properties -> C2000 Build -> C2000 Compiler -> Advanced Options -> Runtime Model Options.

##### Memory Allocation

- CLA1 Math Tables (RAMLS1)
  - CLAasinTable - Lookup table
- CLA1 to CPU Message RAM
  - fResult - Result of the lookup algorithm
- CPU to CLA1 Message RAM
  - fVal - Sample input to the lookup algorithm

##### Watch Variables

- fVal - Argument to task 1
- fResult - Result of arcsin(fVal)

#### 7.6.1.3 CLA arctangent(x) using a lookup table (cla\_atan\_cpu01)

FILE: cla\_ex2\_atan.c

In this example, Task 1 of the CLA will calculate the arctangent of an input argument using a lookup table.

Note that since this example does not use background CLA task, the compile flag `cla_background_task` is turned off for this project. Set this flag as on to enable background CLA task. The option is available in Project Properties -> C2000 Build -> C2000 Compiler -> Advanced Options -> Runtime Model Options.

#### Memory Allocation

- CLA1 Math Tables (RAMLS1)
  - CLAatan2Table - Lookup table
- CLA1 to CPU Message RAM
  - fResult - Result of the lookup algorithm
- CPU to CLA1 Message RAM
  - fNum - Numerator of sample input
  - fDen - Denominator of sample input

#### Watch Variables

- fVal - Argument to task 1
- fResult - Result of  $\arctan(fVal)$

#### 7.6.1.4 CLA background nesting task

FILE: `cla_ex3_background_nesting_task.c`

This example configures CLA task 1 to be triggered by EPWM1 running at 2 Hz (period = 0.5s). A background task is configured to be triggered by CPU timer running at .5 Hz (period = 2s). CLA task 1 toggles LED1 at the start and end of the task and the background task toggles LED2 at the start and end of the task. Background task will be preempted by Task1 and hence LED1 will be toggling even while LED2 is ON.

Note that the compile flag `cla_background_task` is turned on in this project. Enabling background task adds additional context save/restore cycles during task switching thus increasing the overall trigger-to-task latency. If the application does not use the background CLA task, it is recommended to turn this flag off for better performance. The option is available in Project Properties -> C2000 Build -> C2000 Compiler -> Advanced Options -> Runtime Model Options.

#### External Connections

- None

#### Watch Variables

- None

#### 7.6.1.5 Controlling PWM output using CLA

FILE: `cla_ex4_pwm_control.c`

This example showcases how to update PWM signal output using CLA. EPWM1 is configured to generate complementary signals on both of its channels of fixed frequency 100 KHz. EPWM4 is configured to trigger a periodic CLA control task of frequency 10 KHz. The CLA task implements a very simple logic to vary the duty of the EPWM1 outputs by increasing it by 0.1 in every iteration and maintaining it in the range of 0.1-0.9. For actual use-cases, the control logic could be modified to much more complex depending upon the application. The other CLA task (CLA task 8) is triggered by software at beginning to initialize the CLA global variables

#### External Connections

- Observe GPIO0 (EPWM1A) on oscilloscope
- Observe GPIO1 (EPWM1B) on oscilloscope

#### Watch Variables

- duty

#### 7.6.1.6 Just-in-time ADC sampling with CLA

FILE: `cla_ex5_adc_just_in_time.c`

This example showcases how to utilize early-interrupt feature of ADC in combination with the low interrupt response of CLA to enable faster system response and achieve high frequency control loops. EPWM1 is configured to generate a PWM output signal of frequency 1 MHz and this is also used to trigger the ADC sampling at each cycle. ADCA is configured to sample the input on Channel 0 and to generate the early interrupt at the end of S/H + offset cycles. This interrupt is used to trigger the CLA control task. The CLA task implements the control logic to update the duty of the PWM output based on reading the ADC sample data just-in-time i.e. as soon as the ADC results gets latched. The early interrupt feature and low interrupt latency of CLA allows to do some pre-processing as well before reading the ADC data and still completes updating the PWM output before the next interrupts comes in i.e. data read and PWM update is done within a 1 MHz cycle. For illustration purposes, 3-point moving average filter is used to simulate some processing and few steps of the filtering code are done before reading the ADC result which we consider as pre-processing code. The ADC interrupt offset is programmed based on the cycles consumed by the pre-processing code.

The calculation for interrupt offset value is as follows :-  
 -ADC acquisition cycles programmed = 10 SYSCCLKS  
 -Conversion time for 12-bit data = 10.5 ADCCLKS = N = 42 SYSCCLKS  
 -CLA task trigger to first instruction in Fetch delay = 4  
 -Let the interrupt offset value be 'x'  
 -The code inside CLA control task before ADC read takes below cycles :  
 Setting up profiling gpio : 3 cycles  
 Pre-processing : 13 cycles  
 Total = 3 + 13 = 16 cycles

As described in device TRM, in order to read just-in-time the total delay before reading ADC should be (N-2) cycles = 40 i.e. :  $x + 4 + 16 = 40$  :  $x = 20$

NOTE :- The optimization is off for this project and the cycles quoted above corresponds to that case.

GPIO2 is used for profiling purposes. GPIO2 is set at the beginning of CLA task 1 and is reset at the end of the task. Thus ON time of GPIO2 indicates the CLA activity. In order to validate the example functionality, observe the GPIO0 (PWM output) and GPIO2 (profiling GPIO) on CRO. The cycles difference between the rising edge of the GPIO0 and GPIO2 indicate the total delay from the time of ADC trigger to setting up of profiling GPIO inside CLA task which should be around 44 cycles (220 ns) based on the above calculation.

#### External Connections

- Provide constant DC input on ADCA0 for quick validation. GND -> Should observe PWM output duty = 0.1  
3.3V -> Should observe PWM output duty = 0.9 Can also provide analog input in range 0 - 3.3V upto  $f_s / 10 = 100$  KHz for observing continuous duty variations
- Observe GPIO0 on oscilloscope
- Observe GPIO2 on oscilloscope

#### Watch Variables

- None

#### 7.6.1.7 Optimal offloading of control algorithms to CLA

FILE: cla\_ex6\_cpu\_offloading.c

This example showcases how to optimally offload the control algorithms from CPU to CLA in order to meet the system requirements. In this example, two control loops are simulated, the faster one (loop1) running at 200 KHz and the slower one (loop2) running at 20 KHz. Loop1 senses the first parameter at ADCA Channel 0, runs the PI controller to achieve the target and contributes to the duty of EPWM1A output with 80% weightage. Loop2 senses the second parameter at ADCB Channel 2, runs the PI controller and contributes to the duty of EPWM1A output with 20% weightage. It is important to note that since these are just software simulated control loops but there is no actual physical process involved and hence updating the duty is not going to have any affect on sampled inputs. ADCA is configured to oversample the first parameter using SOCs 0-3 to suppress the noise and similarly ADCB is used to oversample the second parameter. EPWM4 and EPWM5 are configured to trigger the ADCA and ADCB sampling at loop1 and loop2 frequencies respectively. Once the conversion of all 4 SOCs complete, a CPU ISR or a CLA task is triggered based on the user-configuration. There is also a background task running in the main loop which disables the entire system including PWM output and the control loops when "system\_OFF" is set to 1. The system gets enabled again once "system\_OFF" is restored back to 0. By default system\_OFF is set to 0 but it's value can be updated dynamically by adding it to expression window and writing to it. DCL library is included in the project to make use of optimal PI controllers used in both the loops.

User-configurable pre-defined symbol "run\_loop1\_cla" has been added to the project options in order to specify whether to run the loop1 on C28x or CLA. GPIO2 and GPIO3 are used to profile the execution of loop1 and loop2.

For run\_loop1\_cla == 0 i.e. both loops running on CPU -> Loop1 Utilization = ~77.5% (measured using profiling GPIO2) -> Loop2 Utilization = ~6% (measured using profiling GPIO3) -> Background task in a while loop -> Total CPU utilization is greater than Utilization bound (UB) Hence the system is non-schedulable, lower priority task (Loop2) execution never completes (no toggling observed on GPIO3) and also background task never gets chance to execute

For run\_loop1\_cla == 1 i.e. high frequency control loop (loop1) is offloaded to CLA while loop2 runs on CPU -> Loop1 Utilization (CLA) = ~73% -> Loop2 Utilization (CPU) = ~6% -> Total CPU utilization has come down to just ~6% Hence the system is perfectly schedulable, no miss happens for any of the loops and offloading of loop1 to CLA saves CPU bandwidth to execute background tasks as well

For quick inspection of the example functionality, constant DC HIGH/LOW inputs can be provided to the analog channels instead of varying analog voltages. The target value for both the loops are set as some intermediate value i.e. 3500 corresponds to ~2.8V. Now since the sensed inputs are constant and not same as target so the controller outputs will get saturated soon to either 1 or 0. Thus the "duty" variable can take only fixed values based on the equations used in the loops. Infact the duty output would be very intuitive, for instance if both inputs are LOW(GND), the controller will try to produce the maximum duty as the target is higher than sensed value hence the duty should be  $1.0(0.2 + 0.8)$  but will get saturated to 0.9(the maximum value defined). Similarly if both inputs are made HIGH, the duty will be 0.1 (the minimum saturation value defined). The final duty table is shown below :

#### *External Connections*

- Observe GPIO2 (Loop1 Profiling) on oscilloscope
- Observe GPIO3 (Loop2 Profiling) on oscilloscope
- Observe GPIO0 (EPWM1A Output) on oscilloscope
- Provide constant HIGH(3.3V)/LOW(0V) on both ADCA Ch0 and ADCB Ch2 for quick validation, the following duty value should be observable at EPWM1A for various combinations if the system is perfectly schedulable i.e. both loops gets chance to execute properly :- A0 B2 duty GND GND 0.9 3.3V GND 0.2 GND 3.3V 0.8 3.3V 3.3V 0.1 Note :- The optimization is OFF for this project and all the profiling data quoted above corresponds to this case.

#### **7.6.1.8 Handling shared resources across C28x and CLA**

FILE: cla\_ex7\_shared\_resource\_handling.c

This example showcases how to handle shared resource challenges across C28x and CLA. As the peripherals are shared between CLA and the CPU, overlapping read-modify-write to the registers by them can lead to data race conditions ultimately leading to data violation or incorrect functionality. In this example, CPU ISR and CLA tasks runs independently. CPU ISR gets triggered by EPWM4 @10KHz and toggles the EPWM1B output via software by controlling CSFB bits of AQCSFRC. CLA task gets triggered by EPWM5 @100KHz and toggles the EPWM1A output via software by controlling CSFA bits of AQCSFRC. Thus in this process both CPU and CLA do read-modify -write to AQCSFRC register independently at different frequencies so there is chance of race condition and updates due to one of them can get lost/. overwritten. This can be clearly observed by updating "phase\_shift\_ON" to 0U and probing the EPWM1A and 1B outputs on a scope.

This is a standard critical section problem and can be handled by software handshaking mechanism like mutex etc. But most of the real-time control applications are time-sensitive and cannot afford addition software overhead hence this example suggests an alternative hardware based technique to avoid shared resource conflicts between CPU and CLA. The phase shifting mechanism of the EPWM modules is utilized to schedule the CLA task and CPU ISR as desired. EPWM4 generates a synchronous pulse every ZERO event and provides a phase shift of 20 cycles to EPWM5. This way both CLA task and C28x ISR runs at original frequencies i.e. 100KHz and 10KHz but CLA task leads with a phase offset of 20 cycles wrt CPU ISR. Hence concurrent read-modify-writes to AQCSFRC never happens and the EPWM1A and EPWM1B outputs behave as desired i.e. consistent 50 KHz PWM output on EPWM1A and 5 KHz PWM output on EPWM1B with a duty ~50% on

both should be generated. In order to utilize this phase shifting mechanism in this example, please make sure "phase\_shift\_ON" is set to 1.

#### *External Connections*

- Observe GPIO0 (EPWM1A Output) on oscilloscope
- Observe GPIO1 (EPWM1B Output) on oscilloscope
- Observe GPIO2 (CLA Task Profiling) on oscilloscope
- Observe GPIO3 (CPU ISR Profiling) on oscilloscope

Note :- The phase offset value can easily be configured by updating TBPHS register to schedule the CLA task and C28x ISR as desired depending upon the application need so as to avoid overlapping register writes by CPU and CLA

Note :- The optimization is on and set to O2 for the project and all the results quoted correspond to this case.



## 7.7 Instruction Set

This section describes the assembly language instructions of the control law accelerator. Also described are parallel operations, conditional operations, resource constraints, and addressing modes. The instructions listed here are independent from C28x and C28x+FPU instruction sets.

### 7.7.1 Instruction Descriptions

This section gives detailed information on the instruction set. Each instruction presents the following information:

- Operands
- Opcode
- Description
- Exceptions
- Pipeline
- Examples
- See also

The example INSTRUCTION is shown to familiarize you with the way each instruction is described. The example describes the kind of information you find in each part of the individual instruction description and where to obtain more information. CLA instructions follow the same format as the C28x instructions; the source operands are always on the right and the destination operands are on the left.

The explanations for the syntax of the operands used in the instruction descriptions for the CLA are given in [Table 7-6](#).

**Table 7-6. Operand Nomenclature**

Symbol	Description
#16FHi	16-bit immediate (hex or float) value that represents the upper 16-bits of an IEEE 32-bit floating-point value. Lower 16-bits of the mantissa are assumed to be zero.
#16FHiHex	16-bit immediate hex value that represents the upper 16-bits of an IEEE 32-bit floating-point value. Lower 16-bits of the mantissa are assumed to be zero.
#16FLoHex	A 16-bit immediate hex value that represents the lower 16-bits of an IEEE 32-bit floating-point value
#32Fhex	32-bit immediate value that represents an IEEE 32-bit floating-point value
#32F	Immediate float value represented in floating-point representation
#0.0	Immediate zero
#SHIFT	Immediate value of 1 to 32 used for arithmetic and logical shifts.
addr	Opcode field indicating the addressing mode
CNDF	Condition to test the flags in the MSTF register
FLAG	Selected flags from MSTF register (OR) 8 bit mask indicating which floating-point status flags to change
MAR0	Auxiliary register 0
MAR1	Auxiliary register 1
MARx	Either MAR0 or MAR1
mem16	16-bit memory location accessed using direct, indirect, or offset addressing modes
mem32	32-bit memory location accessed using direct, indirect, or offset addressing modes
MRa	MR0 to MR3 registers
MRb	MR0 to MR3 registers
MRc	MR0 to MR3 registers
MRd	MR0 to MR3 registers
MRe	MR0 to MR3 registers
MRf	MR0 to MR3 registers
MSTF	CLA Floating-point Status Register
shift	Opcode field indicating the number of bits to shift.
VALUE	Flag value of 0 or 1 for selected flag (OR) 8 bit mask indicating the flag value; 0 or 1



Each instruction has a table that gives a list of the operands and a short description. Instructions always have the destination operands first followed by the source operands.

**Table 7-7. INSTRUCTION dest, source1, source2 Short Description**

	Description
dest1	Description for the 1st operand for the instruction
source1	Description for the 2nd operand for the instruction
source2	Description for the 3rd operand for the instruction
Opcode	This section shows the opcode for the instruction
Description	Detailed description of the instruction execution is described. Any constraints on the operands imposed by the processor or the assembler are discussed.
Restrictions	Any constraints on the operands or use of the instruction imposed by the processor are discussed.
Pipeline	This section describes the instruction in terms of pipeline cycles as described in <a href="#">Section 7.5</a>
Example	Examples of instruction execution. If applicable, register and memory values are given before and after instruction execution. Some examples are code fragments while other examples are full tasks that assume the CLA is correctly configured and the main CPU has passed the CLA data.
Operands	Each instruction has a table that gives a list of the operands and a short description. Instructions always have the destination operands first followed by the source operands.

### 7.7.2 Addressing Modes and Encoding

The CLA uses the same address to access data and registers as the main CPU. For example, if the main CPU accesses an ePWM register at address 0x00 6800, then the CLA accesses the register using address 0x6800. Since all CLA accessible memory and registers are within the low 64k x 16 of memory, only the low 16-bits of the address are used by the CLA.

To address the CLA data memory, message RAMs and shared peripherals, the CLA supports two addressing modes:

- Direct addressing mode: Uses the address of the variable or register directly.
- Indirect addressing with 16-bit post increment. This mode uses either XAR0 or XAR1.

The CLA does not use a data page pointer or a stack pointer. The two addressing modes are encoded as shown [Table 7-8](#).

**Table 7-8. Addressing Modes**

Addressing Mode	'addr' Opcode Field Encode <sup>(1)</sup>	Description
@dir	0000	<p><b>Direct Addressing Mode</b></p> <p>Example 1: MMOV32 MR1, @_VarA</p> <p>Example 2: MMOV32 MR1, @_EPwm1Regs.CMPA.all</p> <p>In this case, the 'mmmm mmmm mmmm mmmm' opcode field is populated with the 16-bit address of the variable. This is the low 16-bits of the address to access the variable using the main CPU.</p> <p>For example, @_VarA populates the address of the variable VarA. and @_EPwm1Regs.CMPA.all populates the address of the CMPA register.</p>
*MAR0[#imm16]++	0001	<p><b>MAR0 Indirect Addressing with 16-bit Immediate Post Increment</b></p> <p><b>MAR1 Indirect Addressing with 16-bit Immediate Post Increment</b></p> <p>addr = MAR0 (or MAR1) Access memory using the address stored in MAR0 (or MAR1). MAR0 (or MAR1) += #imm16 Then post increment MAR0 (or MAR1) by #imm16.</p> <p>Example 1: MMOV32 MR0, *MAR0[2]++</p> <p>Example 2: MMOV32 MR1, *MAR1[-2]++</p> <p>For a post increment of 0, the assembler accepts both *MAR0 and *MAR0[0]++.</p> <p>The 'mmmm mmmm mmmm mmmm' opcode field is populated with the signed 16-bit pointer offset. For example, if #imm16 is 2, then the opcode field is 0x0002. Likewise, if #imm16 is -2, then the opcode field is 0xFFFFE.</p> <p>If addition of the 16-bit immediate causes overflow, then the value wraps around on a 16-bit boundary.</p>
*MAR1[#imm16]++	0010	
*MAR0+[#imm16]	0101	<p><b>MAR0 Offset Addressing with 16-bit Immediate Offset</b></p> <p><b>MAR1 Offset Addressing with 16-bit Immediate Offset</b></p> <p>addr = MAR0 (or MAR1) + #imm16 to the base location</p> <p>Add the offset #imm16 address stored in MAR0(MAR1) to access the desired memory location</p> <p>Example 1: MMOV32 MR0, *MAR0+[2]</p> <p>Example 1: MMOV32 MR1, *MAR1+[-2]</p> <p>The 'mmmm mmmm mmmm mmmm' opcode field is populated with the signed 16-bit pointer offset. For example, if #imm16 is 2, then the opcode field is 0x0002. Likewise, if #imm16 is -2, then the opcode field is 0xFFFFE.</p> <p>If the addition of the 16-bit immediate causes overflow, the value wraps around on a 16-bit boundary.</p>
*MAR1+[#imm16]	0110	

(1) Values not shown are reserved.

Encoding for the shift fields in the MASR32, MLSR32 and ML32 instructions is shown in [Table 7-9](#).

**Table 7-9. Shift Field Encoding**

Shift Value	'shift' Opcode Field Encode
1	0000
2	0001
3	0010
....	....
32	1111

For instructions that use MRx (where x can be 'a' through 'f') as operands, the trailing alphabet appears in the opcode as a two-bit field. For example:

```
MMPYF32 MRa, MRb, MRc ||
MADDF32 MRd, MRe, MRf
```

whose opcode is,

```
LSW: 0000 ffee ddcc bbaa
MSW: 0111 1010 0000 0000
```

The two-bit field specifies one of four working registers according to [Table 7-10](#).

**Table 7-10. Operand Encoding**

Two-Bit Field	Working Register
00	MR0
01	MR1
10	MR2
11	MR3

[Table 7-11](#) shows the condition field encoding for conditional instructions such as MNEGF, MSWAPF, MBCNDD, MCCNDD, and MRCNDD.

**Table 7-11. Condition Field Encoding**

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

### 7.7.3 Instructions

The instructions are listed alphabetically.

---

#### Instruction Set Summary

<b>MABSF32 MRa, MRb</b> — 32-Bit Floating-Point Absolute Value.....	1331
<b>MADD32 MRa, MRb, MRc</b> — 32-Bit Integer Add.....	1332
<b>MADDF32 MRa, #16FHi, MRb</b> — 32-Bit Floating-Point Addition.....	1333
<b>MADDF32 MRa, MRb, #16FHi</b> — 32-Bit Floating-Point Addition.....	1335
<b>MADDF32 MRa, MRb, MRc</b> — 32-Bit Floating-Point Addition.....	1337
<b>MADDF32 MRd, MRe, MRf   MMOV32 mem32, MRa</b> — 32-Bit Floating-Point Addition with Parallel Move....	1338
<b>MADDF32 MRd, MRe, MRf   MMOV32 MRa, mem32</b> — 32-Bit Floating-Point Addition with Parallel Move...	1339
<b>MAND32 MRa, MRb, MRc</b> — Bitwise AND.....	1341
<b>MASR32 MRa, #SHIFT</b> — Arithmetic Shift Right.....	1342
<b>MBCNDD 16BitDest {, CNDF}</b> — Branch Conditional Delayed.....	1344
<b>MCCNDD 16BitDest {, CNDF}</b> — Call Conditional Delayed.....	1349
<b>MCLRC BGINTM</b> — Clear Background Task Interrupt Mask.....	1353
<b>MCMP32 MRa, MRb</b> — 32-Bit Integer Compare for Equal, Less Than or Greater Than.....	1354
<b>MCMPF32 MRa, MRb</b> — 32-Bit Floating-Point Compare for Equal, Less Than or Greater Than.....	1356
<b>MCMPF32 MRa, #16FHi</b> — 32-Bit Floating-Point Compare for Equal, Less Than or Greater Than.....	1357
<b>MDEBUGSTOP</b> — Debug Stop Task.....	1359
<b>MDEBUGSTOP1</b> — Software Breakpoint.....	1360
<b>MEALLOW</b> — Enable CLA Write Access to EALLOW Protected Registers.....	1361
<b>MEDIS</b> — Disable CLA Write Access to EALLOW Protected Registers.....	1362
<b>MEINVF32 MRa, MRb</b> — 32-Bit Floating-Point Reciprocal Approximation.....	1363
<b>MEISQRTF32 MRa, MRb</b> — 32-Bit Floating-Point Square-Root Reciprocal Approximation.....	1365
<b>MF32TOI16 MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 16-Bit Integer.....	1367
<b>MF32TOI16R MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 16-Bit Integer and Round.....	1368
<b>MF32TOI32 MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 32-Bit Integer.....	1369
<b>MF32TOUI16 MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 16-bit Unsigned Integer .....	1371
<b>MF32TOUI16R MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 16-bit Unsigned Integer and Round.....	1372
<b>MF32TOUI32 MRa, MRb</b> — Convert 32-Bit Floating-Point Value to 32-Bit Unsigned Integer .....	1373
<b>MFRACF32 MRa, MRb</b> — Fractional Portion of a 32-Bit Floating-Point Value.....	1374
<b>MI16TOF32 MRa, MRb</b> — Convert 16-Bit Integer to 32-Bit Floating-Point Value .....	1375
<b>MI16TOF32 MRa, mem16</b> — Convert 16-Bit Integer to 32-Bit Floating-Point Value .....	1376
<b>MI32TOF32 MRa, mem32</b> — Convert 32-Bit Integer to 32-Bit Floating-Point Value .....	1377
<b>MI32TOF32 MRa, MRb</b> — Convert 32-Bit Integer to 32-Bit Floating-Point Value .....	1378
<b>MLSL32 MRa, #SHIFT</b> — Logical Shift Left.....	1379
<b>MLSR32 MRa, #SHIFT</b> — Logical Shift Right.....	1381
<b>MMACF32 MR3, MR2, MRd, MRe, MRf   MMOV32 MRa, mem32</b> — 32-Bit Floating-Point Multiply and Accumulate with Parallel Move.....	1382
<b>MMAXF32 MRa, MRb</b> — 32-Bit Floating-Point Maximum.....	1385
<b>MMAXF32 MRa, #16FHi</b> — 32-Bit Floating-Point Maximum.....	1387
<b>MMINF32 MRa, MRb</b> — 32-Bit Floating-Point Minimum.....	1389
<b>MMINF32 MRa, #16FHi</b> — 32-Bit Floating-Point Minimum.....	1391
<b>MMOV16 MARx, MRa, #16I</b> — Load the Auxiliary Register with MRa + 16-bit Immediate Value.....	1393
<b>MMOV16 MARx, mem16</b> — Load MAR1 with 16-bit Value.....	1396
<b>MMOV16 mem16, MARx</b> — Move 16-Bit Auxiliary Register Contents to Memory.....	1399
<b>MMOV16 mem16, MRa</b> — Move 16-Bit Floating-Point Register Contents to Memory.....	1400
<b>MMOV32 mem32, MRa</b> — Move 32-Bit Floating-Point Register Contents to Memory .....	1402
<b>MMOV32 mem32, MSTF</b> — Move 32-Bit MSTF Register to Memory.....	1404
<b>MMOV32 MRa, mem32 {, CNDF}</b> — Conditional 32-Bit Move.....	1405
<b>MMOV32 MRa, MRb {, CNDF}</b> — Conditional 32-Bit Move.....	1407
<b>MMOV32 MSTF, mem32</b> — Move 32-Bit Value from Memory to the MSTF Register.....	1409

<b>MMOVED32 MRa, mem32</b> — Move 32-Bit Value from Memory with Data Copy.....	1410
<b>MMOVF32 MRa, #32F</b> — Load the 32-Bits of a 32-Bit Floating-Point Register.....	1412
<b>MMOVI16 MARx, #16I</b> — Load the Auxiliary Register with the 16-Bit Immediate Value.....	1414
<b>MMOVI32 MRa, #32FHex</b> — Load the 32-Bits of a 32-Bit Floating-Point Register with the Immediate.....	1416
<b>MMOVIZ MRa, #16FHi</b> — Load the Upper 16-Bits of a 32-Bit Floating-Point Register .....	1418
<b>MMOVZ16 MRa, mem16</b> — Load MRx with 16-Bit Value.....	1419
<b>MMOVXI MRa, #16FLoHex</b> — Move Immediate Value to the Lower 16-Bits of a Floating-Point Register.....	1420
<b>MMPYF32 MRa, MRb, MRc</b> — 32-Bit Floating-Point Multiply.....	1421
<b>MMPYF32 MRa, #16FHi, MRb</b> — 32-Bit Floating-Point Multiply .....	1422
<b>MMPYF32 MRa, MRb, #16FHi</b> — 32-Bit Floating-Point Multiply .....	1424
<b>MMPYF32 MRa, MRb, MRc  MADF32 MRd, MRe, MRf</b> — 32-Bit Floating-Point Multiply with Parallel Add.....	1426
<b>MMPYF32 MRd, MRe, MRf   MMOV32 MRa, mem32</b> — 32-Bit Floating-Point Multiply with Parallel Move....	1428
<b>MMPYF32 MRd, MRe, MRf   MMOV32 mem32, MRa</b> — 32-Bit Floating-Point Multiply with Parallel Move....	1430
<b>MMPYF32 MRa, MRb, MRc   MSUBF32 MRd, MRe, MRf</b> — 32-Bit Floating-Point Multiply with Parallel Subtract .....	1431
<b>MNEGF32 MRa, MRb{, CNDF}</b> — Conditional Negation.....	1433
<b>MNOP</b> — No Operation.....	1435
<b>MOR32 MRa, MRb, MRc</b> — Bitwise OR.....	1436
<b>MRCNDD {CNDF}</b> — Return Conditional Delayed.....	1437
<b>MSETC BGINTM</b> — Set Background Task Interrupt Mask.....	1440
<b>MSETFLG FLAG, VALUE</b> — Set or Clear Selected Floating-Point Status Flags.....	1441
<b>MSTOP</b> — Stop Task.....	1442
<b>MSUB32 MRa, MRb, MRc</b> — 32-Bit Integer Subtraction.....	1444
<b>MSUBF32 MRa, MRb, MRc</b> — 32-Bit Floating-Point Subtraction.....	1445
<b>MSUBF32 MRa, #16FHi, MRb</b> — 32-Bit Floating-Point Subtraction.....	1446
<b>MSUBF32 MRd, MRe, MRf   MMOV32 MRa, mem32</b> — 32-Bit Floating-Point Subtraction with Parallel Move....	1448
<b>MSUBF32 MRd, MRe, MRf   MMOV32 mem32, MRa</b> — 32-Bit Floating-Point Subtraction with Parallel Move....	1449
<b>MSWAPF MRa, MRb {, CNDF}</b> — Conditional Swap.....	1450
<b>MTESTTF CNDF</b> — Test MSTF Register Flag Condition.....	1452
<b>MUI16TOF32 MRa, mem16</b> — Convert Unsigned 16-Bit Integer to 32-Bit Floating-Point Value.....	1454
<b>MUI16TOF32 MRa, MRb</b> — Convert Unsigned 16-Bit Integer to 32-Bit Floating-Point Value.....	1455
<b>MUI32TOF32 MRa, mem32</b> — Convert Unsigned 32-Bit Integer to 32-Bit Floating-Point Value.....	1456
<b>MUI32TOF32 MRa, MRb</b> — Convert Unsigned 32-Bit Integer to 32-Bit Floating-Point Value.....	1457
<b>MXOR32 MRa, MRb, MRc</b> — Bitwise Exclusive Or.....	1458

**MBSF32 MRa, MRb****32-Bit Floating-Point Absolute Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 0010 0000
```

**Description**

The absolute value of MRb is loaded into MRa. Only the sign bit of the operand is modified by the MBSF32 instruction.

```
if (MRb < 0) {MRa = -MRb};
else {MRa = MRb};
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified as follows:

```
NF = 0;
ZF = 0;
if ( MRa(30:23) == 0) ZF = 1;
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #-2.0 ; MR0 = -2.0 (0xc0000000)
MBSF32 MR0, MR0 ; MR0 = 2.0 (0x40000000), ZF = NF = 0
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MBSF32 MR0, MR0 ; MR0 = 5.0 (0x40A00000), ZF = NF = 0
MMOVIZ MR0, #0.0 ; MR0 = 0.0
MBSF32 MR0, MR0 ; MR0 = 0.0 ZF = 1, NF = 0
```

**See also**

[MNEGF32 MRa, MRb {, CNDF}](#)

**MADD32 MRa, MRb, MRc****32-Bit Integer Add****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point destination register (MR0 to MR3)
MRc	CLA floating-point destination register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 000cc bbaa
MSW: 0111 1110 1100 0000
```

**Description**

32-bit integer addition of MRb and MRc.

```
MRa(31:0) = MRb(31:0) + MRc(31:0);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; };
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given A = (int32)1
; B = (int32)2
; C = (int32)-7
;
; Calculate Y2 = A + B + C
;
_Cla1Task1:
    MMOV32 MR0, @_A      ; MR0 = 1 (0x00000001)
    MMOV32 MR1, @_B      ; MR1 = 2 (0x00000002)
    MMOV32 MR2, @_C      ; MR2 = -7 (0xFFFFFFFF9)
    MADD32 MR3, MR0, MR1 ; A + B
    MADD32 MR3, MR2, MR3 ; A + B + C = -4 (0xFFFFFFFFC)
    MMOV32 @_y2, MR3     ; Store y2
    MSTOP                ; end of task
```

**See also**

[MAND32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MLSL32 MRa, #SHIFT](#)  
[MLSR32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)

**MADDF32 MRa, #16FHi, MRb**
**32-Bit Floating-Point Addition**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 0111 1100 bbaa
```

**Description**

Add MRb to the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = MRb + #16FHi:0;
```

This instruction can also be written as MADDF32 MRa, MRb, #16FHi.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Add to MR1 the value 2.0 in 32-bit floating-point format
; Store the result in MR0
MADDF32 MR0, #2.0, MR1 ; MR0 = 2.0 + MR1
; Add to MR3 the value -2.5 in 32-bit floating-point format
; Store the result in MR2
MADDF32 MR2, #-2.5, MR3 ; MR2 = -2.5 + MR3
; Add to MR3 the value 0x3FC00000 (1.5)
; Store the result in MR3
MADDF32 MR3, #0x3FC0, MR3 ; MR3 = 1.5 + MR3
```



MADDF32 MRa, #16FHi, MRb (continued)

***32-Bit Floating-Point Addition***

---

**See also**

[MADDF32 MRa, MRb, #16FHi](#)

[MADDF32 MRa, MRb, MRc](#)

[MADDF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)

[MADDF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)

[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)

**MADDF32 MRa, MRb, #16FHi****32-Bit Floating-Point Addition****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 0111 1100 bbaa
```

**Description**

Add MRb to the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = MRb + #16FHi:0;
```

This instruction can also be written as MADDF32 MRa, #16FHi, MRb.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**MADDF32 MRa, MRb, #16FHi (continued)**
**32-Bit Floating-Point Addition**
**Example 1**

```

; X is an array of 32-bit floating-point values
; Find the maximum value in an array X
; and store the value in Result
;
;
_Cla1Task1:
    MMOV16    MAR1, #_X          ; Start address
    MUI16TOF32 MR0, @_len       ; Length of the array
    MNOP      ; delay for MAR1 load
    MNOP      ; delay for MAR1 load
    MMOV32    MR1, *MAR1[2]++   ; MR1 = X0
LOOP
    MMOV32    MR2, *MAR1[2]++   ; MR2 = next element
    MMAXF32   MR1, MR2          ; MR1 = MAX(MR1, MR2)
    MADDF32   MR0, MR0, #-1.0   ; Decrement the counter
    MCMPF32   MR0, #0.0         ; Set/clear flags for MBCNDD
    MNOP
    MNOP
    MNOP
    MBCNDD   LOOP, NEQ          ; Branch if not equal to zero
    MMOV32   @_Result, MR1     ; Always executed
    MNOP
    MNOP
    MSTOP
; End of task

```

**Example 2**

```

; Show the basic operation of MADDF32
;
; Add to MR1 the value 2.0 in 32-bit floating-point format
; Store the result in MR0
    MADDF32 MR0, MR1, #2.0     ; MR0 = MR1 + 2.0
; Add to MR3 the value -2.5 in 32-bit floating-point format
; Store the result in MR2
    MADDF32 MR2, MR3, #-2.5   ; MR2 = MR3 + (-2.5)
; Add to MR0 the value 0x3FC00000 (1.5)
; Store the result in MR0
    MADDF32 MR0, MR0, #0x3FC0 ; MR0 = MR0 + 1.5

```

**See also**
[MADDF32 MRa, #16FHi, MRb](#)
[MADDF32 MRa, MRb, MRc](#)
[MADDF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)
[MADDF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)

**MADDF32 MRa, MRb, MRc**
**32-Bit Floating-Point Addition**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 000 0000 00cc bbaa
MSW: 0111 1100 0010 0000
```

**Description**

Add the contents of MRc to the contents of MRb and load the result into MRa.

```
MRa = MRb + MRc;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given M1, X1, and B1 are 32-bit floating-point numbers
; Calculate Y1 = M1*X1+B1
;
;
_Cla1Task1:
  MMOV32 MR0,@M1      ; Load MR0 with M1
  MMOV32 MR1,@X1      ; Load MR1 with X1
  MPPYF32 MR1,MR1,MR0 ; Multiply M1*X1
  || MMOV32 MR0,@B1    ; and in parallel load MR0 with B1
  MADDF32 MR1,MR1,MR0 ; Add M*X1 to B1 and store in MR1
  MMOV32 @Y1,MR1      ; Store the result
  MSTOP               ; end of task
```

**See also**

[MADDF32 MRa, #16FHi, MRb](#)  
[MADDF32 MRa, MRb, #16FHi](#)  
[MADDF32 MRd, MRc, MRf || MMOV32 MRa, mem32](#)  
[MADDF32 MRd, MRc, MRf || MMOV32 mem32, MRa](#)  
[MPPYF32 MRa, MRb, MRc || MADDF32 MRd, MRc, MRf](#)

**MADDF32 MRd, MRe, MRf||MMOV32 mem32, MRa****32-Bit Floating-Point Addition with Parallel Move****Operands**

MRd	CLA floating-point destination register for the MADDF32 (MR0 to MR3)
MRe	CLA floating-point source register for the MADDF32 (MR0 to MR3)
MRf	CLA floating-point source register for the MADDF32 (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes. This is the destination of the MMOV32.
MRa	CLA floating-point source register for the MMOV32 (MR0 to MR3)

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0101 ffee ddaa addr
```

**Description**

Perform an MADDF32 and a MMOV32 in parallel. Add MRf to the contents of MRe and store the result in MRd. In parallel move the contents of MRa to the 32-bit location mem32.

```
MRd = MRe + MRf;
[mem32] = MRa;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

**Pipeline**

Both MADDF32 and MMOV32 complete in a single cycle.

**Example**

```
; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = (A * B)
;           Y3 = (A * B) + C
;
;
_cla1Task2:
  MMOV32  MR0, @_A      ; Load MR0 with A
  MMOV32  MR1, @_B      ; Load MR1 with B
  MMPYF32 MR1, MR1, MR0 ; Multiply A*B
  || MMOV32 MR0, @_C      ; and in parallel load MR0 with C
  MADDF32 MR1, MR1, MR0 ; Add (A*B) to C
  || MMOV32 @_Y2, MR1    ; and in parallel store A*B
  MMOV32  @_Y3, MR1    ; Store the A*B + C
  MSTOP                ; end of task
```

**See also**

[MADDF32 MRa, #16FHi, MRb](#)  
[MADDF32 MRa, MRb, #16FHi](#)  
[MADDF32 MRa, MRb, MRc](#)  
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)  
[MADDF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)

**MADDF32 MRd, MRe, MRf ||MMOV32 MRa, mem32**
**32-Bit Floating-Point Addition with Parallel Move**
**Operands**

MRd	CLA floating-point destination register for the MADDF32 (MR0 to MR3). MRd cannot be the same register as MRa.
MRe	CLA floating-point source register for the MADDF32 (MR0 to MR3)
MRf	CLA floating-point source register for the MADDF32 (MR0 to MR3)
MRa	CLA floating-point destination register for the MMOV32 (MR0 to MR3). MRa cannot be the same register as MRd.
mem32	32-bit memory location accessed using one of the available addressing modes. This is the source for the MMOV32.

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0001 ffee ddaa addr
```

**Description**

Perform an MADDF32 and a MMOV32 operation in parallel. Add MRf to the contents of MRe and store the result in MRd. In parallel move the contents of the 32-bit location mem32 to MRa.

```
MRd = MRe + MRf;
MRa = [mem32];
```

**Restrictions**

The destination register for the MADDF32 and the MMOV32 must be unique. That is, MRa and MRd cannot be the same register.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MADDF32 generates an underflow condition.
- LVF = 1 if MADDF32 generates an overflow condition.

The MMOV32 Instruction sets the NF and ZF flags as follows:

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0) { ZF = 1; NF = 0; };
```

**Pipeline**

The MADDF32 and the MMOV32 both complete in a single cycle.

MADDF32 MRd, MRe, MRf ||MMOV32 MRa, mem32 (continued)

### 32-Bit Floating-Point Addition with Parallel Move

#### Example 1

```

; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y1 = A + 4B
;           Y2 = A + C
;
;
;_Cla1Task1:
  MMOV32 MR0, @A          ; Load MR0 with A
  MMOV32 MR1, @B          ; Load MR1 with B
  MMPYF32 MR1, MR1, #4.0 ; Multiply 4 * B
|| MMOV32 MR2, @C          ; and in parallel load C
  MADDF32 MR3, MR0, MR1  ; Add A + 4B
  MADDF32 MR3, MR0, MR2  ; Add A + C
|| MMOV32 @Y1, MR3        ; and in parallel store A+4B
  MMOV32 @Y2, MR3        ; store A + C
                          ; end of task

```

#### Example 2

```

; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y3 = (A + B)
;           Y4 = (A + B) * C
;
;
;_Cla1Task2:
  MMOV32 MR0, @A          ; Load MR0 with A
  MMOV32 MR1, @B          ; Load MR1 with B
  MADDF32 MR1, MR1, MR0  ; Add A+B
|| MMOV32 MR0, @C          ; and in parallel load MR0 with C
  MMPYF32 MR1, MR1, MR0 ; Multiply (A+B) by C
|| MMOV32 @Y3, MR1        ; and in parallel store A+B
  MMOV32 @Y4, MR1        ; Store the (A+B) * C
                          ; end of task

```

#### See also

[MADDF32 MRa, #16FHi, MRb](#)

[MADDF32 MRa, MRb, #16FHi](#)

[MADDF32 MRa, MRb, MRc](#)

[MADDF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)

[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)

**MAND32 MRa, MRb, MRc****Bitwise AND****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 0110 0000
```

**Description**

Bitwise AND of MRb with MRc.

```
MRa(31:0) = MRb(31:0) AND MRc(31:0);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #0x5555 ; MR0 = 0x5555AAAA
MMOVXI MR0, #0xAAAA
MMOVIZ MR1, #0x5432 ; MR1 = 0x5432FEDC
MMOVXI MR1, #0xFEDC
; 0101 AND 0101 = 0101 (5)
; 0101 AND 0100 = 0100 (4)
; 0101 AND 0011 = 0001 (1)
; 0101 AND 0010 = 0000 (0)
; 1010 AND 1111 = 1010 (A)
; 1010 AND 1110 = 1010 (A)
; 1010 AND 1101 = 1000 (8)
; 1010 AND 1100 = 1000 (8)
MAND32 MR2, MR1, MR0 ; MR3 = 0x5410AA88
```

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MLSL32 MRa, #SHIFT](#)  
[MLSR32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)



**MASR32 MRa, #SHIFT****Arithmetic Shift Right****Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
#SHIFT	Number of bits to shift (1 to 32)

**Opcode**

```
LSW: 0000 0000 0shi ftaa
MSW: 0111 1011 0100 0000
```

**Description**

Arithmetic shift right of MRa by the number of bits indicated. The number of bits can be 1 to 32.

```
MARa(31:0) = Arithmetic Shift(MARa(31:0) by #SHIFT bits);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given m2 = (int32)32
; x2 = (int32)64
; b2 = (int32)-128
;
; calculate
; m2 = m2/2
; x2 = x2/4
; b2 = b2/8
;
_Cla1Task2:
  MMOV32 MR0, @_m2 ; MR0 = 32 (0x00000020)
  MMOV32 MR1, @_x2 ; MR1 = 64 (0x00000040)
  MMOV32 MR2, @_b2 ; MR2 = -128 (0xFFFFFFFF80)
  MASR32 MR0, #1 ; MR0 = 16 (0x00000010)
  MASR32 MR1, #2 ; MR1 = 16 (0x00000010)
  MASR32 MR2, #3 ; MR2 = -16 (0xFFFFFFFFF0)
  MMOV32 @_m2, MR0 ; store results
  MMOV32 @_x2, MR1
  MMOV32 @_b2, MR2
  MSTOP ; end of task
```

MASR32 MRa, #SHIFT (continued)

***Arithmetic Shift Right***

---

**See also**

MADD32 MRa, MRb, MRc  
MAND32 MRa, MRb, MRc  
MLSL32 MRa, #SHIFT  
MLSR32 MRa, #SHIFT  
MOR32 MRa, MRb, MRc  
MXOR32 MRa, MRb, MRc  
MSUB32 MRa, MRb, MRc

**MBCNDD 16BitDest {, CNDF}*****Branch Conditional Delayed*****Operands**

16BitDest	16-bit destination if condition is true
CNDF	Optional condition tested

**Opcode**

```
LSW: dest dest dest dest
MSW: 0111 1001 1000 cndf
```

**Description**

If the specified condition is true, then branch by adding the signed 16BitDest value to the MPC value. Otherwise, continue without branching. If the address overflows, the address wraps around. Therefore, a value of "0xFFFFE" puts the MPC back to the MBCNDD instruction.

Refer to the Pipeline section for important information regarding this instruction.

```
if (CNDF == TRUE) MPC += 16BitDest;
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Restrictions**

The MBCNDD instruction is not allowed three instructions before or after a MBCNDD, MCCNDD, or MRCNDD instruction. Refer to the Pipeline section for more information.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**MBCNDD 16BitDest {, CNDF} (continued)**
***Branch Conditional Delayed***
**Pipeline**

The MBCNDD instruction alone is a single-cycle instruction. As shown in [Table 7-12](#), 6 instruction slots are executed for each branch; 3 slots before the branch instruction (I2-I4) and 3 slots after the branch instruction (I5-I7). The total number of cycles for a branch taken or not taken depends on the usage of these slots. That is, the number of cycles depends on how many slots are filled with a MNOP as well as which slots are filled. The effective number of cycles for a branch can, therefore, range from 1 to 7 cycles. The number of cycles for a branch taken cannot be the same as for a branch not taken.

Referring to [Table 7-12](#) and [Table 7-13](#), the instructions before and after MBCNDD have the following properties:

- **I1**
  - I1 is the last instruction that can effect the CNDF flags for the MBCNDD instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to branch or not when MBCNDD is in the D2 phase.
  - There are no restrictions on the type of instruction for I1.
- **I2, I3, and I4**
  - The three instructions proceeding MBCNDD can change MSTF flags but have no effect on whether the MBCNDD instruction branches or not. This is because the flag modification occurs after the D2 phase of the MBCNDD instruction.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.
- **I5, I6, and I7**
  - The three instructions following MBCNDD are always executed irrespective of whether the branch is taken or not.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.

```

<Instruction 1> ; I1 Last instruction that can affect flags for
                ; the MBCNDD operation
<Instruction 2> ; I2 Cannot be stop, branch, call or return
<Instruction 3> ; I3 Cannot be stop, branch, call or return
<Instruction 4> ; I4 Cannot be stop, branch, call or return
MBCNDD _Skip, NEQ ; Branch to Skip if not equal to zero
                ; Three instructions after MBCNDD are always
                ; executed whether the branch is taken or not
<Instruction 5> ; I5 Cannot be stop, branch, call or return
<Instruction 6> ; I6 Cannot be stop, branch, call or return
<Instruction 7> ; I7 Cannot be stop, branch, call or return
<Instruction 8> ; I8
<Instruction 9> ; I9
....
_Skip:
<Destination 1> ; d1 Can be any instruction
<Destination 2> ; d2
<Destination 3> ; d3
....
....
MSTOP
....

```

## MBCNDD 16BitDest {, CNDF} (continued)

**Branch Conditional Delayed****Table 7-12. Pipeline Activity for MBCNDD, Branch Not Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
MBCNDD	MBCNDD	I4	I3	I2	I1			
I5	I5	MBCNDD	I4	I3	I2	I1		
I6	I6	I5	MBCNDD	I4	I3	I2	I1	
I7	I7	I6	I5	MBCNDD	I4	I3	I2	
I8	I8	I7	I6	I5	-	I4	I3	
I9	I9	I8	I7	I6	I5	-	I4	
I10	I10	I9	I8	I7	I6	I5	-	
		I10	I9	I8	I7	I6	I5	
			I10	I9	I8	I7	I6	
				I10	I9	I8	I7	
					I10	I9	I8	
						I10	I9	
							I10	

**Table 7-13. Pipeline Activity for MBCNDD, Branch Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
MBCNDD	MBCNDD	I4	I3	I2	I1			
I5	I5	MBCNDD	I4	I3	I2	I1		
I6	I6	I5	MBCNDD	I4	I3	I2	I1	
I7	I7	I6	I5	MBCNDD	I4	I3	I2	
d1	d1	I7	I6	I5	-	I4	I3	
d2	d2	d1	I7	I6	I5	-	I4	
d3	d3	d2	d1	I7	I6	I5	-	
		d3	d2	d1	I7	I6	I5	
			d3	d2	d1	I7	I6	
				d3	d2	d1	I7	
					d3	d2	d1	
						d3	d2	
							d3	

**MBCNDD 16BitDest {, CNDF} (continued)**
**Branch Conditional Delayed**
**Example 1**

```

; if (State == 0.1)
; RampState = RampState || RAMPMASK
; else if (State == 0.01)
; CoastState = CoastState || COASTMASK
; else
; SteadyState = SteadyState || STEADYMASK
;
_Cla1Task1:
MMOV32 MR0, @State
MCMPF32 MR0, #0.1           ; Affects flags for 1st MBCNDD (A)
MNOP
MNOP
MNOP
MBCNDD Skip1, NEQ           ; (A) If State != 0.1, go to Skip1
MNOP ; Always executed
MNOP ; Always executed
MNOP ; Always executed
MMOV32 MR1, @RampState      ; Execute if (A) branch not taken
MMOVXI MR2, #RAMPMASK       ; Execute if (A) branch not taken
MOR32 MR1, MR2              ; Execute if (A) branch not taken
MMOV32 @RampState, MR1      ; Execute if (A) branch not taken
MSTOP                       ; end of task if (A) branch not taken
Skip1:
MCMPF32 MR0, #0.01         ; Affects flags for 2nd MBCNDD (B)
MNOP
MNOP
MNOP
MBCNDD Skip2, NEQ           ; (B) If State != 0.01, go to Skip2
MNOP ; Always executed
MNOP ; Always executed
MNOP ; Always executed
MMOV32 MR1, @CoastState     ; Execute if (B) branch not taken
MMOVXI MR2, #COASTMASK      ; Execute if (B) branch not taken
MOR32 MR1, MR2              ; Execute if (B) branch not taken
MMOV32 @CoastState, MR1     ; Execute if (B) branch not taken
MSTOP
Skip2:
MMOV32 MR3, @SteadyState    ; Executed if (B) branch taken
MMOVXI MR2, #STEADYMASK     ; Executed if (B) branch taken
MOR32 MR3, MR2              ; Executed if (B) branch taken
MMOV32 @SteadyState, MR3    ; Executed if (B) branch taken
MSTOP

```

**MBCNDD 16BitDest {, CNDF} (continued)**
**Branch Conditional Delayed**
**Example 2**

```

; This example is the same as Example 1, except
; the code is optimized to take advantage of delay slots
;
; if (State == 0.1)
; RampState = RampState || RAMPMASK
; else if (State == 0.01)
; CoastState = CoastState || COASTMASK
; else
; SteadyState = SteadyState || STEADYMASK
;
_Cla1Task2:
MMOV32 MR0, @State
MCMPPF32 MR0, #0.1           ; Affects flags for 1st MBCNDD (A)
MCMPPF32 MR0, #0.01         ; Check used by 2nd MBCNDD (B)
MTESTTF EQ                   ; Store EQ flag in TF for 2nd MBCNDD (B)
MNOP
MBCNDD Skip1, NEQ            ; (A) If State != 0.1, go to Skip1
MMOV32 MR1, @RampState       ; Always executed
MMOVXI MR2, #RAMPMASK        ; Always executed
MOR32 MR1, MR2               ; Always executed
MMOV32 @RampState, MR1       ; Execute if (A) branch not taken
MSTOP                        ; end of task if (A) branch not taken
Skip1:
MMOV32 MR3, @SteadyState
MMOVXI MR2, #STEADYMASK
MOR32 MR3, MR2
MBCNDD Skip2, NTF           ; (B) if State != .01, go to skip2
MMOV32 MR1, @CoastState      ; Always executed
MMOVXI MR2, #COASTMASK       ; Always executed
MOR32 MR1, MR2               ; Always executed
MMOV32 @CoastState, MR1     ; Execute if (B) branch not taken
MSTOP                        ; end of task if (B) branch not taken
Skip2:
MMOV32 @SteadyState, MR3     ; Executed if (B) branch taken
MSTOP

```

**See also**

[MCCNDD 16BitDest, CNDF](#)  
[MRCNDD CNDF](#)

**MCCNDD 16BitDest {, CNDF}**
**Call Conditional Delayed**
**Operands**

16BitDest	16-bit destination if condition is true
CNDF	Optional condition to be tested

**Opcode**

```
LSW: dest dest dest dest
MSW: 0111 1001 1001 cndf
```

**Description**

If the specified condition is true, then store the return address in the RPC field of MSTF and make the call by adding the signed 16BitDest value to the MPC value. Otherwise, continue code execution without making the call. If the address overflows, the address wraps around. Therefore a value of "0xFFFFE" puts the MPC back to the MCCNDD instruction.

Refer to the Pipeline section for important information regarding this instruction.

```
if (CNDF == TRUE)
{
    RPC = return address;
    MPC += 16BitDest;
};
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Restrictions**

The MCCNDD instruction is not allowed three instructions before or after a MBCNDD, MCCNDD, or MRCNDD instruction. Refer to the Pipeline section for more details.

**Flags**

This instruction does not modify flags in the MSTF register.



**MCCNDD 16BitDest {, CNDF} (continued)**
**Call Conditional Delayed**

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

The MCCNDD instruction alone is a single-cycle instruction. As shown in [Table 7-14](#), 6 instruction slots are executed for each call; 3 before the call instruction (I2-I4) and 3 after the call instruction (I5-I7). The total number of cycles for a call taken or not taken depends on the usage of these slots. That is, the number of cycles depends on how many slots are filled with a MNOP as well as which slots are filled. The effective number of cycles for a call can, therefore, range from 1 to 7 cycles. The number of cycles for a call taken cannot be the same as for a call not taken.

Referring to the following code fragment and the pipeline diagrams in [Table 7-14](#) and [Table 7-15](#), the instructions before and after MCCNDD have the following properties:

- **I1**
  - I1 is the last instruction that can effect the CNDF flags for the MCCNDD instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to branch or not when MCCNDD is in the D2 phase.
  - There are no restrictions on the type of instruction for I1.
- **I2, I3, and I4**
  - The three instructions proceeding MCCNDD can change MSTF flags but have no effect on whether the MCCNDD instruction makes the call or not. This is because the flag modification occurs after the D2 phase of the MCCNDD instruction.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.
- **I5, I6, and I7**
  - The three instructions following MBCNDD are always executed irrespective of whether the branch is taken or not.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.

**MCCNDD 16BitDest {, CNDF} (continued)**
**Call Conditional Delayed**

```

<Instruction 1> ; I1 Last instruction that can affect flags for
                ; the MCCNDD operation
<Instruction 2> ; I2 Cannot be stop, branch, call or return
<Instruction 3> ; I3 Cannot be stop, branch, call or return
<Instruction 4> ; I4 Cannot be stop, branch, call or return
MCCNDD _func, NEQ ; Call to func if not equal to zero
                ; Three instructions after MCCNDD are always
                ; executed whether the call is taken or not
<Instruction 5> ; I5 Cannot be stop, branch, call or return
<Instruction 6> ; I6 Cannot be stop, branch, call or return
<Instruction 7> ; I7 Cannot be stop, branch, call or return
<Instruction 8> ; I8 The address of this instruction is saved
                ; in the RPC field of the MSTF register.
                ; Upon return this value is loaded into MPC
                ; and fetching continues from this point.
<Instruction 9> ; I9
.....
_func:
<Destination 1> ; d1 Can be any instruction
<Destination 2> ; d2
<Destination 3> ; d3
<Destination 4> ; d4 Last instruction that can affect flags for
                ; the MRCNDD operation
<Destination 5> ; d5 Cannot be stop, branch, call or return
<Destination 6> ; d6 Cannot be stop, branch, call or return
<Destination 7> ; d7 Cannot be stop, branch, call or return
MRCNDD UNC      ; Return to <Instruction 8>, unconditional
                ; Three instructions after MRCNDD are always
                ; executed whether the return is taken or not
<Destination 8> ; d8 Cannot be stop, branch, call or return
<Destination 9> ; d9 Cannot be stop, branch, call or return
<Destination 10> ; d10 Cannot be stop, branch, call or return
<Destination 11> ; d11
.....
MSTOP

```

**Table 7-14. Pipeline Activity for MCCNDD, Call Not Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
MCCNDD	MCCNDD	I4	I3	I2	I1			
I5	I5	MCCNDD	I4	I3	I2	I1		
I6	I6	I5	MCCNDD	I4	I3	I2	I1	
I7	I7	I6	I5	MCCNDD	I4	I3	I2	
I8	I8	I7	I6	I5	-	I4	I3	
I9	I9	I8	I7	I6	I5	-	I4	
I10	I10	I9	I8	I7	I6	I5	-	
etc ....		I10	I9	I8	I7	I6	I5	
....			I10	I9	I8	I7	I6	
....				I10	I9	I8	I7	
....					I10	I9	I8	
						I10	I9	
							I10	

**MCCNDD #16BitDest {, CNDF}** (continued)

**Call Conditional Delayed**
**Table 7-15. Pipeline Activity for MCCNDD, Call Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
I4	I4	I3	I2	I1				
MCCNDD	MCCNDD	I4	I3	I2	I1			
I5	I5	MCCNDD	I4	I3	I2	I1		
I6	I6	I5	MCCNDD	I4	I3	I2	I1	
I7 <sup>(1)</sup>	I7	I6	I5	MCCNDD	I4	I3	I2	
d1	d1	I7	I6	I5	-	I4	I3	
d2	d2	d1	I7	I6	I5	-	I4	
d3	d3	d2	d1	I7	I6	I5	-	
etc ....		d3	d2	d1	I7	I6	I5	
....			d3	d2	d1	I7	I6	
....				d3	d2	d1	I7	
....					d3	d2	d1	
						d3	d2	
							d3	

(1) The RPC value in the MSTF register points to the instruction following I7 (instruction I8).

**See also**

[MBCNDD #16BitDest, CNDF](#)  
[MMOV32 mem32, MSTF](#)  
[MMOV32 MSTF, mem32](#)  
[MRCNDD CNDF](#)

**MCLRC BGINTM*****Clear Background Task Interrupt Mask*****Operands**

None	This instruction does not have any operands
------	---

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1111 0111 0000

**Description**

This instruction clears the background task interrupt mask (BGINTM) bit in the MSTSBGRND register, allowing any code thereafter to be interrupted by a higher priority task. This instruction clears the BGINTM bit at the end of the D2 phase.

**Note**

This instruction does not require the MEALLOW bit to be asserted before or deasserted after clearing BGINTM.

**Flags**

This instruction does not modify flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

MCLRC BGINTM	; Allow the background task to be ; interrupted by clearing the ; MSTSBGRND.BGINTM bit
--------------	--

**See also**

[MSETC BGINTM](#)

**MCMP32 MRa, MRb****32-Bit Integer Compare for Equal, Less Than or Greater Than****Operands**

MRa	CLA floating-point source register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1111 0010 0000
```

**Description**

Set ZF and NF flags on the result of MRa - MRb where MRa and MRb are 32-bit integers. For a floating-point compare, refer to [MCMPF32](#).

**Note**

A known hardware issue exists in the MCMP32 instruction. Signed-integer comparisons using MCMP32 alone set the status bits in a way that is not useful for comparison when the difference between the two operands is too large, such as when the inputs have opposite sign and are near the extreme 32-bit signed values. This affects both signed and unsigned integer comparisons.

The compiler (version 18.1.5.LTS or higher) has implemented a workaround for this issue. The compiler checks the upper bits of the operands by performing a floating point comparison before proceeding to do the integer comparison or subtraction.

The compiler flag `--cla_signed_compare_workaround` enables this workaround.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
If(MRa == MRb) {ZF=1; NF=0;}
If(MRa > MRb) {ZF=0; NF=0;}
If(MRa < MRb) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Behavior of ZF and NF flags for different comparisons
;
; Given A = (int32)1
; B = (int32)2
; C = (int32)-7
;
MMOV32 MR0, @_A ; MR0 = 1 (0x00000001)
MMOV32 MR1, @_B ; MR1 = 2 (0x00000002)
MMOV32 MR2, @_C ; MR2 = -7 (0xFFFFFFFF9)
MCMP32 MR2, MR2 ; NF = 0, ZF = 1
MCMP32 MR0, MR1 ; NF = 1, ZF = 0
MCMP32 MR1, MR0 ; NF = 0, ZF = 0
```

**MCMP32 MRa, MRb** (continued)

***32-Bit Integer Compare for Equal, Less Than or Greater Than***

---

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)

**MCMPF32 MRa, MRb****32-Bit Floating-Point Compare for Equal, Less Than or Greater Than****Operands**

MRa	CLA floating-point source register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 0000 0000
```

**Description**

Set ZF and NF flags on the result of MRa - MRb. The MCMPF32 instruction is performed as a logical compare operation. This is possible because of the IEEE format offsetting the exponent. Basically the bigger the binary number, the bigger the floating-point value.

Special cases for inputs:

- Negative zero is treated as positive zero.
- A denormalized value is treated as positive zero.
- Not-a-Number (NaN) is treated as infinity.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified as follows:

```
If(MRa == MRb) {ZF=1; NF=0;}
If(MRa > MRb) {ZF=0; NF=0;}
If(MRa < MRb) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Behavior of ZF and NF flags for different comparisons
MMOVIZ MR1, #-2.0 ; MR1 = -2.0 (0xc0000000)
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MCMPF32 MR1, MR0 ; ZF = 0, NF = 1
MCMPF32 MR0, MR1 ; ZF = 0, NF = 0
MCMPF32 MR0, MR0 ; ZF = 1, NF = 0
```

**See also**

[MCMPF32 MRa, #16FHi](#)  
[MMAXF32 MRa, #16FHi](#)  
[MMAXF32 MRa, MRb](#)  
[MMINF32 MRa, #16FHi](#)  
[MMINF32 MRa, MRb](#)

**MCMPF32 MRa, #16FHi****32-Bit Floating-Point Compare for Equal, Less Than or Greater Than****Operands**

MRa	CLA floating-point source register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1000 1100 00aa
```

**Description**

Compare the value in MRa with the floating-point value represented by the immediate operand. Set the ZF and NF flags on (MRa - #16FHi:0).

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. This addressing mode is most useful for constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, -1.5 can be represented as #-1.5 or #0xBFC0.

The MCMPF32 instruction is performed as a logical compare operation. This is possible because of the IEEE floating-point format offsets the exponent. Basically the bigger the binary number, the bigger the floating-point value.

Special cases for inputs:

- Negative zero is treated as positive zero.
- Denormalized value is treated as positive zero.
- Not-a-Number (NaN) is treated as infinity.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified as follows:

```
If(MRa == #16FHi:0) {ZF=1, NF=0;}
If(MRa > #16FHi:0) {ZF=0, NF=0;}
If(MRa < #16FHi:0) {ZF=0, NF=1;}
```

**Pipeline**

This is a single-cycle instruction

**Example 1**

```
; Behavior of ZF and NF flags for different comparisons
MMOVIZ MR1, #-2.0 ; MR1 = -2.0 (0xC0000000)
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MCMPF32 MR1, #-2.2 ; ZF = 0, NF = 0
MCMPF32 MR0, #6.5 ; ZF = 0, NF = 1
MCMPF32 MR0, #5.0 ; ZF = 1, NF = 0
```



**MCMPF32 MRa, #16FHi (continued)**
**32-Bit Floating-Point Compare for Equal, Less Than or Greater Than**
**Example 2**

```

; X is an array of 32-bit floating-point values
; and has length elements. Find the maximum value in
; the array and store the value in Result
;
; Note: MCMPF32 and MSWAPF can be replaced with MMAXF32
;
;_Cla1Task1:
MMOVI16 MAR1, #_X      ; Start address
MUI16TOF32 MR0, @_len  ; Length of the array
MNOP                   ; delay for MAR1 load
MNOP                   ; delay for MAR1 load
MMOV32 MR1, *MAR1[2]++ ; MR1 = X0
LOOP
MMOV32 MR2, *MAR1[2]++ ; MR2 = next element
MCMPF32 MR2, MR1       ; Compare MR2 with MR1
MSWAPF MR1, MR2, GT    ; MR1 = MAX(MR1, MR2)
MADDF32 MR0, MR0, #-1.0 ; Decrement the counter
MCMPF32 MR0 #0.0       ; Set/clear flags for MBCNDD
MNOP
MNOP
MNOP
MBCNDD LOOP, NEQ      ; Branch if not equal to zero
MMOV32 @_Result, MR1  ; Always executed
MNOP                   ; Always executed
MNOP                   ; Always executed
MSTOP                  ; End of task

```

**See also**

[MCMPI32 MRa, MRb](#)  
[MMAXF32 MRa, #16FHi](#)  
[MMAXF32 MRa, MRb](#)  
[MMINF32 MRa, #16FHi](#)  
[MMINF32 MRa, MRb](#)

## MDEBUGSTOP

### *Debug Stop Task*

#### Operands

none	This instruction does not have any operands
------	---

#### Opcode

LSW: 0000 0000 0000 0000
MSW: 0111 1111 0110 0000

#### Description

When CLA breakpoints are enabled, the MDEBUGSTOP instruction is used to halt a task so that the task can be debugged. That is, MDEBUGSTOP is the CLA breakpoint. If CLA breakpoints are not enabled, the MDEBUGSTOP instruction behaves like a MNOP. Unlike the MSTOP, the MIRUN flag is not cleared and an interrupt is not issued. A single-step or run operation continues execution of the task.

#### Restrictions

The MDEBUGSTOP instruction cannot be placed 3 instructions before or after a [MBCNDD](#) , [MCCNDD](#) , or [MRCNDD](#) instruction.

#### Flags

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

#### Pipeline

This is a single-cycle instruction.

#### See also

[MSTOP](#) , [MDEBUGSTOP1](#)

**MDEBUGSTOP1****Software Breakpoint****Operands**

none	This instruction does not have any operands
------	---

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1111 0011 0000

**Description**

The instruction at which a software breakpoint is placed is replaced by the MDEBUGSTOP1 instruction. The instruction halts execution once the instruction reaches the D2 phase in the pipeline; at that point, the subsequent instructions that were fetched, after the halt, are flushed from the pipeline. The replace instruction is re-fetched after this and execution continues normally (either in run or step mode).

See [Section 7.4.3](#) for a detailed explanation of the operation.

**Restrictions**

The MDEBUGSTOP1 instruction cannot be placed 3 instructions before or after a [MBCNDD](#) , [MCCNDD](#) , or [MRCNDD](#) instruction.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**See also**

[MSTOP](#) , [MDEBUGSTOP](#)

## MEALLOW

### Enable CLA Write Access to EALLOW Protected Registers

#### Operands

none	This instruction does not have any operands
------	---

#### Opcode

LSW: 0000 0000 0000 0000
MSW: 0111 1111 1001 0000

#### Description

This instruction sets the MEALLOW bit in the CLA status register MSTF. When this bit is set, the CLA is allowed write access to EALLOW protected registers. To again protect against CLA writes to protected registers, use the MEDIS instruction.

MEALLOW and MEDIS only control CLA write access; reads are allowed even if MEALLOW has not been executed. MEALLOW and MEDIS are also independent from the main CPU's EALLOW/EDIS. This instruction does not modify the EALLOW bit in the main CPU's status register. The MEALLOW bit in MSTF only controls access for the CLA while the EALLOW bit in the ST1 register only controls access for the main CPU.

As with EALLOW, the MEALLOW bit is overridden using the JTAG port, allowing full control of register accesses during debug from Code Composer Studio.

#### Flags

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

#### Pipeline

This is a single-cycle instruction.

#### Example

```

; C header file including definition of
; the EPwm1Regs structure
;
; The ePWM TZSEL register is EALLOW protected
;
.cdecls C,LIST,"CLAShared.h"
...
_Cla1Task1:
...
MEALLOW                ; Allow CLA write access
MMOV16 @_EPwm1Regs.TZSEL.all, MR3 ; write to TZSEL
MEDIS                  ; Disallow CLA write access
...
...
MSTOP

```

#### See also

[MEDIS](#)

**MEDIS*****Disable CLA Write Access to EALLOW Protected Registers*****Operands**

none	This instruction does not have any operands
------	---

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1111 1011 0000

**Description**

This instruction clears the MEALLOW bit in the CLA status register MSTF. When this bit is clear, the CLA is not allowed write access to EALLOW-protected registers. To enable CLA writes to protected registers, use the MEALLOW instruction.

MEALLOW and MEDIS only control CLA write access; reads are allowed even if MEALLOW has not been executed. MEALLOW and MEDIS are also independent from the main CPU's EALLOW/EDIS. This instruction does not modify the EALLOW bit in the main CPU's status register. The MEALLOW bit in MSTF only controls access for the CLA while the EALLOW bit in the ST1 register only controls access for the main CPU.

As with EALLOW, the MEALLOW bit is overridden using the JTAG port, allowing full control of register accesses during debug from the Code Composer Studio™ IDE.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```

; C header file including definition of
; the EPwm1Regs structure
;
; The ePWM TZSEL register is EALLOW protected
;
.cdecls C,LIST,"CLAShared.h"
...
_Cla1Task1:
...
MEALLOW                ; Allow CLA write access
MMOV16 @_EPwm1Regs.TZSEL.all, MR3 ; write to TZSEL
MEDIS                  ; Disallow CLA write access
...
...
MSTOP

```

**See also**

[MEALLOW](#)

**MEINVF32 MRa, MRb****32-Bit Floating-Point Reciprocal Approximation****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1111 0000 0000
```

**Description**

This operation generates an estimate of  $1/X$  in 32-bit floating-point format accurate to approximately 8 bits. This value can be used in a Newton-Raphson algorithm to get a more accurate answer. That is:

```
Ye = Estimate(1/X);
Ye = Ye*(2.0 - Ye*X);
Ye = Ye*(2.0 - Ye*X);
```

After two iterations of the Newton-Raphson algorithm, you get an exact answer accurate to the 32-bit floating-point format. On each iteration, the mantissa bit accuracy approximately doubles. The MEINVF32 operation does not generate a negative zero, DeNorm, or NaN value.

```
MRa = Estimate of 1/MRb;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MEINVF32 generates an underflow condition.
- LVF = 1 if MEINVF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**MEINVF32 MRa, MRb (continued)**
**32-Bit Floating-Point Reciprocal Approximation**
**Example**

```

; Calculate Num/Den using a Newton-Raphson algorithm for 1/Den
; Ye = Estimate(1/X)
; Ye = Ye*(2.0 - Ye*X)
; Ye = Ye*(2.0 - Ye*X)
;
;
;_Cla1Task1:
  MMOV32 MR1, @_Den      ; MR1 = Den
  MEINVF32 MR2, MR1      ; MR2 = Ye = Estimate(1/Den)
  MPPYF32 MR3, MR2, MR1  ; MR3 = Ye*Den
  MSUBF32 MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
  MPPYF32 MR2, MR2, MR3  ; MR2 = Ye = Ye*(2.0 - Ye*Den)
  MPPYF32 MR3, MR2, MR1  ; MR3 = Ye*Den
  || MMOV32 MR0, @_Num    ; MR0 = Num
  MSUBF32 MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
  MPPYF32 MR2, MR2, MR3  ; MR2 = Ye = Ye*(2.0 - Ye*Den)
  || MMOV32 MR1, @_Den    ; Reload Den To Set Sign
  MNEGF32 MR0, MR0, EQ   ; if(Den == 0.0) Change Sign of Num
  MPPYF32 MR0, MR2, MR0  ; MR0 = Y = Ye*Num
  MMOV32 @_Dest, MR0     ; Store result
  MSTOP                  ; end of task

```

**See also**
[MEISQRTF32 MRa, MRb](#)

**MEISQRTF32 MRa, MRb****32-Bit Floating-Point Square-Root Reciprocal Approximation****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 0100 0000
```

**Description**

This operation generates an estimate of  $1/\sqrt{X}$  in 32-bit floating-point format accurate to approximately 8 bits. This value can be used in a Newton-Raphson algorithm to get a more accurate answer. That is:

```
Ye = Estimate(1/sqrt(X));
Ye = Ye*(1.5 - Ye*Ye*X/2.0);
Ye = Ye*(1.5 - Ye*Ye*X/2.0);
```

After 2 iterations of the Newton-Raphson algorithm, you get an exact answer accurate to the 32-bit floating-point format. On each iteration, the mantissa bit accuracy approximately doubles. The MEISQRTF32 operation does not generate a negative zero, DeNorm, or NaN value.

```
MRa = Estimate of 1/sqrt (MRb);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MEISQRTF32 generates an underflow condition.
- LVF = 1 if MEISQRTF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.



**MEISQRTF32 MRa, MRb (continued)**
**32-Bit Floating-Point Square-Root Reciprocal Approximation**
**Example**

```

; Y = sqrt(X)
; Ye = Estimate(1/sqrt(X));
; Ye = Ye*(1.5 - Ye*Ye*X*0.5)
; Ye = Ye*(1.5 - Ye*Ye*X*0.5)
; Y = X*Ye
;
;
;_Cla1Task3:
  MMOV32 MR0, @_x           ; MR0 = X
  MEISQRTF32 MR1, MR0       ; MR1 = Ye = Estimate(1/sqrt(X))
  MMOV32 MR1, @_x, EQ       ; if(x == 0.0) Ye = 0.0
  MMPYF32 MR3, MR0, #0.5    ; MR3 = X*0.5
  MMPYF32 MR2, MR1, MR3     ; MR2 = Ye*X*0.5
  MMPYF32 MR2, MR1, MR2     ; MR2 = Ye*Ye*X*0.5
  MSUBF32 MR2, #1.5, MR2    ; MR2 = 1.5 - Ye*Ye*X*0.5
  MMPYF32 MR1, MR1, MR2     ; MR1 = Ye = Ye*(1.5 - Ye*Ye*X*0.5)
  MMPYF32 MR2, MR1, MR3     ; MR2 = Ye*X*0.5
  MMPYF32 MR2, MR1, MR2     ; MR2 = Ye*Ye*X*0.5
  MSUBF32 MR2, #1.5, MR2    ; MR2 = 1.5 - Ye*Ye*X*0.5
  MMPYF32 MR1, MR1, MR2     ; MR1 = Ye = Ye*(1.5 - Ye*Ye*X*0.5)
  MMPYF32 MR0, MR1, MR0     ; MR0 = Y = Ye*X
  MMOV32 @_y, MR0          ; Store Y = sqrt(X)
  MSTOP                     ; end of task

```

**See also**
[MEINVF32 MRa, MRb](#)

**MF32TOI16 MRa, MRb****Convert 32-Bit Floating-Point Value to 16-Bit Integer****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 1110 0000
```

**Description**

Convert a 32-bit floating point value in MRb to a 16-bit integer and truncate. The result is stored in MRa.

```
MRa(15:0) = F32TOI16(MRb);
MRa(31:16) = sign extension of MRa(15);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ    MR0, #5.0 ; MR0      = 5.0 (0x40A00000)
MF32TOI16 MR1, MR0 ; MR1(15:0) = MF32TOI16(MR0) = 0x0005
           ; MR1(31:16) = Sign extension of MR1(15) = 0x0000
MMOVIZ    MR2, #-5.0 ; MR2      = -5.0 (0xC0A00000)
MF32TOI16 MR3, MR2 ; MR3(15:0) = MF32TOI16(MR2) = -5 (0xFFFFB)
           ; MR3(31:16) = Sign extension of MR3(15) = 0xFFFF
```

**See also**

[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MF32TOI16R MRa, MRb****Convert 32-Bit Floating-Point Value to 16-Bit Integer and Round****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 0110 0000
```

**Description**

Convert the 32-bit floating point value in MRb to a 16-bit integer and round to the nearest even value. The result is stored in MRa.

```
MRa(15:0) = F32TOI16round(MRb);
MRa(31:16) = sign extension of MRa(15);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #0x3FD9 ; MR0(31:16) = 0x3FD9
MMOVXI MR0, #0x999A ; MR0(15:0) = 0x999A
                    ; MR0 = 1.7 (0x3FD9999A)
MF32TOI16R MR1, MR0 ; MR1(15:0) = MF32TOI16round (MR0) = 2 (0x0002)
                    ; MR1(31:16) = Sign extension of MR1(15) = 0x0000
MMOVF32 MR2, #-1.7 ; MR2 = -1.7 (0xBF99999A)
MF32TOI16R MR3, MR2 ; MR3(15:0) = MF32TOI16round (MR2) = -2 (0xFFFFE)
                    ; MR3(31:16) = Sign extension of MR2(15) = 0xFFFF
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MF32TOI32 MRa, MRb****Convert 32-Bit Floating-Point Value to 32-Bit Integer****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 0110 0000
```

**Description**

Convert the 32-bit floating-point value in MRb to a 32-bit integer value and truncate. Store the result in MRa.

```
MRa = F32TOI32(MRb);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example 1**

```
MMOV32 MR2, #11204005.0 ; MR2 = 11204005.0 (0x4B2AF5A5)
MF32TOI32 MR3, MR2 ; MR3 = MF32TOI32(MR2) = 11204005 (0x00AAF5A5)
MMOV32 MR0, #-11204005.0 ; MR0 = -11204005.0 (0xCB2AF5A5)
MF32TOI32 MR1, MR0 ; MR1 = MF32TOI32(MR0) = -11204005 (0xFF550A5B)
```

**Example 2**

```
; Given X, M and B are IQ24 numbers:
; X = IQ24(+2.5) = 0x02800000
; M = IQ24(+1.5) = 0x01800000
; B = IQ24(-0.5) = 0xFF800000
;
; calculate Y = X * M + B
;
; Convert M, X, and B from IQ24 to float
;
_Cla1Task2:
  MI32TOF32 MR0, @_M ; MR0 = 0x4BC00000
  MI32TOF32 MR1, @_X ; MR1 = 0x4C200000
  MI32TOF32 MR2, @_B ; MR2 = 0xCB000000
  MMPYF32 MR0, MR0, #0x3380 ; M = 1/(1*2^24) * iqm = 1.5 (0x3FC00000)
  MMPYF32 MR1, MR1, #0x3380 ; X = 1/(1*2^24) * iqx = 2.5 (0x40200000)
  MMPYF32 MR2, MR2, #0x3380 ; B = 1/(1*2^24) * iqb = -0.5 (0xBF000000)
  MMPYF32 MR3, MR0, MR1 ; M*X
  MADDF32 MR2, MR2, MR3 ; Y=MX+B = 3.25 (0x40500000)
; Convert Y from float32 to IQ24
  MMPYF32 MR2, MR2, #0x4B80 ; Y * 1*2^24
  MF32TOI32 MR2, MR2 ; IQ24(Y) = 0x03400000
  MMOV32 @_Y, MR2 ; store result
  MSTOP ; end of task
```

MF32TOI32 MRa, MRb (continued)

***Convert 32-Bit Floating-Point Value to 32-Bit Integer***

---

**See also**

[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MUI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)

**MF32TOUI16 MRa, MRb**
**Convert 32-Bit Floating-Point Value to 16-bit Unsigned Integer**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 1010 0000
```

**Description**

Convert the 32-bit floating point value in MRb to an unsigned 16-bit integer value and truncate to zero. The result is stored in MRa. To instead round the integer to the nearest even value, use the MF32TOUI16R instruction.

```
MRa(15:0) = F32TOUI16(MRb);
MRa(31:16) = 0x0000;
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ    MR0, #9.0      ; MR0 = 9.0 (0x41100000)
MF32TOUI16 MR1, MR0      ; MR1(15:0) = MF32TOUI16(MR0) = 9 (0x0009)
              ; MR1(31:16) = 0x0000
MMOVIZ    MR2, #-9.0     ; MR2 = -9.0 (0xc1100000)
MF32TOUI16 MR3, MR2      ; MR3(15:0) = MF32TOUI16(MR2) = 0 (0x0000)
              ; MR3(31:16) = 0x0000
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MF32TOUI16R MRa, MRb****Convert 32-Bit Floating-Point Value to 16-bit Unsigned Integer and Round****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 1100 0000
```

**Description**

Convert the 32-bit floating-point value in MRb to an unsigned 16-bit integer and round to the closest even value. The result is stored in MRa. To instead truncate the converted value, use the MF32TOUI16 instruction.

```
MRa(15:0) = MF32TOUI16round(MRb);
MRa(31:16) = 0x0000;
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ      MR0, #0x412C    ; MR0 = 0x412C
MMOVXI      MR0, #0xCCCCD   ; MR0 = 0xCCCCD ; MR0 = 10.8 (0x412CCCCD)
MF32TOUI16R MR1, MR0        ; MR1(15:0) = MF32TOUI16round(MR0) = 11 (0x000B)
                ; MR1(31:16) = 0x0000
MMOVF32     MR2, #-10.8     ; MR2 = -10.8 (0x0xC12CCCCD)
MF32TOUI16R MR3, MR2        ; MR3(15:0) = MF32TOUI16round(MR2) = 0 (0x0000)
                ; MR3(31:16) = 0x0000
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MF32TOUI32 MRa, MRb****Convert 32-Bit Floating-Point Value to 32-Bit Unsigned Integer****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 1010 0000
```

**Description**

Convert the 32-bit floating-point value in MRb to an unsigned 32-bit integer and store the result in MRa.

```
MRa = F32TOUI32(MRb);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #12.5 ; MR0 = 12.5 (0x41480000)
MF32TOUI32 MR0, MR0 ; MR0 = MF32TOUI32 (MR0) = 12 (0x0000000c)
MMOVIZ MR1, #-6.5 ; MR1 = -6.5 (0xc0d00000)
MF32TOUI32 MR2, MR1 ; MR2 = MF32TOUI32 (MR1) = 0.0 (0x00000000)
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MI32TOF32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MUI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)



**MFRACF32 MRa, MRb*****Fractional Portion of a 32-Bit Floating-Point Value*****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 0000 0000
```

**Description**

Returns in MRa the fractional portion of the 32-bit floating-point value in MRb

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR2, #19.625 ; MR2 = 19.625 (0x419D0000)
MFRACF32 MR3, MR2 ; MR3 = MFRACF32(MR2) = 0.625 (0x3F200000)0
```

**MI16TOF32 MRa, MRb****Convert 16-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 1000 0000
```

**Description**

Convert the 16-bit signed integer in MRb to a 32-bit floating-point value and store the result in MRa.

```
MRa = MI16TOF32(MRb);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ    MR0, #0x0000    ; MR0(31:16) = 0.0 (0x0000)
MMOVXI    MR0, #0x0004    ; MR0(15:0) = 4.0 (0x0004)
MI16TOF32 MR1, MR0        ; MR1 = MI16TOF32 (MR0) = 4.0 (0x40800000)
MMOVIZ    MR2, #0x0000    ; MR2(31:16) = 0.0 (0x0000)
MMOVXI    MR2, #0xFFFC    ; MR2(15:0) = -4.0 (0xFFFC)
MI16TOF32 MR3, MR2        ; MR3 = MI16TOF32 (MR2) = -4.0 (0xc0800000)
MSTOP
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MI16TOF32 MRa, mem16****Convert 16-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem16	16-bit source memory location to be converted

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0101 00aa addr
```

**Description**

Convert the 16-bit signed integer indicated by the mem16 pointer to a 32-bit floating-point value and store the result in MRa.

```
MRa = MI16TOF32[mem16];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction:

**Example**

```
; Assume A = 4 (0x0004)
; B = -4 (0xFFFC)
MI16TOF32 MR0, @_A ; MR0 = MI16TOF32(A) = 4.0 (0x40800000)
MI16TOF32 MR1, @_B ; MR1 = MI16TOF32(B) = -4.0 (0xc0800000)
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MUI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MI32TOF32 MRa, mem32**
**Convert 32-Bit Integer to 32-Bit Floating-Point Value**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem32	32-bit memory source for the MMOV32 operation.

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0100 01aa addr
```

**Description**

Convert the 32-bit signed integer indicated by mem32 to a 32-bit floating-point value and store the result in MRa.

```
MRa = MI32TOF32[mem32];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given X, M and B are IQ24 numbers:
; X = IQ24(+2.5) = 0x02800000
; M = IQ24(+1.5) = 0x01800000
; B = IQ24(-0.5) = 0xFF800000
;
; Calculate Y = X * M + B
;
; Convert M, X, and B from IQ24 to float
;
_Cla1Task3:
MI32TOF32 MR0, @_M      ; MR0 = 0x4BC00000
MI32TOF32 MR1, @_X      ; MR1 = 0x4C200000
MI32TOF32 MR2, @_B      ; MR2 = 0xCB000000
MMPYF32 MR0, MR0, #0x3380 ; M = 1/(1*2^24) * iqm = 1.5 (0x3FC00000)
MMPYF32 MR1, MR1, #0x3380 ; X = 1/(1*2^24) * iqx = 2.5 (0x40200000)
MMPYF32 MR2, MR2, #0x3380 ; B = 1/(1*2^24) * iqb = -.5 (0xBF000000)
MMPYF32 MR3, MR0, MR1    ; M*X
MADDF32 MR2, MR2, MR3    ; Y=MX+B = 3.25 (0x40500000)
; Convert Y from float32 to IQ24
MMPYF32 MR2, MR2, #0x4B80 ; Y * 1*2^24
MF32TOI32 MR2, MR2      ; IQ24(Y) = 0x03400000
MMOV32 @_Y, MR2        ; store result
MSTOP                  ; end of task
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)

**MI32TOF32 MRa, MRb****Convert 32-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 1000 0000
```

**Description**

Convert the signed 32-bit integer in MRb to a 32-bit floating-point value and store the result in MRa.

```
MRa = MI32TOF32(MRb);
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR2, #0x1111 ; MR2(31:16) = 4369 (0x1111)
MMOVXI MR2, #0x1111 ; MR2(15:0) = 4369 (0x1111)
                    ; MR2 = +286331153 (0x11111111)
MI32TOF32 MR3, MR2 ; MR3 = MI32TOF32 (MR2) = 286331153.0 (0x4D888888)
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MUI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)

**MLSL32 MRa, #SHIFT****Logical Shift Left****Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
#SHIFT	Number of bits to shift (1 to 32)

**Opcode**

```
LSW: 0000 0000 0shi ftaa
MSW: 0111 1011 1100 0000
```

**Description**

Logical shift-left of MRa by the number of bits indicated. The number of bits can be 1 to 32.

```
MARa(31:0) = Logical Shift Left(MARa(31:0) by #SHIFT bits);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given m2 = (int32)32
; x2 = (int32)64
; b2 = (int32)-128
;
; calculate:
; m2 = m2*2
; x2 = x2*4
; b2 = b2*8
;
_Cla1Task3:
  MMOV32 MR0, @_m2 ; MR0 = 32 (0x00000020)
  MMOV32 MR1, @_x2 ; MR1 = 64 (0x00000040)
  MMOV32 MR2, @_b2 ; MR2 = -128 (0xFFFFF80)
  MLSL32 MR0, #1 ; MR0 = 64 (0x00000040)
  MLSL32 MR1, #2 ; MR1 = 256 (0x00000100)
  MLSL32 MR2, #3 ; MR2 = -1024 (0xFFFFFC00)
  MMOV32 @_m2, MR0 ; Store results
  MMOV32 @_x2, MR1
  MMOV32 @_b2, MR2
  MSTOP ; end of task
```

MLSL32 MRa, #SHIFT (continued)

**Logical Shift Left**

---

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MAND32 MRa, MRb, MRc](#)  
[MLSR32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)

**MLSR32 MRa, #SHIFT****Logical Shift Right****Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
#SHIFT	Number of bits to shift (1 to 32)

**Opcode**

```
LSW: 0000 0000 0shi ftaa
MSW: 0111 1011 1000 0000
```

**Description**

Logical shift-right of MRa by the number of bits indicated. The number of bits can be 1 to 32. Unlike the arithmetic shift (MASR32), the logical shift does not preserve the number's sign bit. Every bit in the operand is moved the specified number of bit positions, and the vacant bit positions are filled in with zeros.

```
MARa(31:0) = Logical Shift Right(MARa(31:0) by #SHIFT bits);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; illustrate the difference between MASR32 and MLSR32
MMOVIZ MR0, #0xAAAA ; MR0 = 0xAAAA5555
MMOVXI MR0, #0x5555
MMOV32 MR1, MR0 ; MR1 = 0xAAAA5555
MMOV32 MR2, MR0 ; MR2 = 0xAAAA5555
MASR32 MR1, #1 ; MR1 = 0xD5552AAA
MLSR32 MR2, #1 ; MR2 = 0x55552AAA
MASR32 MR1, #1 ; MR1 = 0xEAAA9555
MLSR32 MR2, #1 ; MR2 = 0x2AAA9555
MASR32 MR1, #6 ; MR1 = 0xFFAAA555
MLSR32 MR2, #6 ; MR2 = 0x00AAA555
```

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MAND32 MRa, MRb, MRc](#)  
[MLSL32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)  
[MSUB32 MRa, MRb, MRc](#)



**MMACF32 MR3, MR2, MRd, MRe, MRf ||MMOV32 MRa, mem32**
**32-Bit Floating-Point Multiply and Accumulate with Parallel Move**
**Operands**

MR3	floating-point destination/source register MR3 for the add operation
MR2	CLA floating-point source register MR2 for the add operation
MRd	CLA floating-point destination register (MR0 to MR3) for the multiply operation MRd cannot be the same register as MRa
MRe	CLA floating-point source register (MR0 to MR3) for the multiply operation
MRf	CLA floating-point source register (MR0 to MR3) for the multiply operation
MRa	CLA floating-point destination register for the MMOV32 operation (MR0 to MR3). MRa cannot be MR3 or the same register as MRd.
mem32	32-bit source for the MMOV32 operation

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0011 ffee ddaa addr
```

**Description**

Multiply and accumulate the contents of floating-point registers and move from register to memory. The destination register for the MMOV32 cannot be the same as the destination registers for the MMACF32.

```
MR3 = MR3 + MR2;
MRd = MRe * MRf;
MRa = [mem32];
```

**Restrictions**

The destination registers for the MMACF32 and the MMOV32 must be unique. That is, MRa cannot be MR3 and MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMACF32 (add or multiply) generates an underflow condition.
- LVF = 1 if MMACF32 (add or multiply) generates an overflow condition.

MMOV32 sets the NF and ZF flags as follows:

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0) { ZF = 1; NF = 0; }
```

**Pipeline**

MMACF32 and MMOV32 complete in a single cycle.

**MMACF32 MR3, MR2, MRd, MRe, MRf ||MMOV32 MRa, mem32 (continued)**
**32-Bit Floating-Point Multiply and Accumulate with Parallel Move**
**Example 1**

```

; Perform 5 multiply and accumulate operations:
;
; X and Y are 32-bit floating-point arrays
;
; 1st multiply: A = X0 * Y0
; 2nd multiply: B = X1 * Y1
; 3rd multiply: C = X2 * Y2
; 4th multiply: D = X3 * Y3
; 5th multiply: E = X3 * Y3
;
; Result = A + B + C + D + E
;
_Cla1Task1:
  MMOV16 MAR0, #_X          ; MAR0 points to X array
  MMOV16 MAR1, #_Y          ; MAR1 points to Y array
  MNOP                      ; Delay for MAR0, MAR1 load
  MNOP                      ; Delay for MAR0, MAR1 load
  ; <-- MAR0 valid
  MMOV32 MR0, *MAR0[2]++    ; MR0 = X0, MAR0 += 2
  ; <-- MAR1 valid
  MMOV32 MR1, *MAR1[2]++    ; MR1 = Y0, MAR1 += 2
  MMPYF32 MR2, MR0, MR1    ; MR2 = A = X0 * Y0
  || MMOV32 MR0, *MAR0[2]++  ; In parallel MR0 = X1, MAR0 += 2
  MMOV32 MR1, *MAR1[2]++    ; MR1 = Y1, MAR1 += 2
  MMPYF32 MR3, MR0, MR1    ; MR3 = B = X1 * Y1
  || MMOV32 MR0, *MAR0[2]++  ; In parallel MR0 = X2, MAR0 += 2
  MMOV32 MR1, *MAR1[2]++    ; MR1 = Y2, MAR2 += 2
  MMACF32 MR3, MR2, MR2, MR0, MR1 ; MR3 = A + B, MR2 = C = X2 * Y2
  || MMOV32 MR0, *MAR0[2]++  ; In parallel MR0 = X3
  MMOV32 MR1, *MAR1[2]++    ; MR1 = Y3 M
  MACF32 MR3, MR2, MR2, MR0, MR1 ; MR3 = (A + B) + C, MR2 = D = X3 * Y3
  || MMOV32 MR0, *MAR0      ; In parallel MR0 = X4
  MMOV32 MR1, *MAR1        ; MR1 = Y4
  MMPYF32 MR2, MR0, MR1    ; MR2 = E = X4 * Y4
  || MADD32 MR3, MR3, MR2   ; in parallel MR3 = (A + B + C) + D
  MADD32 MR3, MR3, MR2     ; MR3 = (A + B + C + D) + E
  MMOV32 @_Result, MR3     ; Store the result
  MSTOP                    ; end of task

```

**MMACF32 MR3, MR2, MRd, MRe, MRf ||MMOV32 MRa, mem32 (continued)**
**32-Bit Floating-Point Multiply and Accumulate with Parallel Move**
**Example 2**

```

; sum = X0*B0 + X1*B1 + X2*B2 + Y1*A1 + Y2*B2
;
;
;   X2 = X1
;   X1 = X0
;   Y2 = Y1 ; Y1 = sum
;
_ClaTask2:
  MMOV32    MR0, @_B2      ; MR0 = B2
  MMOV32    MR1, @_X2      ; MR1 = X2
  MMPYF32   MR2, MR1, MR0 ; MR2 = X2*B2
  || MMOV32 MR0, @_B1      ; MR0 = B1
  MMOV32    MR1, @_X1      ; MR1 = X1, X2 = X1
  MMPYF32   MR3, MR1, MR0 ; MR3 = X1*B1
  || MMOV32 MR0, @_B0      ; MR0 = B0
  MMOV32    MR1, @_X0      ; MR1 = X0, X1 = X0
; MR3 = X1*B1 + X2*B2, MR2 = X0*B0
; MR0 = A2
; MMACF32 MR3, MR2, MR2, MR1, MR0
|| MMOV32 MR0, @_A2 M

  MOV32 MR1, @_Y2          ; MR1 = Y2
; MR3 = X0*B0 + X1*B1 + X2*B2, MR2 = Y2*A2
; MR0 = A1
; MMACF32 MR3, MR2, MR2, MR1, MR0
|| MMOV32 MR0, @_A1
  MMOV32    MR1, @_Y1      ; MR1 = Y1, Y2 = Y1
  MADDF32   MR3, MR3, MR2  ; MR3 = Y2*A2 + X0*B0 + X1*B1 + X2*B2
  || MMPYF32 MR2, MR1, MR0 ; MR2 = Y1*A1
  MADDF32   MR3, MR3, MR2  ; MR3 = Y1*A1 + Y2*A2 + X0*B0 + X1*B1 + X2*B2
  MMOV32    @_Y1, MR3      ; Y1 = MR3
  MSTOP
; end of task

```

**See also**
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)

**MMAXF32 MRa, MRb**
**32-Bit Floating-Point Maximum**
**Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 0010 0000
```

**Description**

```
if(MRa < MRb) MRa = MRb;
```

Special cases for the output from the MMAXF32 operation:

- NaN output is converted to infinity
- A denormalized output is converted to positive zero.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The ZF and NF flags are configured on the result of the operation, not the result stored in the destination register.

```
if(MRa == MRb) {ZF=1; NF=0;}
if(MRa > MRb) {ZF=0; NF=0;}
if(MRa < MRb) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example 1**

```
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #-2.0 ; MR1 = -2.0 (0xC0000000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBF000000)
MMAXF32 MR2, MR1 ; MR2 = -1.5, ZF = NF = 0
MMAXF32 MR1, MR2 ; MR1 = -1.5, ZF = 0, NF = 1
MMAXF32 MR2, MR0 ; MR2 = 5.0, ZF = 0, NF = 1
MAXF32 MR0, MR2 ; MR2 = 5.0, ZF = 1, NF = 0
```

**MMAXF32 MRa, MRb (continued)**
**32-Bit Floating-Point Maximum**
**Example 2**

```

; X is an array of 32-bit floating-point values
; Find the maximum value in an array X
; and store the value in Result
;
;
_Cla1Task1:
  MMOVI16   MAR1, #_X           ; Start address
  MUI16TOF32 MR0, @_len        ; Length of the array
  MNOP      ; delay for MAR1 load
  MNOP      ; delay for MAR1 load
  MMOV32    MR1, *MAR1[2]++     ; MR1 = X0
LOOP
  MMOV32    MR2, *MAR1[2]++     ; MR2 = next element
  MMAXF32   MR1, MR2           ; MR1 = MAX(MR1, MR2)
  MADDF32   MR0, MR0, #-1.0    ; Decrement the counter
  MCMPPF32  MR0 #0.0          ; Set/clear flags for MBCNDD
  MNOP
  MNOP
  MNOP
  MBCNDD    LOOP, NEQ          ; Branch if not equal to zero
  MMOV32    @_Result, MR1      ; Always executed
  MNOP      ; Always executed
  MNOP      ; Always executed
  MSTOP

```

**See also**

[MCMPPF32 MRa, MRb](#)  
[MCMPPF32 MRa, #16FHi](#)  
[MMAXF32 MRa, #16FHi](#)  
[MMINF32 MRa, MRb](#)  
[MMINF32 MRa, #16FHi](#)

**MMAXF32 MRa, #16FHi**
**32-Bit Floating-Point Maximum**
**Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1001 0000 00aa
```

**Description**

Compare MRa with the floating-point value represented by the immediate operand. If the immediate value is larger, then load the value into MRa.

```
if(MRa < #16FHi:0) MRa = #16FHi:0;
```

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. This addressing mode is most useful for constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, -1.5 can be represented as #-1.5 or #0xBFC0.

Special cases for the output from the MMAXF32 operation:

- NaN output is converted to infinity
- A denormalized output is converted to positive zero.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The ZF and NF flags are configured on the result of the operation, not the result stored in the destination register.

```
if(MRa == #16FHi:0) {ZF=1; NF=0;}
if(MRa > #16FHi:0) {ZF=0; NF=0;}
if(MRa < #16FHi:0) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #4.0 ; MR1 = 4.0 (0x40800000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBFC00000)
MMAXF32 MR0, #5.5 ; MR0 = 5.5, ZF = 0, NF = 1
MMAXF32 MR1, #2.5 ; MR1 = 4.0, ZF = 0, NF = 0
MMAXF32 MR2, #-1.0 ; MR2 = -1.0, ZF = 0, NF = 1
MMAXF32 MR2, #-1.0 ; MR2 = -1.5, ZF = 1, NF = 0
```

MMAXF32 MRa, #16FHi (continued)

***32-Bit Floating-Point Maximum***

---

**See also**

[MMAXF32 MRa, MRb](#)  
[MMINF32 MRa, MRb](#)  
[MMINF32 MRa, #16FHi](#)

**MMINF32 MRa, MRb**
**32-Bit Floating-Point Minimum**
**Operands**

MRa	CLA floating-point source/destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 0100 0000
```

**Description**

```
if(MRa > MRb) MRa = MRb;
```

Special cases for the output from the MMINF32 operation:

- NaN output is converted to infinity
- A denormalized output is converted to positive zero.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The ZF and NF flags are configured on the result of the operation, not the result stored in the destination register.

```
if(MRa == MRb) {ZF=1; NF=0;}
if(MRa > MRb) {ZF=0; NF=0;}
if(MRa < MRb) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example 1**

```
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #4.0 ; MR1 = 4.0 (0x40800000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBFC00000)
MMINF32 MR0, MR1 ; MR0 = 4.0, ZF = 0, NF = 0
MMINF32 MR1, MR2 ; MR1 = -1.5, ZF = 0, NF = 0
MMINF32 MR2, MR1 ; MR2 = -1.5, ZF = 1, NF = 0
MMINF32 MR1, MR0 ; MR2 = -1.5, ZF = 0, NF = 1
```



**MMINF32 MRa, MRb (continued)**
**32-Bit Floating-Point Minimum**
**Example 2**

```

;
; X is an array of 32-bit floating-point values
; Find the minimum value in an array X
; and store the value in Result
;
;
_Cla1Task1:
MMOV16   MAR1,#_X           ; Start address
MUI16TOF32 MR0, @_len      ; Length of the array
MNOP                    ; delay for MAR1 load
MNOP                    ; delay for MAR1 load
MMOV32   MR1, *MAR1[2]++   ; MR1 = X0
LOOP
MMOV32   MR2, *MAR1[2]++   ; MR2 = next element
MMINF32  MR1, MR2          ; MR1 = MAX(MR1, MR2)
MADDF32  MR0, MR0, #-1.0   ; Decrement the counter
MCMPPF32 MR0 #0.0         ; Set/clear flags for MBCNDD
MNOP
MNOP
MNOP
MBCNDD   LOOP, NEQ        ; Branch if not equal to zero
MMOV32   @_Result, MR1    ; Always executed
MNOP                    ; Always executed
MNOP                    ; Always executed
MSTOP
; End of task

```

**See also**

[MMAXF32 MRa, MRb](#)  
[MMAXF32 MRa, #16FHi](#)  
[MMINF32 MRa, #16FHi](#)

**MMINF32 MRa, #16FHi****32-Bit Floating-Point Minimum****Operands**

MRa	floating-point source/destination register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1001 0100 00aa
```

**Description**

Compare MRa with the floating-point value represented by the immediate operand. If the immediate value is smaller, then load the value into MRa.

```
if(MRa > #16FHi:0) MRa = #16FHi:0;
```

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. This addressing mode is most useful for constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, -1.5 can be represented as #-1.5 or #0xBFC0.

Special cases for the output from the MMINF32 operation:

- NaN output is converted to infinity
- A denormalized output is converted to positive zero.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The ZF and NF flags are configured on the result of the operation, not the result stored in the destination register.

```
if(MRa == #16FHi:0) {ZF=1; NF=0;}
if(MRa > #16FHi:0) {ZF=0; NF=0;}
if(MRa < #16FHi:0) {ZF=0; NF=1;}
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #4.0 ; MR1 = 4.0 (0x40800000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBFC00000)
MMINF32 MR0, #5.5 ; MR0 = 5.0, ZF = 0, NF = 1
MMINF32 MR1, #2.5 ; MR1 = 2.5, ZF = 0, NF = 0
MMINF32 MR2, #-1.0 ; MR2 = -1.5, ZF = 0, NF = 1
MMINF32 MR2, #-1.5 ; MR2 = -1.5, ZF = 1, NF = 0
```

MMINF32 MRa, #16FHi (continued)

***32-Bit Floating-Point Minimum***

---

**See also**

[MMAXF32 MRa, #16FHi](#)  
[MMAXF32 MRa, MRb](#)  
[MMINF32 MRa, MRb](#)

**MMOV16 MARx, MRa, #16I****Load the Auxiliary Register with MRa + 16-bit Immediate Value****Operands**

MARx	Auxiliary register MAR0 or MAR1
MRa	CLA Floating-point register (MR0 to MR3)
#16I	16-bit immediate value

**Opcode**

```
LSW: IIII IIII IIII IIII (opcode of MMOV16 MAR0, MRa, #16I)
MSW: 0111 1111 1101 00AA
LSW: IIII IIII IIII IIII (opcode of MMOV16 MAR1, MRa, #16I)
MSW: 0111 1111 1111 00AA
```

**Description**

Load the auxiliary register, MAR0 or MAR1, with MRa(15:0) + 16-bit immediate value. Refer to the Pipeline section for important information regarding this instruction.

```
MARX = MRa(15:0) + #16I;
```

**Flags**

This instruction does not modify flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction. The load of MAR0 or MAR1 occurs in the EXE phase of the pipeline. Any post increment of MAR0 or MAR1 using indirect addressing occurs in the D2 phase of the pipeline. Therefore, the following applies when loading the auxiliary registers:

- **I1 and I2**

The two instructions following MMOV16 use MAR0 or MAR1 before the update occurs. Thus, these two instructions use the old value of MAR0 or MAR1.

- **I3**

Loading of an auxiliary register occurs in the EXE phase while updates due to post-increment addressing occur in the D2 phase. Thus, I3 cannot use the auxiliary register or there is a conflict. In the case of a conflict, the update due to address-mode post increment wins and the auxiliary register is not updated with #\_X.

- **I4**

Starting with the 4th instruction, MAR0 or MAR1 is the new value loaded with MMOV16.

```
; Assume MAR0 is 50, MR0 is 10, and #_X is 20
MMOV16 MAR0, MR0, #_X ; Load MAR0 with address of x (20) + MR0 (10)
<Instruction 1> ; I1 Uses the old value of MAR0 (50)
<Instruction 2> ; I2 Uses the old value of MAR0 (50)
<Instruction 3> ; I3 Cannot use MAR0
<Instruction 4> ; I4 Uses the new value of MAR0 (30)
<Instruction 5> ; I5
```

**MMOV16 MARx, MRa, #16l (continued)**
**Load the Auxiliary Register with MRa + 16-bit Immediate Value**
**Table 7-16. Pipeline Activity for MMOV16 MARx, MRa , #16l**

Instruction	F1	F2	D1	D2	R1	R2	E	W
MMOV16 MAR0, MR0, #_X	MMOV16							
I1	I1	MMOV16						
I2	I2	I1	MMOV16					
I3	I3	I2	I1	MMOV16				
I4	I4	I3	I2	I1	MMOV16			
I5	I5	I4	I3	I2	I1	MMOV16		
I6	I6	I5	I4	I3	I2	I1	MMOV16	

**Example 1**

```

; Calculate an offset into a sin/cos table
;
;_Cla1Task1:
  MMOV32 MR0,@_rad           ; MR0 = rad
  MMOV32 MR1,@_TABLE_SIZEdivTwoPi ; MR1 = TABLE_SIZE/(2*Pi)
  MMPYF32 MR1,MR0,MR1       ; MR1 = rad* TABLE_SIZE/(2*Pi)
|| MMOV32 MR2,@_TABLE_MASK   ; MR2 = TABLE_MASK
  MF32TOI32 MR3,MR1         ; MR3 = K=int(rad*TABLE_SIZE/(2*Pi))
  MAND32 MR3,MR3,MR2       ; MR3 = K & TABLE_MASK
  ML32 MR3,#1              ; MR3 = K * 2
  MMOV16 MAR0,MR3,#_Cos0   ; MAR0 K*2+addr of table.Cos0
  MFRACF32 MR1,MR1         ; I1
  MMOV32 MR0,@_TwoPivTABLE_SIZE ; I2
  MMPYF32 MR1,MR1,MR0      ; I3
|| MMOV32 MR0,@_Coef3
  MMOV32 MR2,*MAR0[#-64]++ ; MR2 = *MAR0, MAR0 += (-64)
  ...
  ...
  MSTOP ; end of task

```

**MMOV16 MARx, MRa, #16l (continued)**
**Load the Auxiliary Register with MRa + 16-bit Immediate Value**
**Example 2**

```

; This task logs the last NUM_DATA_POINTS
; ADCRESULT1 values in the array VoltageCLA
;
; when the last element in the array has been
; filled, the task goes back to the
; the first element.
;
; Before starting the ADC conversions, force
; Task 8 to initialize the ConversionCount to zero
;
; The ADC is set to sample (acquire) for 15 SYSCLK cycles
; or 75ns. After the capacitor has captured the analog
; value, the ADC triggers this task early.
; It takes 10.5 ADCCLKs to complete a conversion,
; the ADCCLK being SYSCLK/4
;   T_sys = 1/200MHz = 5ns
;   T_adc = 4*T_sys = 20ns
; The ADC takes 10.5 * 4 or 42 SYSCLK cycles to complete
; a conversion. The ADC result register can be read on the
; 36th instruction after the task begins.
;
_Cla1Task2:
    .asg          0, N
    .loop
    MNOP
    result
    .eval        N + 1, N
    .break      N = 28
    .endloop
    MMOVZ16     MR0, @_ConversionCount           ;I29 Current Conversion
    MMOV16     MAR1, MR0, #_VoltageCLA         ;I30 Next array location
    MUI16TOF32 MR0, MR0                        ;I31 Convert count to float32
    MADDF32    MR0, MR0, #1.0                  ;I32 Add 1 to conversion count
    MCMPF32    MR0, #NUM_DATA_POINTS.0        ;I33 Compare count to max
    MF32TOUI16 MR0, MR0                        ;I34 Convert count to Uint16
    MNOP
    result
    MMOVZ16     MR2, @_AdcaResultRegs.ADCRESULT1 ;I36 Read ADCRESULT1
    MMOV16     *MAR1, MR2                       ; Store ADCRESULT1
    MBCNDD     _RestartCount, GEQ              ; If count >= NUM_DATA_POINTS
    MMOVIZ     MR1, #0.0                       ; Always executed: MR1=0
    MNOP
    MNOP
    MMOV16     @_ConversionCount, MR0          ; If branch not taken
    MSTOP
    result
    _RestartCount
    MMOV16     @_ConversionCount, MR1          ; If branch taken, restart
    count
    MSTOP
    result
; This task initializes the ConversionCount
; to zero
;
_Cla1Task8:
    MMOVIZ     MR0, #0.0
    MMOV16     @_ConversionCount, MR0
    MSTOP
_Cla1Task8End:

```

**MMOV16 MARx, mem16****Load MAR1 with 16-bit Value****Operands**

MARx	CLA auxiliary register MAR0 or MAR1
mem16	16-bit destination memory accessed using one of the available addressing modes

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm (Opcode for MMOV16 MAR0, mem16)
MSW: 0111 0110 0000 addr
LSW: mmmm mmmm mmmm mmmm (Opcode for MMOV16 MAR1, mem16)
MSW: 0111 0110 0100 addr
```

**Description**

Load MAR0 or MAR1 with the 16-bit value pointed to by mem16. Refer to the Pipeline section for important information regarding this instruction.

```
MAR1 = [mem16];
```

**Flags**

No flags MSTF flags are affected.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction. The load of MAR0 or MAR1 occurs in the EXE phase of the pipeline. Any post increment of MAR0 or MAR1 using indirect addressing occurs in the D2 phase of the pipeline. Therefore, the following applies when loading the auxiliary registers:

- **I1 and I2**

The two instructions following MMOV16 use MAR0 or MAR1 before the update occurs. Thus, these two instructions use the old value of MAR0 or MAR1.

- **I3**

Loading of an auxiliary register occurs in the EXE phase while updates due to post-increment addressing occur in the D2 phase. Thus, I3 cannot use the auxiliary register or there is a conflict. In the case of a conflict, the update due to address-mode post increment, the auxiliary register is not updated with #\_X.

- **I4**

Starting with the 4th instruction, MAR0 or MAR1 is the new value loaded with MMOV16.

```
; Assume MAR0 is 50 and @_X is 20
MMOV16 MAR0, @_X ; Load MAR0 with the contents of x (20)
<Instruction 1> ; I1 Uses the old value of MAR0 (50)
<Instruction 2> ; I2 Uses the old value of MAR0 (50)
<Instruction 3> ; I3 Cannot use MAR0
<Instruction 4> ; I4 Uses the new value of MAR0 (20)
<Instruction 5> ; I5
....
```

**MMOV16 MARx, mem16 (continued)**
**Load MAR1 with 16-bit Value**
**Table 7-17. Pipeline Activity for MMOV16 MAR0/MAR1, mem16**

Instruction	F1	F2	D1	D2	R1	R2	E	W
MMOV16 MAR0, @_X	MMOV16							
I1	I1	MMOV16						
I2	I2	I1	MMOV16					
I3	I3	I2	I1	MMOV16				
I4	I4	I3	I2	I1	MMOV16			
I5	I5	I4	I3	I2	I1	MMOV16		
I6	I6	I5	I4	I3	I2	I1	MMOV16	



**MMOV16 MARx, mem16 (continued)****Load MAR1 with 16-bit Value****Example**

```

; This task logs the last NUM_DATA_POINTS
; ADCRESULT1 values in the array VoltageCLA
;
; when the last element in the array has been
; filled, the task goes back to the
; the first element.
;
; Before starting the ADC conversions, force
; Task 8 to initialize the ConversionCount to zero
;
; The ADC is set to sample (acquire) for 15 SYSCLK cycles
; or 75ns. After the capacitor has captured the analog
; value, the ADC triggers this task early.
; It takes 10.5 ADCCLKs to complete a conversion,
; the ADCCLK being SYSCLK/4
;   T_sys = 1/200MHz = 5ns
;   T_adc = 4*T_sys = 20ns
; The ADC takes 10.5 * 4 or 42 SYSCLK cycles to complete
; a conversion. The ADC result register can be read on the
; 36th instruction after the task begins.
;
;_ClatTask2:
;   .asg      0, N
;   .loop
;   MNOP
;I1 - I28 wait till I36 to read result
;   .eval    N + 1, N
;   .break   N = 28
;   .endloop
;MMOVZ16   MR0, @_ConversionCount           ;I29 Current Conversion
;MMOV16    MAR1, MR0, #_VoltageCLA         ;I30 Next array location
;MUI16TOF32 MR0, MR0                       ;I31 Convert count to float32
;MADDF32   MR0, MR0, #1.0                  ;I32 Add 1 to conversion count
;MCMPPF32  MR0, #NUM_DATA_POINTS.0        ;I33 Compare count to max
;MF32TOUI16 MR0, MR0                       ;I34 Convert count to Uint16
;MNOP                                           ;I35 wait until I36 to read
;result
;MMOVZ16   MR2, @_AdcaResultRegs.ADCRESULT1 ;I36 Read ADCRESULT1
;MMOV16    *MAR1, MR2                       ; Store ADCRESULT1
;MBCNDD    _RestartCount, GEQ              ; If count >= NUM_DATA_POINTS
;MMOVIZ    MR1, #0.0                        ; Always executed: MR1=0
;MNOP
;MNOP
;MMOV16    @_ConversionCount, MR0          ; If branch not taken
;MSTOP                                           ; store current count
;_RestartCount
;MMOV16    @_ConversionCount, MR1          ; If branch taken, restart
;count
;MSTOP                                           ; end of task
; This task initializes the ConversionCount
; to zero
;
;_ClatTask8:
;   MMOVIZ    MR0, #0.0
;   MMOV16    @_ConversionCount, MR0
;   MSTOP
;_Clat8End:

```

**MMOV16 mem16, MARx**
***Move 16-Bit Auxiliary Register Contents to Memory***
**Operands**

mem16	16-bit destination memory accessed using one of the available addressing modes
MARx	CLA auxiliary register MAR0 or MAR1

**Opcode**

```

LSW: mmmm mmmm mmmm mmmm (Opcode for MMOV16 mem16, MAR0)
MSW: 0111 0110 1000 addr
LSW: mmmm mmmm mmmm mmmm (Opcode for MMOV16 mem16, MAR1)
MSW: 0111 0110 1100 addr
  
```

**Description**

Store the contents of MAR0 or MAR1 in the 16-bit memory location pointed to by mem16.

```
[mem16] = MAR0;
```

**Flags**

No flags MSTF flags are affected.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**MMOV16 mem16, MRa*****Move 16-Bit Floating-Point Register Contents to Memory*****Operands**

mem16	16-bit destination memory accessed using one of the available addressing modes
MRa	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0101 11aa addr
```

**Description**

Move 16-bit value from the lower 16-bits of the floating-point register (MRa(15:0)) to the location pointed to by mem16.

```
[mem16] = MRa(15:0);
```

**Flags**

No flags MSTF flags are affected.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

MMOV16 mem16, MRa (continued)

### Move 16-Bit Floating-Point Register Contents to Memory

#### Example

```

; This task logs the last NUM_DATA_POINTS
; ADCRESULT1 values in the array VoltageCLA
;
; when the last element in the array has been
; filled, the task goes back to the
; the first element.
;
; Before starting the ADC conversions, force
; Task 8 to initialize the ConversionCount to zero
;
; The ADC is set to sample (acquire) for 15 SYSCLK cycles
; or 75ns. After the capacitor has captured the analog
; value, the ADC triggers this task early.
; It takes 10.5 ADCCLKs to complete a conversion,
; the ADCCLK being SYSCLK/4
;   T_sys = 1/200MHz = 5ns
;   T_adc = 4*T_sys = 20ns
; The ADC takes 10.5 * 4 or 42 SYSCLK cycles to complete
; a conversion. The ADC result register can be read on the
; 36th instruction after the task begins.
;
_Cla1Task2:
    .asg      0, N
    .loop
    MNOP
;I1 - I28 wait till I36 to read result
    .eval    N + 1, N
    .break   N = 28
    .endloop
    MMOVZ16  MR0, @_ConversionCount           ;I29 Current Conversion
    MMOV16   MAR1, MR0, #_VoltageCLA         ;I30 Next array location
    MUI16TOF32 MR0, MR0                     ;I31 Convert count to float32
    MADDF32  MR0, MR0, #1.0                 ;I32 Add 1 to conversion count
    MCMPPF32 MR0, #NUM_DATA_POINTS.0       ;I33 Compare count to max
    MF32TOUI16 MR0, MR0                    ;I34 Convert count to Uint16
    MNOP                                          ;I35 wait till I36 to read
result
    MMOVZ16  MR2, @_AdcaResultRegs.ADCRESULT1 ;I36 Read ADCRESULT1
    MMOV16   *MAR1, MR2                     ; Store ADCRESULT1
    MBCNDD   _RestartCount, GEQ             ; If count >= NUM_DATA_POINTS
    MMOVIZ   MR1, #0.0                      ; Always executed: MR1=0
    MNOP
    MNOP
    MMOV16   @_ConversionCount, MR0         ; If branch not taken
    MSTOP                                         ; store current count
_RestartCount
    MMOV16   @_ConversionCount, MR1         ; If branch taken, restart
count
    MSTOP                                         ; end of task
; This task initializes the ConversionCount
; to zero
;
_Cla1Task8:
    MMOVIZ   MR0, #0.0
    MMOV16   @_ConversionCount, MR0
    MSTOP
_Cla1Task8End:

```

#### See also

[MMOVIZ MRa, #16FHi](#)  
[MMOVXI MRa, #16FLoHex](#)

**MMOV32 mem32, MRa*****Move 32-Bit Floating-Point Register Contents to Memory*****Operands**

MRa	floating-point register (MR0 to MR3)
mem32	32-bit destination memory accessed using one of the available addressing modes

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0100 11aa addr
```

**Description**

Move from MRa to 32-bit memory location indicated by mem32.

```
[mem32] = MRa;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

No flags affected.

**Pipeline**

This is a single-cycle instruction.

## MMOV32 mem32, MRa (continued)

**Move 32-Bit Floating-Point Register Contents to Memory****Example**

```

; Perform 5 multiply and accumulate operations:
;
; X and Y are 32-bit floating-point arrays;
; 1st multiply: A = X0 * Y0
; 2nd multiply: B = X1 * Y1
; 3rd multiply: C = X2 * Y2
; 4th multiply: D = X3 * Y3
; 5th multiply: E = X3 * Y3;
; Result = A + B + C + D + E
;
_Cla1Task1:
    MMOVI16    MAR0, #_X          ; MAR0 points to X array
    MMOVI16    MAR1, #_Y          ; MAR1 points to Y array
    MNOP
    MNOP
    ; Delay for MAR0, MAR1 load
    ; Delay for MAR0, MAR1 load
    ; <-- MAR0 valid
    MMOV32     MR0, *MAR0[2]++    ; MR0 = X0, MAR0 += 2
    ; <-- MAR1 valid
    MMOV32     MR1, *MAR1[2]++    ; MR1 = Y0, MAR1 += 2
    MMPYF32    MR2, MR0, MR1      ; MR2 = A = X0 * Y0
    || MMOV32  MR0, *MAR0[2]++    ; In parallel MR0 = X1, MAR0 += 2
    MMOV32     MR1, *MAR1[2]++    ; MR1 = Y1, MAR1 += 2
    MMPYF32    MR3, MR0, MR1      ; MR3 = B = X1 * Y1
    || MMOV32  MR0, *MAR0[2]++    ; In parallel MR0 = X2, MAR0 += 2
    MMOV32     MR1, *MAR1[2]++    ; MR1 = Y2, MAR2 += 2
    MMACF32    MR3, MR2, MR2, MR0, MR1 ; MR3 = A + B, MR2 = C = X2 * Y2
    || MMOV32  MR0, *MAR0[2]++    ; In parallel MR0 = X3
    MMOV32     MR1, *MAR1[2]++    ; MR1 = Y3
    MMACF32    MR3, MR2, MR2, MR0, MR1 ; MR3 = (A + B) + C, MR2 = D = X3 *
Y3
    || MMOV32  MR0, *MAR0          ; In parallel MR0 = X4
    MMOV32     MR1, *MAR1          ; MR1 = Y4
    MMPYF32    MR2, MR0, MR1      ; MR2 = E = X4 * Y4
    || MADD32  MR3, MR3, MR2      ; in parallel MR3 = (A + B + C) + D
    MADD32    MR3, MR3, MR2      ; MR3 = (A + B + C + D) + E
    MMOV32     @_Result, MR3      ; Store the result
; end of task

```

**See also**
[MMOV32 mem32, MSTF](#)

**MMOV32 mem32, MSTF****Move 32-Bit MSTF Register to Memory****Operands**

MSTF	Floating-point status register
mem32	32-bit destination memory

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0111 0100 addr
```

**Description**

Copy the CLA floating-point status register, MSTF, to memory.

```
[mem32] = MSTF;
```

**Flags**

This instruction does not modify flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

One of the uses of this instruction is to save off the return PC (RPC) prior to calling a function. The decision to jump to a function is made when the MCCNDD is in the decode2 (D2) phase of the pipeline; the RPC is also updated in this phase. The actual jump occurs 3 cycles later when MCCNDD enters the execution (E) phase. You must save the old RPC before MCCNDD updates in the D2 phase; that is, save MSTF 3 instructions prior to the function call.

**Example**

The following example illustrates the pipeline flow for the context save (of the flags and RPC) prior to a function call. The first column in the comments shows the pipeline stages for the MMOV32 instruction while the second column pertains to the MCCNDD instruction.

```
MMOV32 @_temp, MSTF ; D2 | |
MNOP                ; R1 | F1 | MCCNDD is fetched
MNOP                ; R2 | F2 |
MNOP                ; E  | D1 |
MCCNDD _bar, UNC    ; W  | D2 | old RPC written to memory,
                   ;   |   | RPC updated with MPC+1
MNOP                ;   | R1 |
MNOP                ;   | R2 |
MNOP                ;   | E  | execution branches to _bar
```

**See also**

[MMOV32 mem32, MRa](#)

**MMOV32 MRa, mem32 {, CNDF}**
**Conditional 32-Bit Move**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes
CNDF	Optional condition

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 00cn dfaa addr
```

**Description**

If the condition is true, then move the 32-bit value referenced by mem32 to the floating-point register indicated by MRa.

```
if (CNDF == TRUE) MRa = [mem32];
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

```
if(CNDF == UNCF)
{
  NF = MRa(31);
  ZF = 0;
  if(MRa(30:23) == 0) { ZF = 1; NF = 0; }
}
else No flags modified;
```



**MMOV32 MRa, mem32 {, CNDF} (continued)**
**Conditional 32-Bit Move**


---

**Pipeline**

This is a single-cycle instruction.

**Example**

```

; Given A, B, X, M1 and M2 are 32-bit floating-point numbers
;
; if(A == B) calculate Y = X*M1
; if(A! = B) calculate Y = X*M2
;
_Cla1Task5:
    MMOV32    MR0, @_A
    MMOV32    MR1, @_B
    MCMPF32   MR0, MR1
    MMOV32    MR2, @_M1, EQ ; if A == B, MR2 = M1
                    ; Y = M1*X
    MMOV32    MR2, @_M2, NEQ ; if A! = B, MR2 = M2
                    ; Y = M2*X

    MMOV32    MR3, @_X
    MMPYF32   MR3, MR2, MR3 ; Calculate Y
    MMOV32    @_Y, MR3      ; Store Y
    MSTOP
    ; end of task
    
```

**See also**

[MMOV32 MRa, MRb {, CNDF}](#)  
[MMOVD32 MRa, mem32](#)

**MMOV32 MRa, MRb {, CNDF}**
**Conditional 32-Bit Move**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
CNDF	Optional condition

**Opcode**

```
LSW: 0000 0000 cndf bbaa
MSW: 0111 1010 1100 0000
```

**Description**

If the condition is true, then move the 32-bit value in MRb to the floating-point register indicated by MRa.

```
if (CNDF == TRUE) MRa = MRb;
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF, and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

```
if(CNDF == UNCF)
{
  NF = MRa(31); ZF = 0;
  if(MRa(30:23) == 0) {ZF = 1; NF = 0;}
}
else No flags modified;
```

**MMOV32 MRa, MRb {, CNDF} (continued)**
**Conditional 32-Bit Move**


---

**Pipeline**

This is a single-cycle instruction.

**Example**

```

; Given: X = 8.0
;         Y = 7.0
;         A = 2.0
;         B = 5.0
; _ClTask1
MMOV32 MR3, @_X      ; MR3 = X = 8.0
MMOV32 MR0, @_Y      ; MR0 = Y = 7.0
MMAXF32 MR3, MR0     ; ZF = 0, NF = 0, MR3 = 8.0
MMOV32 MR1, @_A, GT  ; true, MR1 = A = 2.0
MMOV32 MR1, @_B, LT  ; false, does not load MR1
MMOV32 MR2, MR1, GT  ; true, MR2 = MR1 = 2.0
MMOV32 MR2, MR0, LT  ; false, does not load MR2
MSTOP
    
```

**See also**

[MMOV32 MRa, mem32 {,CNDF}](#)

**MMOV32 MSTF, mem32**
***Move 32-Bit Value from Memory to the MSTF Register***
**Operands**

MSTF	CLA status register
mem32	32-bit source memory location

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0111 0000 addr
```

**Description**

Move from memory to the CLA's status register MSTF. This instruction is most useful when nesting function calls (using MCCNDD).

```
MSTF = [mem32];
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	Yes	Yes	Yes	Yes	Yes

Loading the status register can overwrite all flags and the RPC field. The MEALLOW field is not affected.

**Pipeline**

This is a single-cycle instruction.

**See also**

[MMOV32 mem32, MSTF](#)

**MMOVD32 MRa, mem32****Move 32-Bit Value from Memory with Data Copy****Operands**

MRa	CLA floating-point register (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0100 00aa addr
```

**Description**

Move the 32-bit value referenced by mem32 to the floating-point register indicated by MRa.

```
MRa = [mem32];
[mem32+2] = [mem32];
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0){ ZF = 1; NF = 0; }
```

**Pipeline**

This is a single-cycle instruction.

**MMOVD32 MRa, mem32 (continued)**
**Move 32-Bit Value from Memory with Data Copy**
**Example**

```

; sum = X0*B0 + X1*B1 + X2*B2 + Y1*A1 + Y2*B2
;
;
;   X2 = X1
;   X1 = X0
;   Y2 = Y1
;   Y1 = sum
;
;
;_Cla1Task2:
;   MMOV32 MR0, @_B2      ; MR0 = B2
;   MMOV32 MR1, @_X2      ; MR1 = X2
;   MPPYF32 MR2, MR1, MR0 ; MR2 = X2*B2
||  MMOV32 MR0, @_B1      ; MR0 = B1
;   MMOVD32 MR1, @_X1     ; MR1 = X1, X2 = X1
;   MPPYF32 MR3, MR1, MR0 ; MR3 = X1*B1
||  MMOV32 MR0, @_B0      ; MR0 = B0
;   MMOVD32 MR1, @_X0     ; MR1 = X0, X1 = X0
; MR3 = X1*B1 + X2*B2, MR2 = X0*B0
; MR0 = A2
;   MMACF32 MR3, MR2, MR2, MR1, MR0
||  MMOV32 MR0, @_A2

;   MMOV32 MR1, @_Y2      ; MR1 = Y2
; MR3 = X0*B0 + X1*B1 + X2*B2, MR2 = Y2*A2
; MR0 = A1
;   MMACF32 MR3, MR2, MR2, MR1, MR0
||  MMOV32 MR0, @_A1
;   MMOVD32 MR1, @_Y1     ; MR1 = Y1, Y2 = Y1
;   MADD32 MR3, MR3, MR2  ; MR3 = Y2*A2 + X0*B0 + X1*B1 + X2*B2
||  MPPYF32 MR2, MR1, MR0 ; MR2 = Y1*A1
;   MADD32 MR3, MR3, MR2  ; MR3 = Y1*A1 + Y2*A2 + X0*B0 + X1*B1 + X2*B2
;   MMOV32 @_Y1, MR3      ; Y1 = MR3
;   MSTOP                  ; end of task

```

**See also**
[MMOV32 MRa, mem32 {,CNDF}](#)

**MMOVF32 MRa, #32F****Load the 32-Bits of a 32-Bit Floating-Point Register****Operands**

This instruction is an alias for the MMOVIZ and MMOVXI instructions. The second operand is translated by the assembler such that the instruction becomes:

```
MMOVIZ MRa, #16FHiHex MMOVXI MRa, #16FLoHex
```

MRa	CLA floating-point destination register (MR0 to MR3)
#32F	Immediate float value represented in floating-point representation

**Opcode**

```
LSW: IIII IIII IIII IIII (opcode of MMOVIZ MRa, #16FHiHex)
MSW: 0111 1000 0100 00aa
LSW: IIII IIII IIII IIII (opcode of MMOVXI MRa, #16FLoHex)
MSW: 0111 1000 1000 00aa
```

**Description**

This instruction accepts the immediate operand only in floating-point representation. To specify the immediate value as a hex value (IEEE 32-bit floating-point format), use the MOVI32 MRa, #32FHex instruction.

Load the 32-bits of MRa with the immediate float value represented by #32F.

#32F is a float value represented in floating-point representation. The assembler only accepts a float value represented in floating-point representation. That is, 3.0 can only be represented as #3.0 (#0x40400000 results in an error).

```
MRa = #32F;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

Depending on #32F, this instruction takes one or two cycles. If all of the lower 16-bits of the IEEE 32-bit floating-point format of #32F are zeros, then the assembler converts MMOVF32 into only an MMOVIZ instruction. If the lower 16-bits of the IEEE 32-bit floating-point format of #32F are not zeros, then the assembler converts MMOVF32 into MMOVIZ and MMOVXI instructions.

**Example**

```
MMOVF32 MR1, #3.0      ; MR1 = 3.0 (0x40400000)
                       ; Assembler converts this instruction as
                       ; MMOVIZ MR1, #0x4040
MMOVF32 MR2, #0.0      ; MR2 = 0.0 (0x00000000)
                       ; Assembler converts this instruction as
                       ; MMOVIZ MR2, #0x0
MMOVF32 MR3, #12.265   ; MR3 = 12.625 (0x41443D71)
                       ; Assembler converts this instruction as
                       ; MMOVIZ MR3, #0x4144
                       ; MMOVXI MR3, #0x3D71
```

**MMOVF32 MRa, #32F** (continued)

***Load the 32-Bits of a 32-Bit Floating-Point Register***

---

**See also**

[MMOVIZ MRa, #16FHi](#)  
[MMOVXI MRa, #16FLoHex](#)  
[MMOVI32 MRa, #32FHex](#)



**MMOVI16 MARx, #16I****Load the Auxiliary Register with the 16-Bit Immediate Value****Operands**

MARx	Auxiliary register MAR0 or MAR1
#16I	16-bit immediate value

**Opcode**

```

LSW: IIII IIII IIII IIII (opcode of MMOVI16 MAR0, #16I)
MSW: 0111 1111 1100 0000
LSW: IIII IIII IIII IIII (opcode of MMOVI16 MAR1, #16I)
MSW: 0111 1111 1110 0000

```

**Description**

Load the auxiliary register, MAR0 or MAR1, with a 16-bit immediate value. Refer to the Pipeline section for important information regarding this instruction.

```
MARx = #16I;
```

**Flags**

This instruction does not modify flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction. The immediate load of MAR0 or MAR1 occurs in the EXE phase of the pipeline. Any post increment of MAR0 or MAR1 using indirect addressing occurs in the D2 phase of the pipeline. Therefore, the following applies when loading the auxiliary registers:

- **I1 and I2**

The two instructions following MMOVI16 use MAR0 or MAR1 before the update occurs. Thus, these two instructions use the old value of MAR0 or MAR1.

- **I3**

Loading of an auxiliary register occurs in the EXE phase while updates due to post-increment addressing occur in the D2 phase. Thus, I3 cannot use the auxiliary register or there is a conflict. In the case of a conflict, the update due to address-mode post increment, the auxiliary register is not updated with #\_X.

- **I4**

Starting with the 4th instruction, MAR0 or MAR1 is the new value loaded with MMOVI16.

```

; Assume MAR0 is 50 and #_X is 20
MMOVI16 MAR0, #_X          ; Load MAR0 with address of X (20)
<Instruction 1>             ; I1 Uses the old value of MAR0 (50)
<Instruction 2>             ; I2 Uses the old value of MAR0 (50)
<Instruction 3>             ; I3 Cannot use MAR0
<Instruction 4>             ; I4 Uses the new value of MAR0 (20)
<Instruction 5>             ; I5
....

```

**MMOVI16 MARx, #16I (continued)**
***Load the Auxiliary Register with the 16-Bit Immediate Value***
**Table 7-18. Pipeline Activity for MMOVI16 MAR0/MAR1, #16I**

Instruction	F1	F2	D1	D2	R1	R2	E	W
MMOVI16 MAR0, #_X	MMOVI16							
I1	I1	MMOVI16						
I2	I2	I1	MMOVI16					
I3	I3	I2	I1	MMOVI16				
I4	I4	I3	I2	I1	MMOVI16			
I5	I5	I4	I3	I2	I1	MMOVI16		
I6	I6	I5	I4	I3	I2	I1	MMOVI16	

**MMOVI32 MRa, #32FHex****Load the 32-Bits of a 32-Bit Floating-Point Register with the Immediate****Operands**

MRa	Floating-point register (MR0 to MR3)
#32FHex	A 32-bit immediate value that represents an IEEE 32-bit floating-point value.

This instruction is an alias for the MMOVIZ and MMOVXI instructions. The second operand is translated by the assembler such that the instruction becomes:

```
MMOVIZ MRa, #16FHiHex
MMOVXI MRa, #16FLoHex
```

**Opcode**

```
LSW: IIII IIII IIII IIII (opcode of MMOVIZ MRa, #16FHiHex)
MSW: 0111 1000 0100 00aa
LSW: IIII IIII IIII IIII (opcode of MMOVXI MRa, #16FLoHex)
MSW: 0111 1000 1000 00aa
```

**Description**

This instruction only accepts a hex value as the immediate operand. To specify the immediate value with a floating-point representation, use the MMOVF32 MRa, #32F instruction.

Load the 32-bits of MRa with the immediate 32-bit hex value represented by #32FHex.

#32FHex is a 32-bit immediate hex value that represents the IEEE 32-bit floating-point value of a floating-point number. The assembler only accepts a hex immediate value. That is, 3.0 can only be represented as #0x40400000 (#3.0 results in an error).

```
MRa = #32FHex;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

Depending on #32FHex, this instruction takes one or two cycles. If all of the lower 16-bits of #32FHex are zeros, then the assembler converts MOV32 to an MMOVIZ instruction. If the lower 16-bits of #32FHex are not zeros, then the assembler converts MOV32 to MMOVIZ and MMOVXI instructions.

**MMOV132 MRa, #32FHex (continued)**
***Load the 32-Bits of a 32-Bit Floating-Point Register with the Immediate***
**Example**

```

MOVI32 MR1, #0x40400000 ; MR1 = 0x40400000
                        ; Assembler converts this instruction as
                        ; MMOVIZ MR1, #0x4040
MOVI32 MR2, #0x00000000 ; MR2 = 0x00000000
                        ; Assembler converts this instruction as
                        ; MMOVIZ MR2, #0x0
MOVI32 MR3, #0x40004001 ; MR3 = 0x40004001
                        ; Assembler converts this instruction as
                        ; MMOVIZ MR3, #0x4000
                        ; MMOVXI MR3, #0x4001
MOVI32 MR0, #0x00004040 ; MR0 = 0x00004040
                        ; Assembler converts this instruction as
                        ; MMOVIZ MR0, #0x0000
                        ; MMOVXI MR0, #0x4040
  
```

**See also**

[MMOVIZ MRa, #16FHi](#)  
[MMOVXI MRa, #16FLoHex](#)  
[MMOVF32 MRa, #32F](#)

**MMOVIZ MRa, #16FHi****Load the Upper 16-Bits of a 32-Bit Floating-Point Register****Operands**

MRa	Floating-point register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1000 0100 00aa
```

**Description**

Load the upper 16-bits of MRa with the immediate value #16FHi and clear the low 16-bits of MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. The assembler only accepts a decimal or hex immediate value. That is, -1.5 can be represented as #-1.5 or #0xBFC0.

MMOVIZ is useful for loading a floating-point register with a constant in which the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). If a constant requires all 32-bits of a floating-point register to be initialized, then use MMOVIZ along with the MMOVXI instruction.

```
MRa(31:16) = #16FHi;
MRa(15:0) = 0;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Load MR0 and MR1 with -1.5 (0xBFC00000)
MMOVIZ MR0, #0xBFC0 ; MR0 = 0xBFC00000 (1.5)
MMOVIZ MR1, #-1.5 ; MR1 = -1.5 (0xBFC00000)
; Load MR2 with pi = 3.141593 (0x40490FDB)
MMOVIZ MR2, #0x4049 ; MR2 = 0x40490000
MMOVXI MR2, #0x0FDB ; MR2 = 0x40490FDB
```

**See also**

[MMOVF32 MRa, #32F](#)  
[MMOV32 MRa, #32FHex](#)  
[MMOVXI MRa, #16FLoHex](#)

**MMOVZ16 MRa, mem16**
**Load MRx with 16-Bit Value**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem16	16-bit source memory location

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0101 10aa addr
```

**Description**

Move the 16-bit value referenced by mem16 to the floating-point register indicated by MRa.

```
MRa(31:16) = 0;
MRa(15:0) = [mem16];
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = 0;
if (MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**MMOVXI MRa, #16FLoHex*****Move Immediate Value to the Lower 16-Bits of a Floating-Point Register*****Operands**

MRa	CLA floating-point register (MR0 to MR3)
#16FLoHex	A 16-bit immediate hex value that represents the lower 16-bits of an IEEE 32-bit floating-point value. The upper 16-bits are not modified.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1000 1000 00aa
```

**Description**

Load the lower 16-bits of MRa with the immediate value #16FLoHex. #16FLoHex represents the lower 16-bits of an IEEE 32-bit floating-point value. The upper 16-bits of MRa are not modified. MMOVXI can be combined with the MMOVIZ instruction to initialize all 32-bits of a MRa register.

```
MRa(15:0) = #16FLoHex;
MRa(31:16) = Unchanged;
```

**Flags**

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Load MR0 with pi = 3.141593 (0x40490FDB)
MMOVIZ    MR0,#0x4049    ; MR0 = 0x40490000
MMOVXI    MR0,#0x0FDB    ; MR0 = 0x40490FDB
```

**See also**

[MMOVIZ MRa, #16FHi](#)

**MMPYF32 MRa, MRb, MRc**
**32-Bit Floating-Point Multiply**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 0000 0000
```

**Description**

Multiply the contents of two floating-point registers.

```
MRa = MRb * MRc;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Calculate Num/Den using a Newton-Raphson algorithm for 1/Den
; Ye = Estimate(1/X)
; Ye = Ye*(2.0 - Ye*X)
; Ye = Ye*(2.0 - Ye*X)
;
;
;_Cla1Task1:
  MMOV32    MR1, @_Den      ; MR1 = Den
  MEINVF32  MR2, MR1       ; MR2 = Ye = Estimate(1/Den)
  MMPYF32   MR3, MR2, MR1  ; MR3 = Ye*Den
  MSUBF32   MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
  MMPYF32   MR2, MR2, MR3  ; MR2 = Ye = Ye*(2.0 - Ye*Den)
  MMPYF32   MR3, MR2, MR1  ; MR3 = Ye*Den
|| MMOV32   MR0, @_Num     ; MR0 = Num
  MSUBF32   MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
  MMPYF32   MR2, MR2, MR3  ; MR2 = Ye = Ye*(2.0 - Ye*Den)
|| MMOV32   MR1, @_Den     ; Reload Den To Set Sign
  MNEGF32   MR0, MR0, EQ   ; if(Den == 0.0) Change Sign Of Num
  MMPYF32   MR0, MR2, MR0  ; MR0 = Y = Ye*Num
  MMOV32    @_Dest, MR0    ; Store result
  MSTOP
```

**See also**

[MMPYF32 MRa, #16FHi, MRb](#)  
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)  
[MMPYF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)  
[MMPYF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf](#)  
[MMACF32 MR3, MR2, MRd, MRe, MRf || MMOV32 MRa, mem32](#)



**MMPYF32 MRa, #16FHi, MRb****32-Bit Floating-Point Multiply****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0.
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 0111 1000 bbaa
```

**Description**

Multiply MRb with the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = MRb * #16FHi:0;
```

This instruction can also be written as MMPYF32 MRa, MRb, #16FHi.

**Flags**

This instruction modifies the following flags in the MSTF register:.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example 1**

```
; Same as example 2 but #16FHi is represented in float
MMOVIZ MR3, #2.0 ; MR3 = 2.0 (0x40000000)
MMPYF32 MR0, #3.0, MR3 ; MR0 = 3.0 * MR3 = 6.0 (0x40c00000)
MMOV32 @_X, MR0 ; Save the result in variable X
```

**Example 2**

```
; Same as example 1 but #16FHi is represented in Hex
MMOVIZ MR3, #2.0 ; MR3 = 2.0 (0x40000000)
MMPYF32 MR0, #0x4040, MR3 ; MR0 = 0x4040 * MR3 = 6.0 (0x40c00000)
MMOV32 @_X, MR0 ; Save the result in variable X
```

**MMPYF32 MRa, #16FHi, MRb (continued)**
**32-Bit Floating-Point Multiply**
**Example 3**

```

; Given X, M, and B are IQ24 numbers:
; X = IQ24(+2.5) = 0x02800000
; M = IQ24(+1.5) = 0x01800000
; B = IQ24(-0.5) = 0xFF800000
;
; Calculate Y = X * M + B
;
;
;_Cla1Task2:
;
; Convert M, X, and B from IQ24 to float
MI32TOF32 MR0, @_M ; MR0 = 0x4BC00000
MI32TOF32 MR1, @_X ; MR1 = 0x4C200000
MI32TOF32 MR2, @_B ; MR2 = 0xCB000000
MMPYF32 MR0, MR0, #0x3380 ; M = 1/(1*2^24) * iqm = 1.5 (0x3FC00000)
MMPYF32 MR1, MR1, #0x3380 ; X = 1/(1*2^24) * iqx = 2.5 (0x40200000)
MMPYF32 MR2, MR2, #0x3380 ; B = 1/(1*2^24) * iqb = -.5 (0xBF000000)
MMPYF32 MR3, MR0, MR1 ; M*X
MADDF32 MR2, MR2, MR3 ; Y=MX+B = 3.25 (0x40500000)
; Convert Y from float32 to IQ24
MMPYF32 MR2, MR2, #0x4B80 ; Y * 1*2^24
MF32TOI32 MR2, MR2 ; IQ24(Y) = 0x03400000
MMOV32 @_Y, MR2 ; store result
MSTOP ; end of task

```

**See also**

[MMPYF32 MRa, MRb, #16FHi](#)  
[MMPYF32 MRa, MRb, MRc](#)  
[MMPYF32 MRa, MRb, MRc || MADDF32 MRd, MRe, MRf](#)

**MMPYF32 MRa, MRb, #16FHi****32-Bit Floating-Point Multiply****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0.

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 0111 1000 bbaa
```

**Description**

Multiply MRb with the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The low 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = MRb * #16FHi:0;
```

This instruction can also be written as MMPYF32 MRa, #16FHi, MRb.

**Flags**

This instruction modifies the following flags in the MSTF register:.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example 1**

```
;Same as example 2 but #16FHi is represented in float
MMOVIZ MR3, #2.0 ; MR3 = 2.0 (0x40000000)
MMPYF32 MR0, MR3, #3.0 ; MR0 = MR3 * 3.0 = 6.0 (0x40C00000)
MMOV32 @_X, MR0 ; Save the result in variable X
```

**Example 2**

```
;Same as example 1 but #16FHi is represented in Hex
MMOVIZ MR3, #2.0 ; MR3 = 2.0 (0x40000000)
MMPYF32 MR0, MR3, #0x4040 ; MR0 = MR3 * 0x4040 = 6.0 (0x40C00000)
MMOV32 @_X, MR0 ; Save the result in variable X
```

**MMPYF32 MRa, MRb, #16FHi (continued)**
**32-Bit Floating-Point Multiply**
**Example 3**

```

; Given X, M, and B are IQ24 numbers:
; X = IQ24(+2.5) = 0x02800000
; M = IQ24(+1.5) = 0x01800000
; B = IQ24(-0.5) = 0xFF800000
;
; Calculate Y = X * M + B
;
;_Cla1Task2:
;
; Convert M, X, and B from IQ24 to float
MI32TOF32 MR0, @_M ; MR0 = 0x4BC00000
MI32TOF32 MR1, @_X ; MR1 = 0x4C200000
MI32TOF32 MR2, @_B ; MR2 = 0xCB000000
MMPYF32 MR0, #0x3380, MR0 ; M = 1/(1*2^24) * iqm = 1.5 (0x3FC00000)
MMPYF32 MR1, #0x3380, MR1 ; X = 1/(1*2^24) * iqx = 2.5 (0x40200000)
MMPYF32 MR2, #0x3380, MR2 ; B = 1/(1*2^24) * iqb = -.5 (0xBF000000)
MMPYF32 MR3, MR0, MR1 ; M*X
MADDF32 MR2, MR2, MR3 ; Y=MX+B = 3.25 (0x40500000)
; Convert Y from float32 to IQ24
MMPYF32 MR2, #0x4B80, MR2 ; Y * 1*2^24
MF32TOI32 MR2, MR2 ; IQ24(Y) = 0x03400000
MMOV32 @_Y, MR2 ; store result
MSTOP ; end of task

```

**See also**

[MMPYF32 MRa, #16FHi, MRb](#)  
[MMPYF32 MRa, MRb, MRc](#)

**MMPYF32 MRa, MRb, MRc||MADDF32 MRd, MRe, MRf**
**32-Bit Floating-Point Multiply with Parallel Add**
**Operands**

MRa	CLA floating-point destination register for MMPYF32 (MR0 to MR3) MRa cannot be the same register as MRd
MRb	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRC	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRd	CLA floating-point destination register for MADDF32 (MR0 to MR3) MRd cannot be the same register as MRa
MRe	CLA floating-point source register for MADDF32 (MR0 to MR3)
MRf	CLA floating-point source register for MADDF32 (MR0 to MR3)

**Opcode**

```
LSW: 0000 ffee ddcc bbaa
MSW: 0111 1010 0000 0000
```

**Description**

Multiply the contents of two floating-point registers with parallel addition of two registers.

```
MRa = MRb * MRC;
MRd = MRe + MRf;
```

**Restrictions**

The destination register for the MMPYF32 and the MADDF32 must be unique. That is, MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 or MADDF32 generates an underflow condition.
- LVF = 1 if MMPYF32 or MADDF32 generates an overflow condition.

**Pipeline**

Both MMPYF32 and MADDF32 complete in a single cycle.

MMPYF32 MRa, MRb, MRc||MADDF32 MRd, MRe, MRf (continued)

### 32-Bit Floating-Point Multiply with Parallel Add

#### Example

```

; Perform 5 multiply and accumulate operations:
;
; X and Y are 32-bit floating-point arrays
;
; 1st multiply: A = X0 * Y0
; 2nd multiply: B = X1 * Y1
; 3rd multiply: C = X2 * Y2
; 4th multiply: D = X3 * Y3
; 5th multiply: E = X3 * Y3
;
; Result = A + B + C + D + E
;
;_Cla1Task1:
  MMOV16    MAR0, #_X          ; MAR0 points to X array
  MMOV16    MAR1, #_Y          ; MAR1 points to Y array
  MNOP      ; Delay for MAR0, MAR1 load
  MNOP      ; Delay for MAR0, MAR1 load
;
; <-- MAR0 valid
  MMOV32    MR0, *MAR0[2]++    ; MR0 = X0, MAR0 += 2
; <-- MAR1 valid
  MMOV32    MR1, *MAR1[2]++    ; MR1 = Y0, MAR1 += 2
  MMPYF32   MR2, MR0, MR1      ; MR2 = A = X0 * Y0
|| MMOV32   MR0, *MAR0[2]++    ; In parallel MR0 = X1, MAR0 += 2
  MMOV32    MR1, *MAR1[2]++    ; MR1 = Y1, MAR1 += 2
  MMPYF32   MR3, MR0, MR1      ; MR3 = B = X1 * Y1
|| MMOV32   MR0, *MAR0[2]++    ; In parallel MR0 = X2, MAR0 += 2
  MMOV32    MR1, *MAR1[2]++    ; MR1 = Y2, MAR2 += 2
  MMACF32   MR3, MR2, MR2, MR0, MR1 ; MR3 = A + B, MR2 = C = X2 * Y2
|| MMOV32   MR0, *MAR0[2]++    ; In parallel MR0 = X3
  MMOV32    MR1, *MAR1[2]++    ; MR1 = Y3
  MMACF32   MR3, MR2, MR2, MR0, MR1 ; MR3 = (A + B) + C, MR2 = D = X3 * Y3
|| MMOV32   MR0, *MAR0
  MMOV32    MR1, *MAR1          ; MR1 = Y4
  MMPYF32   MR2, MR0, MR1      ; MR2 = E = X4 * Y4
|| MADDF32  MR3, MR3, MR2      ; in parallel MR3 = (A + B + C) + D

  MADDF32   MR3, MR3, MR2      ; MR3 = (A + B + C + D) + E
  MMOV32    @_Result, MR3      ; Store the result
  MSTOP
; end of task

```

#### See also

[MMACF32 MR3, MR2, MRd, MRe, MRf || MMOV32 MRa, mem32](#)

**MMPYF32 MRd, MRe, MRf ||MMOV32 MRa, mem32**
**32-Bit Floating-Point Multiply with Parallel Move**
**Operands**

MRd	CLA floating-point destination register for MMPYF32 (MR0 to MR3) MRd cannot be the same register as MRa
MRe	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRf	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRa	CLA floating-point destination register for MMOV32 (MR0 to MR3) MRa cannot be the same register as MRd
mem32	32-bit memory location accessed using one of the available addressing modes. This is the source of MMOV32.

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0000 ffee ddaa addr
```

**Description**

Multiply the contents of two floating-point registers and load another.

```
MRd = MRe * MRf;
MRa = [mem32];
```

**Restrictions**

The destination register for the MMPYF32 and the MMOV32 must be unique. That is, MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register..

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

The MMOV32 instruction sets the NF and ZF flags as follows:

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0) { ZF = 1; NF = 0; }
```

**Pipeline**

Both MMPYF32 and MMOV32 complete in a single cycle.

**Example 1**

```
; Given M1, X1, and B1 are 32-bit floating point
; Calculate Y1 = M1*X1+B1
;
;
_Cla1Task1:
    MMOV32    MR0, @M1        ; Load MR0 with M1
    MMOV32    MR1, @X1        ; Load MR1 with X1
    MMPYF32   MR1, MR1, MR0   ; Multiply M1*X1
||   MMOV32   MR0, @B1        ; and in parallel load MR0 with B1
    MADDF32   MR1, MR1, MR0   ; Add M*X1 to B1 and store in MR1
    MMOV32    @Y1, MR1        ; Store the result
    MSTOP                                ; end of task
```

MMPYF32 MRd, MRe, MRf ||MMOV32 MRa, mem32 (continued)

### 32-Bit Floating-Point Multiply with Parallel Move

#### Example 2

```

; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = (A * B)
;
;           Y3 = (A * B) * C
;
;
;_Cla1Task2:
  MMOV32   MR0, @A      ; Load MR0 with A
  MMOV32   MR1, @B      ; Load MR1 with B
  MMPYF32  MR1, MR1, MR0 ; Multiply A*B
  || MMOV32 MR0, @C      ; and in parallel load MR0 with C
  MMPYF32  MR1, MR1, MR0 ; Multiply (A*B) by C
  || MMOV32 @Y2, MR1     ; and in parallel store A*B
  MMOV32   @Y3, MR1     ; Store the result
  MSTOP
; end of task

```

#### See also

[MMPYF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)  
[MMACF32 MR3, MR2, MRd, MRe, MRf || MMOV32 MRa, mem32](#)



**MMPYF32 MRd, MRe, MRf ||MMOV32 mem32, MRa**
**32-Bit Floating-Point Multiply with Parallel Move**
**Operands**

MRd	CLA floating-point destination register for MMPYF32 (MR0 to MR3)
MRe	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRf	CLA floating-point source register for MMPYF32 (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes. This is the destination of MMOV32.
MRa	CLA floating-point source register for MMOV32 (MR0 to MR3)

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0100 ffee ddaa addr
```

**Description**

Multiply the contents of two floating-point registers and move from memory to register.

```
MRd = MRe * MRf;
[mem32] = MRa;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 generates an underflow condition.
- LVF = 1 if MMPYF32 generates an overflow condition.

**Pipeline**

MMPYF32 and MMOV32 both complete in a single cycle.

**Example**

```
; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = (A * B)
;           Y3 = (A * B) * C
;
;
_Cla1Task2:
  MMOV32   MR0, @A           ; Load MR0 with A
  MMOV32   MR1, @B           ; Load MR1 with B
  MMPYF32  MR1, MR1, MR0     ; Multiply A*B
|| MMOV32  MR0, @C           ; and in parallel load MR0 with C
  MMPYF32  MR1, MR1, MR0     ; Multiply (A*B) by C
|| MMOV32  @Y2, MR1          ; and in parallel store A*B
  MMOV32  @Y3, MR1          ; Store the result
  MSTOP
```

**See also**

[MMPYF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)  
[MMACF32 MR3, MR2, MRd, MRe, MRf || MMOV32 MRa, mem32](#)

**MMPYF32 MRa, MRb, MRc ||MSUBF32 MRd, MRe, MRf**
**32-Bit Floating-Point Multiply with Parallel Subtract**
**Operands**

MRa	CLA floating-point destination register for MMPYF32 (MR0 to MR3) MRa cannot be the same register as MRd
MRb	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRC	CLA floating-point source register for MMPYF32 (MR0 to MR3)
MRd	CLA floating-point destination register for MSUBF32 (MR0 to MR3) MRd cannot be the same register as MRa
MRe	CLA floating-point source register for MSUBF32 (MR0 to MR3)
MRf	CLA floating-point source register for MSUBF32 (MR0 to MR3)

**Opcode**

```
LSW: 0000 ffee ddc bbaa
MSW: 0111 1010 0100 0000
```

**Description**

Multiply the contents of two floating-point registers with parallel subtraction of two registers.

```
MRa = MRb * MRC;
MRd = MRe - MRf;
```

**Restrictions**

The destination register for the MMPYF32 and the MSUBF32 must be unique. That is, MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MMPYF32 or MSUBF32 generates an underflow condition.
- LVF = 1 if MMPYF32 or MSUBF32 generates an overflow condition.

**Pipeline**

MMPYF32 and MSUBF32 both complete in a single cycle.

**Example**

```
; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = (A * B)
;           Y3 = (A - B)
;
;
;_Cla1Task2:
    MMOV32  MR0, @A           ; Load MR0 with A
    MMOV32  MR1, @B           ; Load MR1 with B
    MMPYF32 MR2, MR0, MR1     ; Multiply (A*B)
    || MSUBF32 MR3, MR0, MR1  ; and in parallel sub (A-B)
    MMOV32  @Y2, MR2          ; Store A*B
    MMOV32  @Y3, MR3          ; Store A-B
    MSTOP                               ; end of task
```

MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf (continued)

***32-Bit Floating-Point Multiply with Parallel Subtract***

---

**See also**

[MSUBF32 MRa, MRb, MRc](#)

[MSUBF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)

[MSUBF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)

**MNEGF32 MRa, MRb{, CNDF}**
**Conditional Negation**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
CNDF	Condition tested

**Opcode**

```
LSW: 0000 0000 cndf bbaa
MSW: 0111 1010 1000 0000
```

**Description**

```
if (CNDF == true) {MRa = - MRb; }
else {MRa = MRb; }
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF, and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

**Pipeline**

This is a single-cycle instruction.

**MNEGF32 MRa, MRb{, CNDF} (continued)**
**Conditional Negation**
**Example 1**

```

; Show the basic operation of MNEGF32
;
;
MMOVIZ MR0, #5.0 ; MR0 = 5.0 (0x40A00000)
MMOVIZ MR1, #4.0 ; MR1 = 4.0 (0x40800000)
MMOVIZ MR2, #-1.5 ; MR2 = -1.5 (0xBFC00000)
MMPYF32 MR3, MR1, MR2 ; MR3 = -6.0
MMPYF32 MR0, MR0, MR1 ; MR0 = 20.0
MMOVIZ MR1, #0.0
MCMPIF32 MR3, MR1 ; NF = 1
MNEGF32 MR3, MR3, LT ; if NF = 1, MR3 = 6.0
MCMPIF32 MR0, MR1 ; NF = 0
MNEGF32 MR0, MR0, GEQ ; if NF = 0, MR0 = -20.0

```

**Example 2**

```

; Calculate Num/Den using a Newton-Raphson algorithm for 1/Den
; Ye = Estimate(1/X)
; Ye = Ye*(2.0 - Ye*X)
; Ye = Ye*(2.0 - Ye*X)
;
;
_Cla1Task1:
MMOV32 MR1, @_Den ; MR1 = Den
MEINVF32 MR2, MR1 ; MR2 = Ye = Estimate(1/Den)
MMPYF32 MR3, MR2, MR1 ; MR3 = Ye*Den
MSUBF32 MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
MMPYF32 MR2, MR2, MR3 ; MR2 = Ye = Ye*(2.0 - Ye*Den)
MMPYF32 MR3, MR2, MR1 ; MR3 = Ye*Den
|| MMOV32 MR0, @_Num ; MR0 = Num
MSUBF32 MR3, #2.0, MR3 ; MR3 = 2.0 - Ye*Den
MMPYF32 MR2, MR2, MR3 ; MR2 = Ye = Ye*(2.0 - Ye*Den)
|| MMOV32 MR1, @_Den ; Reload Den To Set Sign
MNEGF32 MR0, MR0, EQ ; if(Den == 0.0) Change Sign of Num
MMPYF32 MR0, MR2, MR0 ; MR0 = Y = Ye*Num
MMOV32 @_Dest, MR0 ; Store result
MSTOP ; end of task

```

**See also**
[MABSF32 MRa, MRb](#)

**MNOP****No Operation****Operands**

none	This instruction does not have any operands
------	---

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1111 1010 0000

**Description**

Do nothing. This instruction is used to fill required pipeline delay slots when other instructions are not available to fill the slots.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```

; X is an array of 32-bit floating-point values
; Find the maximum value in an array x
; and store the value in Result
;
;_Cla1Task1:
    MMOV16    MAR1, #_X          ; Start address
    MUI16TOF32 MR0, @_len      ; Length of the array
    MNOP                      ; delay for MAR1 load
    MNOP                      ; delay for MAR1 load
    MMOV32    MR1, *MAR1[2]++  ; MR1 = x0
LOOP
    MMOV32    MR2, *MAR1[2]++  ; MR2 = next element
    MMAXF32   MR1, MR2         ; MR1 = MAX(MR1, MR2)
    MADD32    MR0, MR0, #-1.0  ; Decrement the counter
    MCMPF32   MR0, #0.0       ; Set/clear flags for MBCNDD
    MNOP                      ; Too late to affect MBCNDD
    MNOP                      ; Too late to affect MBCNDD
    MNOP                      ; Too late to affect MBCNDD
    MBCNDD    LOOP, NEQ       ; Branch if not equal to zero
    MMOV32    @_Result, MR1   ; Always executed
    MNOP                      ; Pad to separate MBCNDD and MSTOP
    MNOP                      ; Pad to separate MBCNDD and MSTOP
    MSTOP

```

**MOR32 MRa, MRb, MRc****Bitwise OR****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 1000 0000
```

**Description**

Bitwise OR of MRb with MRc.

```
MARa(31:0) = MARb(31:0) OR MRC(31:0);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #0x5555 ; MR0 = 0x5555AAAA
MMOVXI MR0, #0xAAAA
MMOVIZ MR1, #0x5432 ; MR1 = 0x5432FEDC
MMOVXI MR1, #0xFEDC
; 0101 OR 0101 = 0101 (5)
; 0101 OR 0100 = 0101 (5)
; 0101 OR 0011 = 0111 (7)
; 0101 OR 0010 = 0111 (7)
; 1010 OR 1111 = 1111 (F)
; 1010 OR 1110 = 1110 (E)
; 1010 OR 1101 = 1111 (F)
; 1010 OR 1100 = 1110 (E)
MOR32 MR2, MR1, MR0 ; MR3 = 0x5555FEFE
```

**See also**

[MAND32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)

**MRCNDD {CNDF}*****Return Conditional Delayed*****Operands**

CNDF	Optional condition
------	--------------------

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1001 1010 cndf

**Description**

If the specified condition is true, then the RPC field of MSTF is loaded into MPC and fetching continues from that location. Otherwise, program fetches continue without the return.

Refer to the Pipeline section for important information regarding this instruction.

<code>if (CNDF == TRUE) MPC = RPC;</code>
---

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

The MRCNDD instruction is a single-cycle instruction. As shown in [Table 7-19](#), 6 instruction slots are executed for each return; 3 slots before the return instruction (d5-d7) and 3 slots after the return instruction (d8-d10). The total number of cycles for a return taken or not taken depends on the usage of these slots. That is, the number of cycles depends on how many slots are filled with a MNOP as well as which slots are filled.



**MRCNDD {CNDF} (continued)**
***Return Conditional Delayed***

The effective number of cycles for a return can, therefore, range from 1 to 7 cycles. The number of cycles for a return taken cannot be the same as for a return not taken.

Referring to the following code fragment and the pipeline diagrams in [Table 7-19](#) and [Table 7-20](#), the instructions before and after MRCNDD have the following properties:

```

;
;
<Instruction 1> ; I1 Last instruction that can affect flags for
; the MCCNDD operation
<Instruction 2> ; I2 Cannot be stop, branch, call or return
<Instruction 3> ; I3 Cannot be stop, branch, call or return
<Instruction 4> ; I4 Cannot be stop, branch, call or return
MCCNDD _func, NEQ ; Call to func if not equal to zero
; Three instructions after MCCNDD are always
; executed whether the call is taken or not
<Instruction 5> ; I5 Cannot be stop, branch, call or return
<Instruction 6> ; I6 Cannot be stop, branch, call or return
<Instruction 7> ; I7 Cannot be stop, branch, call or return
<Instruction 8> ; I8 The address of this instruction is saved
; in the RPC field of the MSTF register.
; Upon return this value is loaded into MPC
; and fetching continues from this point.
<Instruction 9> ; I9
<Instruction 10> ; I10
....
....
_func:
<Destination 1> ; d1 Can be any instruction
<Destination 2> ; d2
<Destination 3> ; d3
<Destination 4> ; d4 Last instruction that can affect flags for
; the MRCNDD operation
<Destination 5> ; d5 Cannot be stop, branch, call or return
<Destination 6> ; d6 Cannot be stop, branch, call or return
<Destination 7> ; d7 Cannot be stop, branch, call or return
MRCNDD NEQ ; Return to <Instruction 8> if not equal to zero
; Three instructions after MRCNDD are always
; executed whether the return is taken or not
<Destination 8> ; d8 Cannot be stop, branch, call or return
<Destination 9> ; d9 Cannot be stop, branch, call or return
<Destination 10> ; d10 Cannot be stop, branch, call or return
<Destination 11> ; d11
<Destination 12> ; d12
....
....
MSTOP
....
    
```

- **d4**
  - d4 is the last instruction that can effect the CNDF flags for the MRCNDD instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to return or not when MRCNDD is in the D2 phase.
  - There are no restrictions on the type of instruction for d4.
- **d5, d6, and d7**
  - The three instructions proceeding MRCNDD can change MSTF flags but have no effect on whether the MRCNDD instruction makes the return or not. This is because the flag modification occurs after the D2 phase of the MRCNDD instruction.
  - These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.
- **d8, d9, and d10**
  - The three instructions following MRCNDD are always executed irrespective of whether the return is taken or not.

**MRCNDD {CNDF} (continued)**
**Return Conditional Delayed**

- These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD, or MRCNDD.

**Table 7-19. Pipeline Activity for MRCNDD, Return Not Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
d4	d4	d3	d2	d1	l7	l6	l5	
d5	d5	d4	d3	d2	d1	l7	l6	
d6	d6	d5	d4	d3	d2	d1	i7	
d7	d7	d6	d5	d4	d3	d2	d1	
MRCNDD	MRCNDD	d7	d6	d5	d4	d3	d2	
d8	d8	MRCNDD	d7	d6	d5	d4	d3	
d9	d9	d8	MRCNDD	d7	d6	d5	d4	
d10	d10	d9	d8	MRCNDD	d7	d6	d5	
d11	d11	d10	d9	d8	-	d7	d6	
d12	d12	d11	d10	d9	d8	-	d7	
etc....	....	d12	d11	d10	d9	d8	-	
....	....	....	d12	d11	d10	d9	d8	
....	....	....	....	d12	d11	d10	d9	
					d12	d11	d10	
						d12	d11	
							d12	

**Table 7-20. Pipeline Activity for MRCNDD, Return Taken**

Instruction	F1	F2	D1	D2	R1	R2	E	W
d4	d4	d3	d2	d1	l7	l6	l5	
d5	d5	d4	d3	d2	d1	l7	l6	
d6	d6	d5	d4	d3	d2	d1	i7	
d7	d7	d6	d5	d4	d3	d2	d1	
MRCNDD	MRCNDD	d7	d6	d5	d4	d3	d2	
d8	d8	MRCNDD	d7	d6	d5	d4	d3	
d9	d9	d8	MRCNDD	d7	d6	d5	d4	
d10	d10	d9	d8	MRCNDD	d7	d6	d5	
l8	l8	d10	d9	d8	-	d7	d6	
l9	l9	l8	d10	d9	d8	-	d7	
l10	l10	l9	l8	d10	d9	d8	-	
etc....	....	l10	l9	l8	d10	d9	d8	
....	....		l10	l9	l8	d10	d9	
....	....			l10	l9	l8	d10	
					l10	l9	l8	
						l10	l9	
							l10	

**See also**

[MBCNDD #16BitDest, CNDF](#)  
[MCCNDD 16BitDest, CNDF](#)  
[MMOV32 mem32, MSTF](#)  
[MMOV32 MSTF, mem32](#)

**MSETC BGINTM*****Set Background Task Interrupt Mask*****Operands**

none	This instruction does not have any operands
------	---

**Opcode**

LSW: 0000 0000 0000 0000
MSW: 0111 1111 0101 0000

**Description**

This instruction sets the background task interrupt mask (BGINTM) bit in the MSTSBGRND register, making any code thereafter uninterruptible. No other higher priority task is able to interrupt the background task until the BGINTM is cleared. This instruction sets the BGINTM bit at the end of the D2 phase.

This instruction does not require the MEALLOW bit to be asserted before, or de-asserted after, setting BGINTM.

**Flags**

This instruction does not modify the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

MSETC BGINTM	;	Set the MSTSBGRND.BGINTM bit
	;	to prevent any other tasks from
	;	interrupting the background task

**See also**

[MCLRC BGINTM](#)

## MSETFLG FLAG, VALUE

### Set or Clear Selected Floating-Point Status Flags

#### Operands

FLAG	8-bit mask indicating which floating-point status flags to change.
VALUE	8-bit mask indicating the flag value: 0 or 1.

#### Opcode

```
LSW: FFFF FFFF VVVV VVVV
MSW: 0111 1001 1100 0000
```

#### Description

The MSETFLG instruction is used to set or clear selected floating-point status flags in the MSTF register. The FLAG field is an 11-bit value that indicates which flags are changed. That is, if a FLAG bit is set to 1, that flag is changed; all other flags are not modified. The bit mapping of the FLAG field is:

9	8	7	6	5	4	3	2	1	0
RNDF 32	Reserved		TF	Reserved		ZF	NF	LUF	LVF

The VALUE field indicates the value the flag can be set to: 0 or 1.

#### Flags

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	Yes	Yes	Yes	Yes	Yes

Any flag can be modified by this instruction. The MEALLOW and RPC fields cannot be modified with this instruction.

#### Pipeline

This is a single-cycle instruction.

#### Example

To make it easier and legible, the assembler accepts a FLAG=VALUE syntax for the MSETFLG operation as:

```
MSETFLG RNDF32=0, TF=0, NF=1; FLAG = 11000100; VALUE = 00XXX1XX;
```

#### See also

[MMOV32 mem32, MSTF](#)  
[MMOV32 MSTF, mem32](#)

## MSTOP

### Stop Task

#### Operands

none	This instruction does not have any operands
------	---

#### Opcode

LSW: 0000 0000 0000 0000
MSW: 0111 1111 1000 0000

#### Description

The MSTOP instruction must be placed to indicate the end of each task. In addition, placing MSTOP in unused memory locations within the CLA program RAM can be useful for debugging and preventing run away CLA code. When MSTOP enters the D2 phase of the pipeline, the MIRUN flag for the task is cleared and the associated interrupt is flagged in the PIE vector table.

There are three special cases that can occur when single-stepping a task such that the MPC reaches the MSTOP instruction.

1. If you are single-stepping or halted in "task A" and "task B" comes in before the MPC reaches the MSTOP, then "task B" starts if you continue to step through the MSTOP instruction. Basically, if "task B" is pending before the MPC reaches MSTOP in "task A" then there is no issue in "task B" starting and no special action is required.
2. In this case, you have single-stepped or halted in "task A" and the MPC has reached the MSTOP with no tasks pending. If "task B" comes in at this point, "task B" is flagged in the MIFR register but "task B" can or cannot start if you continue to single-step through the MSTOP instruction of "task A". It depends on exactly when the new task comes in. To reliably start "task B", perform a soft reset and reconfigure the MIER bits. Once this is done, you can start single-stepping "task B".
3. Case 2 can be handled slightly differently if there is control over when "task B" comes in (for example using the IACK instruction to start the task). In this case you have single-stepped or halted in "task A" and the MPC has reached the MSTOP with no tasks pending. Before forcing "task B", run free to force the CLA out of the debug state. Once this is done you can force "task B" and continue debugging.

#### Restrictions

The MSTOP instruction cannot be placed 3 instructions before or after a [MBCNDD](#) , [MCCNDD](#) , or [MRCNDD](#) instruction.

#### Flags

This instruction does not modify flags in the MSTF register.

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**MSTOP (continued)**
**Stop Task**
**Pipeline**

This is a single-cycle instruction. [Table 7-21](#) shows the pipeline behavior of the MSTOP instruction. The MSTOP instruction cannot be placed with 3 instructions of a [MBCNDD](#) , [MCCNDD](#) , or [MRCNDD](#) instruction.

**Table 7-21. Pipeline Activity for MSTOP**

Instruction	F1	F2	D1	D2	R1	R2	E	W
I1	I1							
I2	I2	I1						
I3	I3	I2	I1					
MSTOP	MSTOP	I3	I2	I1				
I4	I4	MSTOP	I3	I2	I1			
I5	I5	I4	MSTOP	I3	I2	I1		
I6	I6	I5	I4	MSTOP	I3	I2	I1	
New Task Arbitrated and Prioritized	-	-	-	-	-	I3	I2	
New Task Arbitrated and Prioritized	-	-	-	-	-	-	I3	
I1	I1	-	-	-	-	-	-	-
I2	I2	I1	-	-	-	-	-	-
I3	I3	I2	I1	-	-	-	-	-
I4	I4	I3	I2	I1	-	-	-	-
I5	I5	I4	I3	I2	I1	-	-	-
I6	I6	I5	I4	I3	I2	I1	-	-
I7	I7	I6	I5	I4	I3	I2	I1	-
....								

**Example**

```

; Given A = (int32)1
; B = (int32)2
; C = (int32)-7
;
; Calculate y2 = A - B - C
_Cla1Task3:
  MMOV32 MR0, @_A ; MR0 = 1 (0x00000001)
  MMOV32 MR1, @_B ; MR1 = 2 (0x00000002)
  MMOV32 MR2, @_C ; MR2 = -7 (0xFFFFFFFF9)
  MSUB32 MR3, MR0, MR1 ; A + B
  MSUB32 MR3, MR3, MR2 ; A + B + C = 6 (0x00000006)
  MMOV32 @_y2, MR3 ; Store y2
  MSTOP ; End of task

```

**See also**
[MDEBUGSTOP](#) , [MDEBUGSTOP1](#)

**MSUB32 MRa, MRb, MRc****32-Bit Integer Subtraction****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point destination register (MR0 to MR3)
MRc	CLA floating-point destination register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 1110 0000
```

**Description**

32-bit integer addition of MRb and MRc.

```
MARa(31:0) = MARb(31:0) - MRC(31:0);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified as follows:

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given A = (int32)1
;         B = (int32)2
;         C = (int32)-7
;
;
; Calculate Y2 = A - B - C
;
_Cla1Task3:
  MMOV32 MR0, @_A      ; MR0 = 1 (0x00000001)
  MMOV32 MR1, @_B      ; MR1 = 2 (0x00000002)
  MMOV32 MR2, @_C      ; MR2 = -7 (0xFFFFFFFF9)
  MSUB32 MR3, MR0, MR1 ; A + B
  MSUB32 MR3, MR3, MR2 ; A + B + C = 6 (0x00000006)
  MMOV32 @_y2, MR3     ; Store y2
  MSTOP                ; End of task
```

**See also**

[MADD32 MRa, MRb, MRc](#)  
[MAND32 MRa, MRb, MRc](#)  
[MASR32 MRa, #SHIFT](#)  
[MLSL32 MRa, #SHIFT](#)  
[MLSR32 MRa, #SHIFT](#)  
[MOR32 MRa, MRb, MRc](#)  
[MXOR32 MRa, MRb, MRc](#)

**MSUBF32 MRa, MRb, MRc**
**32-Bit Floating-Point Subtraction**
**Operands**

MRa	CLA floating-point destination register (MR0 to R1)
MRb	CLA floating-point source register (MR0 to R1)
MRc	CLA floating-point source register (MR0 to R1)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 0100 0000
```

**Description**

Subtract the contents of two floating-point registers

```
MRa = MRb - MRc;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MSUBF32 generates an underflow condition.
- LVF = 1 if MSUBF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given A, B, and C are 32-bit floating-point numbers
; Calculate Y2 = A + B - C
;
;
_Cla1Task5:
  MMOV32  MR0, @_A      ; Load MR0 with A
  MMOV32  MR1, @_B      ; Load MR1 with B
  MADD32  MR0, MR1, MR0 ; Add A + B
  || MMOV32 MR1, @_C      ; and in parallel load C
  MSUBF32 MR0, MR0, MR1 ; Subtract C from (A + B)
  MMOV32  @Y, MR0       ; (A+B) - C
  MSTOP
```

**See also**

[MSUBF32 MRa, #16FHi, MRb](#)  
[MSUBF32 MRd, MRc, MRf || MMOV32 MRa, mem32](#)  
[MSUBF32 MRd, MRc, MRf || MMOV32 mem32, MRa](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRc, MRf](#)



**MSUBF32 MRa, #16FHi, MRb****32-Bit Floating-Point Subtraction****Operands**

MRa	CLA floating-point destination register (MR0 to R1)
#16FHi	A 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0.
MRb	CLA floating-point source register (MR0 to R1)

**Opcode**

```
LSW: IIII IIII IIII IIII
MSW: 0111 1000 0000 baaa
```

**Description**

Subtract MRb from the floating-point value represented by the immediate operand. Store the result of the addition in MRa.

#16FHi is a 16-bit immediate value that represents the upper 16-bits of an IEEE 32-bit floating-point value. The lower 16-bits of the mantissa are assumed to be all 0. #16FHi is most useful for representing constants where the lowest 16-bits of the mantissa are 0. Some examples are 2.0 (0x40000000), 4.0 (0x40800000), 0.5 (0x3F000000), and -1.5 (0xBFC00000). The assembler accepts either a hex or float as the immediate value. That is, the value -1.5 can be represented as #-1.5 or #0xBFC0.

```
MRa = #16FHi:0 - MRb;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MSUBF32 generates an underflow condition.
- LVF = 1 if MSUBF32 generates an overflow condition.

**Pipeline**

This is a single-cycle instruction.

**MSUBF32 MRa, #16FHi, MRb (continued)**
**32-Bit Floating-Point Subtraction**
**Example**

```

; Y = sqrt(X)
; Ye = Estimate(1/sqrt(X));
; Ye = Ye*(1.5 - Ye*Ye*X*0.5)
; Ye = Ye*(1.5 - Ye*Ye*X*0.5)
; Y = X*Ye
;
_Cla1Task3:
  MMOV32      MR0, @_x          ; MR0 = X
  MEISQRTF32 MR1, MR0          ; MR1 = Ye = Estimate(1/sqrt(X))
  MMOV32      MR1, @_x, EQ      ; if(X == 0.0) Ye = 0.0
  MMPYF32     MR3, MR0, #0.5    ; MR3 = X*0.5
  MMPYF32     MR2, MR1, MR3     ; MR2 = Ye*X*0.5
  MMPYF32     MR2, MR1, MR2     ; MR2 = Ye*Ye*X*0.5
  MSUBF32     MR2, #1.5, MR2    ; MR2 = 1.5 - Ye*Ye*X*0.5
  MMPYF32     MR1, MR1, MR2     ; MR1 = Ye = Ye*(1.5 - Ye*Ye*X*0.5)
  MMPYF32     MR2, MR1, MR3     ; MR2 = Ye*X*0.5
  MMPYF32     MR2, MR1, MR2     ; MR2 = Ye*Ye*X*0.5
  MSUBF32     MR2, #1.5, MR2    ; MR2 = 1.5 - Ye*Ye*X*0.5
  MMPYF32     MR1, MR1, MR2     ; MR1 = Ye = Ye*(1.5 - Ye*Ye*X*0.5)
  MMPYF32     MR0, MR1, MR0     ; MR0 = Y = Ye*X
  MMOV32      @_y, MR0         ; Store Y = sqrt(X)
  MSTOP
; end of task

```

**See also**

[MSUBF32 MRa, MRb, MRc](#)  
[MSUBF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)  
[MSUBF32 MRd, MRe, MRf || MMOV32 mem32, MRa](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf](#)

**MSUBF32 MRd, MRe, MRf ||MMOV32 MRa, mem32****32-Bit Floating-Point Subtraction with Parallel Move****Operands**

MRd	CLA floating-point destination register (MR0 to MR3) for the MSUBF32 operation MRd cannot be the same register as MRa
MRe	CLA floating-point source register (MR0 to MR3) for the MSUBF32 operation
MRf	CLA floating-point source register (MR0 to MR3) for the MSUBF32 operation
MRa	CLA floating-point destination register (MR0 to MR3) for the MMOV32 operation MRa cannot be the same register as MRd
mem32	32-bit memory location accessed using one of the available addressing modes. Source for the MMOV32 operation.

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0010 ffee ddaa addr
```

**Description**

Subtract the contents of two floating-point registers and move from memory to a floating-point register.

```
MRd = MRe - MRf;
MRa = [mem32];
```

**Restrictions**

The destination register for the MSUBF32 and the MMOV32 must be unique. That is, MRa cannot be the same register as MRd.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MSUBF32 generates an underflow condition.
- LVF = 1 if MSUBF32 generates an overflow condition.

The MMOV32 instruction sets the NF and ZF flags.

**Pipeline**

Both MSUBF32 and MMOV32 complete in a single cycle.

**Example**

```
NF = MRa(31);
ZF = 0;
if(MRa(30:23) == 0) { ZF = 1; NF = 0; }
```

**See also**

[MSUBF32 MRa, MRb, MRc](#)  
[MSUBF32 MRa, #16FHi, MRb](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf](#)

**MSUBF32 MRd, MRe, MRf ||MMOV32 mem32, MRa**
**32-Bit Floating-Point Subtraction with Parallel Move**
**Operands**

MRd	CLA floating-point destination register (MR0 to MR3) for the MSUBF32 operation
MRe	CLA floating-point source register (MR0 to MR3) for the MSUBF32 operation
MRf	CLA floating-point source register (MR0 to MR3) for the MSUBF32 operation
mem32	32-bit destination memory location for the MMOV32 operation
MRa	CLA floating-point source register (MR0 to MR3) for the MMOV32 operation

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0110 ffee ddaa addr
```

**Description**

Subtract the contents of two floating-point registers and move from a floating-point register to memory.

```
MRd = MRe - MRf;
[mem32] = MRa;
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	Yes	Yes

The MSTF register flags are modified as follows:

- LUF = 1 if MSUBF32 generates an underflow condition.
- LVF = 1 if MSUBF32 generates an overflow condition.

**Pipeline**

Both MSUBF32 and MMOV32 complete in a single cycle.

**See also**

[MSUBF32 MRa, MRb, MRc](#)  
[MSUBF32 MRa, #16FHi, MRb](#)  
[MSUBF32 MRd, MRe, MRf || MMOV32 MRa, mem32](#)  
[MMPYF32 MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf](#)

**MSWAPF MRa, MRb {, CNDF}****Conditional Swap****Operands**

MRa	CLA floating-point register (MR0 to MR3)
MRb	CLA floating-point register (MR0 to MR3)
CNDF	Optional condition tested based on the MSTF flags

**Opcode**

```
LSW: 0000 0000 CNDF bbaa
MSW: 0111 1011 0000 0000
```

**Description**

Conditional swap of MRa and MRb.

```
if (CNDF == true) swap MRa and MRb;
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

No flags affected

**Pipeline**

This is a single-cycle instruction.

**MSWAPF MRa, MRb {, CNDF} (continued)**
**Conditional Swap**
**Example**

```

; X is an array of 32-bit floating-point values
; and has length elements. Find the maximum value in
; the array and store the value in Result
;
; Note: MCMPPF32 and MSWAPF can be replaced by MMAXF32
;
_Cla1Task1:
  MMOV16    MAR1, #_X          ; Start address
  MUI16TOF32 MR0, @_len       ; Length of the array
  MNOP      ; delay for MAR1 load
  MNOP      ; delay for MAR1 load
  MMOV32    MR1, *MAR1[2]++    ; MR1 = X0
LOOP
  MMOV32    MR2, *MAR1[2]++    ; MR2 = next element
  MCMPPF32  MR2, MR1           ; Compare MR2 with MR1
  MSWAPF    MR1, MR2, GT       ; MR1 = MAX(MR1, MR2)
  MADD32    MR0, MR0, #-1.0    ; Decrement the counter
  MCMPPF32  MR0, #0.0         ; Set/clear flags for MBCNDD
  MNOP
  MNOP
  MNOP
  MBCNDD    LOOP, NEQ         ; Branch if not equal to zero
  MMOV32    @_Result, MR1     ; Always executed
  MNOP      ; Always executed
  MNOP      ; Always executed
  MSTOP

```

**MTESTTF CNDF****Test MSTF Register Flag Condition****Operands**

CNDF	Condition to test based on MSTF flags
------	---------------------------------------

**Opcode**

```
LSW: 0000 0000 0000 cndf
MSW: 0111 1111 0100 0000
```

**Description**

Test the CLA floating-point condition and if true, set the MSTF[TF] flag. If the condition is false, clear the MSTF[TF] flag. This is useful for temporarily storing a condition for later use.

```
if (CNDF == true) TF = 1;
else TF = 0;
```

CNDF is one of the following conditions:

Encode <sup>(1)</sup>	CNDF	Description	MSTF Flags Tested
0000	NEQ	Not equal to zero	ZF == 0
0001	EQ	Equal to zero	ZF == 1
0010	GT	Greater than zero	ZF == 0 AND NF == 0
0011	GEQ	Greater than or equal to zero	NF == 0
0100	LT	Less than zero	NF == 1
0101	LEQ	Less than or equal to zero	ZF == 1 OR NF == 1
1010	TF	Test flag set	TF == 1
1011	NTF	Test flag not set	TF == 0
1100	LU	Latched underflow	LUF == 1
1101	LV	Latched overflow	LVF == 1
1110	UNC	Unconditional	None
1111	UNCF <sup>(2)</sup>	Unconditional with flag modification	None

(1) Values not shown are reserved.

(2) This is the default operation, if no CNDF field is specified. This condition allows the ZF and NF flags to be modified when a conditional operation is executed. All other conditions do not modify these flags.

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	Yes	No	No	No	No

```
TF = 0;
if (CNDF == true) TF = 1;
```

Note: If (CNDF == UNC or UNCF), the TF flag is set to 1.

**Pipeline**

This is a single-cycle instruction.

**MTESTTF CNDF (continued)**
**Test MSTF Register Flag Condition**
**Example**

```

; if (State == 0.1)
;   RampState = RampState || RAMPMASK
; else if (State == 0.01)
;   CoastState = CoastState || COASTMASK
; else
;   SteadyState = SteadyState || STEADYMASK
;
_Cla1Task2:
  MMOV32   MR0, @_State
  MCMPF32  MR0, #0.1           ; Affects flags for 1st MBCNDD (A)
  MCMPF32  MR0, #0.01         ; Check used by 2nd MBCNDD (B)
  MTESTTF  EQ                 ; Store EQ flag in TF for 2nd MBCNDD (B)
  MNOP
  MBCNDD   _Skip1, NEQ        ; (A) If State != 0.1, go to Skip1
  MMOV32   MR1, @_RampState   ; Always executed
  MMOVXI   MR2, #RAMPMASK     ; Always executed
  MOR32    MR1, MR2           ; Always executed
  MMOV32   @_RampState, MR1   ; Execute if (A) branch not taken
  MSTOP    ; end of task if (A) branch not taken
_Skip1:
  MMOV32   MR3, @_SteadyState
  MMOVXI   MR2, #STEADYMASK
  MOR32    MR3, MR2
  MBCNDD   _Skip2, NTF        ; (B) if State != .01, go to Skip2
  MMOV32   MR1, @_CoastState  ; Always executed
  MMOVXI   MR2, #COASTMASK    ; Always executed
  MOR32    MR1, MR2           ; Always executed
  MMOV32   @_CoastState, MR1  ; Execute if (B) branch not taken
  MSTOP    ; end of task if (B) branch not taken
_Skip2:
  MMOV32   @_SteadyState, MR3  ; Executed if (B) branch taken
  MSTOP

```



**MUI16TOF32 MRa, mem16****Convert Unsigned 16-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem16	16-bit source memory location

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0101 01aa addr
```

**Description**

When converting F32 to I16/UI16 data format, the MF32TOI16/UI16 operation truncates to zero while the MF32TOI16R/UI16R operation rounds to the nearest (even) value.

```
MRa = UI16TOF32[mem16];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, MRb](#)

**MUI16TOF32 MRa, MRb****Convert Unsigned 16-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1110 1110 0000
```

**Description**

Convert an unsigned 16-bit integer to a 32-bit floating-point value. When converting float32 to I16/UI16 data format, the MF32TOI16/UI16 operation truncates to zero while the MF32TOI16R/UI16R operation rounds to the nearest (even) value.

```
MRa = UI16TOF32[MRb];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVXI MR1, #0x800F ; MR1(15:0) = 32783 (0x800F)
MUI16TOF32 MR0, MR1 ; MR0 = UI16TOF32 (MR1(15:0))
; = 32783.0 (0x47000F00)
```

**See also**

[MF32TOI16 MRa, MRb](#)  
[MF32TOI16R MRa, MRb](#)  
[MF32TOUI16 MRa, MRb](#)  
[MF32TOUI16R MRa, MRb](#)  
[MI16TOF32 MRa, MRb](#)  
[MI16TOF32 MRa, mem16](#)  
[MUI16TOF32 MRa, mem16](#)

**MUI32TOF32 MRa, mem32****Convert Unsigned 32-Bit Integer to 32-Bit Floating-Point Value****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
mem32	32-bit memory location accessed using one of the available addressing modes

**Opcode**

```
LSW: mmmm mmmm mmmm mmmm
MSW: 0111 0100 10aa addr
```

**Description**

```
MRa = UI32TOF32[mem32];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
; Given x2, m2, and b2 are Uint32 numbers:
;
; x2 = Uint32(2) = 0x00000002
; m2 = Uint32(1) = 0x00000001
; b2 = Uint32(3) = 0x00000003
;
; Calculate y2 = x2 * m2 + b2
;
_Cla1Task1:
  MUI32TOF32 MR0, @_m2      ; MR0 = 1.0 (0x3F800000)
  MUI32TOF32 MR1, @_x2      ; MR1 = 2.0 (0x40000000)
  MUI32TOF32 MR2, @_b2      ; MR2 = 3.0 (0x40400000)
  MMPYF32    MR3, MR0, MR1  ; M*X
  MADD32     MR3, MR2, MR3  ; Y=MX+B = 5.0 (0x40A00000)
  MF32TOUI32 MR3, MR3      ; Y = Uint32(5.0) = 0x00000005
  MMOV32    @_y2, MR3      ; store result
  MSTOP
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, MRb](#)

**MUI32TOF32 MRa, MRb**
**Convert Unsigned 32-Bit Integer to 32-Bit Floating-Point Value**
**Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 0000 bbaa
MSW: 0111 1101 1100 0000
```

**Description**

```
MRa = UI32TOF32 [MRb];
```

**Flags**

This instruction does not affect any flags:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	No	No	No	No

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ    MR3, #0x8000 ; MR3(31:16) = 0x8000
MMOVXI    MR3, #0x1111 ; MR3(15:0) = 0x1111
           ; MR3 = 2147488017
MUI32TOF32 MR3, MR3    ; MR3 = MUI32TOF32 (MR3) = 2147488017.0 (0x4F000011)
```

**See also**

[MF32TOI32 MRa, MRb](#)  
[MF32TOUI32 MRa, MRb](#)  
[MI32TOF32 MRa, mem32](#)  
[MI32TOF32 MRa, MRb](#)  
[MUI32TOF32 MRa, mem32](#)

**MXOR32 MRa, MRb, MRc****Bitwise Exclusive Or****Operands**

MRa	CLA floating-point destination register (MR0 to MR3)
MRb	CLA floating-point source register (MR0 to MR3)
MRc	CLA floating-point source register (MR0 to MR3)

**Opcode**

```
LSW: 0000 0000 00cc bbaa
MSW: 0111 1100 1010 0000
```

**Description**

Bitwise XOR of MRb with MRc.

```
MARa(31:0) = MARb(31:0) XOR MRC(31:0);
```

**Flags**

This instruction modifies the following flags in the MSTF register:

Flag	TF	ZF	NF	LUF	LVF
Modified	No	Yes	Yes	No	No

The MSTF register flags are modified based on the integer results of the operation.

```
NF = MRa(31);
ZF = 0;
if(MRa(31:0) == 0) { ZF = 1; }
```

**Pipeline**

This is a single-cycle instruction.

**Example**

```
MMOVIZ MR0, #0x5555 ; MR0 = 0x5555AAAA
MMOVXI MR0, #0xAAAA
MMOVIZ MR1, #0x5432 ; MR1 = 0x5432FEDC
MMOVXI MR1, #0xFEDC
; 0101 XOR 0101 = 0000 (0)
; 0101 XOR 0100 = 0001 (1)
; 0101 XOR 0011 = 0110 (6)
; 0101 XOR 0010 = 0111 (7)
; 1010 XOR 1111 = 0101 (5)
; 1010 XOR 1110 = 0100 (4)
; 1010 XOR 1101 = 0111 (7)
; 1010 XOR 1100 = 0110 (6)
MXOR32 MR2, MR1, MR0 ; MR3 = 0x01675476
```

**See also**

[MAND32 MRa, MRb, MRc](#)  
[MOR32 MRa, MRb, MRc](#)

## 7.8 CLA Registers

This section describes the Control Law Accelerator registers.

### 7.8.1 CLA Base Address Table

**Table 7-22. CLA Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
ClA1OnlyRegs	<a href="#">CLA_ONLY_REGS</a>	CLA1_ONLY_BASE	0x0000_0C00	-	-	YES	-	-	-
ClA1SoftIntRegs	<a href="#">CLA_SOFTINT_REGS</a>	CLA1_SOFTINT_BASE	0x0000_0CE0	-	-	YES	-	-	-
ClA1Regs	<a href="#">CLA_REGS</a>	CLA1_BASE	0x0000_1400	YES	-	-	-	-	-

## 7.8.2 CLA\_ONLY\_REGS Registers

Table 7-23 lists the memory-mapped registers for the CLA\_ONLY\_REGS registers. All register offset addresses not listed in Table 7-23 should be considered as reserved locations and the register contents should not be modified.

**Table 7-23. CLA\_ONLY\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
80h	_MVECTBGRNDACTIVE	Active register for MVECTBGRND.	EALLOW	<a href="#">Go</a>
C0h	_MPSACTL	CLA PSA Control Register	EALLOW	<a href="#">Go</a>
C2h	_MPSA1	CLA PSA1 Register	EALLOW	<a href="#">Go</a>
C4h	_MPSA2	CLA PSA2 Register	EALLOW	<a href="#">Go</a>
E0h	SOFTINTEN	CLA Software Interrupt Enable Register		<a href="#">Go</a>
E2h	SOFTINTFRC	CLA Software Interrupt Force Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 7-24 shows the codes that are used for access types in this section.

**Table 7-24. CLA\_ONLY\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 7.8.2.1 \_MVECTBGRNDACTIVE Register (Offset = 80h) [Reset = 0000h]

\_MVECTBGRNDACTIVE is shown in [Figure 7-2](#) and described in [Table 7-25](#).

Return to the [Summary Table](#).

Gives the current interrupted MPC value of the background task, if the background task was running and interrupted, or reflects the MVECTBGRND value, if MCTLBGRND.BGSTART bit is 0.

**Figure 7-2. \_MVECTBGRNDACTIVE Register**

15	14	13	12	11	10	9	8
i16							
R-0h							
7	6	5	4	3	2	1	0
i16							
R-0h							

**Table 7-25. \_MVECTBGRNDACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	i16	R	0h	Gives the current interrupted MPC value of the background task, if the background task was running and interrupted, or reflects the MVECTBGRND value, if MCTLBGRND.BGSTART bit is 0. Reset type: SYSRSn



### 7.8.2.2 \_MPSACTL Register (Offset = C0h) [Reset = 0000h]

\_MPSACTL is shown in [Figure 7-3](#) and described in [Table 7-26](#).

Return to the [Summary Table](#).

PSA Control Register

**Figure 7-3. \_MPSACTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
MPA2CFG		MPA2CLEAR	MPA1CLEAR	MDWDBCYC	MDWDBSTART	MPABCYC	MPABSTART
R/W-0h		R-0/W1S-0h	R-0/W1S-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-26. \_MPSACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-6	MPA2CFG	R/W	0h	CLA PSA2 Polynomial Configuration Bits: These bits configure the type of polynomial used for PSA2. The polynomials chosen are commonly used in the industry: Mode Polynomial Type 0,0 PSA 0,1 CRC32 1,0 CRC16 1,1 CRC16-CCITT Note: [1] Polynomial configuration should be performed when PSA2 is stopped. Reset type: SYSRSn
5	MPA2CLEAR	R-0/W1S	0h	CLA PSA2 Clear Bit: Writing of '1' will clear contents of PSA2 register. Writes of '0' are ignored. Always reads back a '0' Note: Clearing operation should be performed when PSA2 is stopped. Reset type: SYSRSn
4	MPA1CLEAR	R-0/W1S	0h	CLA PSA1 Clear Bit: Writing of '1' will clear contents of PSA1 register. Writes of '0' are ignored. Always reads back a '0' Note: Clearing operation should be performed when PSA1 is stopped. Reset type: SYSRSn
3	MDWDBCYC	R/W	0h	CLA Data Write Data Bus PSA2 Cycle or Event Based Bit: 0 PSA2 calculated on every cycle 1 PSA2 calculated on every bus event Reset type: SYSRSn
2	MDWDBSTART	R/W	0h	CLA Data Write Data Bus PSA2 Start/Stop Bit: 0 PSA2 stopped 1 PSA2 start Reset type: SYSRSn
1	MPABCYC	R/W	0h	CLA Program Address Bus PSA1 Cycle/Event Based Bit: 0 PSA1 calculated on every cycle 1 PSA1 calculated on every bus event Reset type: SYSRSn

**Table 7-26. \_MPSACTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	MPABSTART	R/W	0h	CLA Program Address Bus PSA1 Start/Stop Bit: 0 PSA1 stopped 1 PSA1 start Reset type: SYSRSn

### 7.8.2.3 \_MPSA1 Register (Offset = C2h) [Reset = 0000000h]

\_MPSA1 is shown in [Figure 7-4](#) and described in [Table 7-27](#).

Return to the [Summary Table](#).

PSA1 Register

**Figure 7-4. \_MPSA1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
i32																															
R/W-0h																															

**Table 7-27. \_MPSA1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R/W	0h	PSA1 Value: Reading this register gives the current PSA1 value. The value can be read at any time. Writes to this register are allowed to initialize the PSA1 to a known value. Writes to this register should only be made when PSA1 is stopped. Register value is cleared to zero by reset or by writing to the MPSA1CLEAR bit in the MPSACTL register. Reset type: SYSRSn

### 7.8.2.4 \_MPSA2 Register (Offset = C4h) [Reset = 0000000h]

\_MPSA2 is shown in [Figure 7-5](#) and described in [Table 7-28](#).

Return to the [Summary Table](#).

PSA2 Register

**Figure 7-5. \_MPSA2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
i32																															
R/W-0h																															

**Table 7-28. \_MPSA2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R/W	0h	PSA2 Value: Reading this register gives the current PSA2 value. The value can be read at any time. Writes to this register are allowed to initialize the PSA2 to a known value. Writes to this register should only be made when PSA2 is stopped. Register value is cleared to zero by reset or by writing to the MPSA2CLEAR bit in the MPSACTL register. Reset type: SYSRSn

### 7.8.2.5 SOFTINTEN Register (Offset = E0h) [Reset = 0000h]

SOFTINTEN is shown in [Figure 7-6](#) and described in [Table 7-29](#).

Return to the [Summary Table](#).

Enables the ability to generate CLA task interrupt from within the task, by writing to SOFTINTFRC register. SOFTINTFRC register can only be written from CLA.

**Figure 7-6. SOFTINTEN Register**

15		14		13		12		11		10		9		8	
RESERVED															
R/W-0h															
7		6		5		4		3		2		1		0	
TASK8		TASK7		TASK6		TASK5		TASK4		TASK3		TASK2		TASK1	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 7-29. SOFTINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
6	TASK7	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
5	TASK6	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
4	TASK5	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
3	TASK4	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
2	TASK3	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
1	TASK2	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

**Table 7-29. SOFTINTEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TASK1	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

### 7.8.2.6 SOFTINTFRC Register (Offset = E2h) [Reset = 0000h]

SOFTINTFRC is shown in [Figure 7-7](#) and described in [Table 7-30](#).

Return to the [Summary Table](#).

Writing a value of 1 in a bit will generate the corresponding task interrupt.

**Figure 7-7. SOFTINTFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
TASK8	TASK7	TASK6	TASK5	TASK4	TASK3	TASK2	TASK1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-30. SOFTINTFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
6	TASK7	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
5	TASK6	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
4	TASK5	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
3	TASK4	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
2	TASK3	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
1	TASK2	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
0	TASK1	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn

### 7.8.3 CLA\_SOFTINT\_REGS Registers

Table 7-31 lists the memory-mapped registers for the CLA\_SOFTINT\_REGS registers. All register offset addresses not listed in Table 7-31 should be considered as reserved locations and the register contents should not be modified.

**Table 7-31. CLA\_SOFTINT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SOFTINTEN	CLA Software Interrupt Enable Register		<a href="#">Go</a>
2h	SOFTINTFRC	CLA Software Interrupt Force Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 7-32 shows the codes that are used for access types in this section.

**Table 7-32. CLA\_SOFTINT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 7.8.3.1 SOFTINTEN Register (Offset = 0h) [Reset = 0000h]

SOFTINTEN is shown in [Figure 7-8](#) and described in [Table 7-33](#).

Return to the [Summary Table](#).

Enables the ability to generate CLA task interrupt from within the task, by writing to SOFTINTFRC register. SOFTINTFRC register can only be written from CLA.

**Figure 7-8. SOFTINTEN Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
TASK8	TASK7	TASK6	TASK5	TASK4	TASK3	TASK2	TASK1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-33. SOFTINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
6	TASK7	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
5	TASK6	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
4	TASK5	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
3	TASK4	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
2	TASK3	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
1	TASK2	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

**Table 7-33. SOFTINTEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TASK1	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

### 7.8.3.2 SOFTINTFRC Register (Offset = 2h) [Reset = 0000h]

SOFTINTFRC is shown in [Figure 7-9](#) and described in [Table 7-34](#).

Return to the [Summary Table](#).

Writing a value of 1 in a bit will generate the corresponding task interrupt. This register is only accessible by the CLA (not the CPU).

**Figure 7-9. SOFTINTFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
TASK8	TASK7	TASK6	TASK5	TASK4	TASK3	TASK2	TASK1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-34. SOFTINTFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
6	TASK7	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
5	TASK6	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
4	TASK5	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
3	TASK4	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
2	TASK3	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
1	TASK2	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn
0	TASK1	R-0/W1S	0h	Write of '1' will generate a CLA software interrupt to the CPU for the corresponding task. Write of '0' has no effect. Reset type: SYSRSn

### 7.8.4 CLA\_REGS Registers

Table 7-35 lists the memory-mapped registers for the CLA\_REGS registers. All register offset addresses not listed in Table 7-35 should be considered as reserved locations and the register contents should not be modified.

**Table 7-35. CLA\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MVECT1	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
1h	MVECT2	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
2h	MVECT3	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
3h	MVECT4	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
4h	MVECT5	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
5h	MVECT6	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
6h	MVECT7	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
7h	MVECT8	Task Interrupt Vector	EALLOW	<a href="#">Go</a>
10h	MCTL	Control Register	EALLOW	<a href="#">Go</a>
1Bh	_MVECTBGRNDACTIVE	Active register for MVECTBGRND.	EALLOW	<a href="#">Go</a>
1Ch	SOFTINTEN	CLA Software Interrupt Enable Register		<a href="#">Go</a>
1Dh	_MSTSBGRND	Status register for the back ground task.	EALLOW	<a href="#">Go</a>
1Eh	_MCTLBGRND	Control register for the back ground task.	EALLOW	<a href="#">Go</a>
1Fh	_MVECTBGRND	Vector for the back ground task.	EALLOW	<a href="#">Go</a>
20h	MIFR	Interrupt Flag Register	EALLOW	<a href="#">Go</a>
21h	MIOVF	Interrupt Overflow Flag Register	EALLOW	<a href="#">Go</a>
22h	MIFRC	Interrupt Force Register	EALLOW	<a href="#">Go</a>
23h	MICLR	Interrupt Flag Clear Register	EALLOW	<a href="#">Go</a>
24h	MICLROVF	Interrupt Overflow Flag Clear Register	EALLOW	<a href="#">Go</a>
25h	MIER	Interrupt Enable Register	EALLOW	<a href="#">Go</a>
26h	MIRUN	Interrupt Run Status Register	EALLOW	<a href="#">Go</a>
28h	_MPC	CLA Program Counter		<a href="#">Go</a>
2Ah	_MAR0	CLA Auxiliary Register 0		<a href="#">Go</a>
2Bh	_MAR1	CLA Auxiliary Register 1		<a href="#">Go</a>
2Eh	_MSTF	CLA Floating-Point Status Register		<a href="#">Go</a>
30h	_MR0	CLA Floating-Point Result Register 0		<a href="#">Go</a>
34h	_MR1	CLA Floating-Point Result Register 1		<a href="#">Go</a>
38h	_MR2	CLA Floating-Point Result Register 2		<a href="#">Go</a>
3Ch	_MR3	CLA Floating-Point Result Register 3		<a href="#">Go</a>
42h	_MPSACTL	CLA PSA Control Register	EALLOW	<a href="#">Go</a>
44h	_MPSA1	CLA PSA1 Register	EALLOW	<a href="#">Go</a>
46h	_MPSA2	CLA PSA2 Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 7-36 shows the codes that are used for access types in this section.

**Table 7-36. CLA\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		

**Table 7-36. CLA\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 7.8.4.1 MVECT1 Register (Offset = 0h) [Reset = 0000h]

MVECT1 is shown in [Figure 7-10](#) and described in [Table 7-37](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-10. MVECT1 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-37. MVECT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions. There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth. Note: While the CLA is running or executing a task, the CPU can change the MVECT values.. Reset type: SYSRSn

### 7.8.4.2 MVECT2 Register (Offset = 1h) [Reset = 0000h]

MVECT2 is shown in [Figure 7-11](#) and described in [Table 7-38](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-11. MVECT2 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-38. MVECT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>

### 7.8.4.3 MVECT3 Register (Offset = 2h) [Reset = 0000h]

MVECT3 is shown in [Figure 7-12](#) and described in [Table 7-39](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-12. MVECT3 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-39. MVECT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions. There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth. Note: While the CLA is running or executing a task, the CPU can change the MVECT values.. Reset type: SYSRSn



#### 7.8.4.4 MVECT4 Register (Offset = 3h) [Reset = 0000h]

MVECT4 is shown in [Figure 7-13](#) and described in [Table 7-40](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-13. MVECT4 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-40. MVECT4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>

### 7.8.4.5 MVECT5 Register (Offset = 4h) [Reset = 0000h]

MVECT5 is shown in [Figure 7-14](#) and described in [Table 7-41](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-14. MVECT5 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-41. MVECT5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions. There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth. Note: While the CLA is running or executing a task, the CPU can change the MVECT values.. Reset type: SYSRSn

#### 7.8.4.6 MVECT6 Register (Offset = 5h) [Reset = 0000h]

MVECT6 is shown in [Figure 7-15](#) and described in [Table 7-42](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-15. MVECT6 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-42. MVECT6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>

### 7.8.4.7 MVECT7 Register (Offset = 6h) [Reset = 0000h]

MVECT7 is shown in [Figure 7-16](#) and described in [Table 7-43](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-16. MVECT7 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-43. MVECT7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions. There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth. Note: While the CLA is running or executing a task, the CPU can change the MVECT values.. Reset type: SYSRSn

#### 7.8.4.8 MVECT8 Register (Offset = 7h) [Reset = 0000h]

MVECT8 is shown in [Figure 7-17](#) and described in [Table 7-44](#).

Return to the [Summary Table](#).

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

**Figure 7-17. MVECT8 Register**

15	14	13	12	11	10	9	8
MVECT							
R/W-0h							
7	6	5	4	3	2	1	0
MVECT							
R/W-0h							

**Table 7-44. MVECT8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	MVECT	R/W	0h	<p>MPC Start Address: These bits specify the start address for the given interrupt (task). The address range of the CLA with a 16-bit MVECT is 64Kx16 words or 32K CLA instructions.</p> <p>There is one MVECT register per interrupt (task). Interrupt 1 uses MVECT1, interrupt 2 uses MVECT2 and so forth.</p> <p>Note: While the CLA is running or executing a task, the CPU can change the MVECT values..</p> <p>Reset type: SYSRSn</p>

### 7.8.4.9 MCTL Register (Offset = 10h) [Reset = 0000h]

MCTL is shown in [Figure 7-18](#) and described in [Table 7-45](#).

Return to the [Summary Table](#).

Control Register

**Figure 7-18. MCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					IACKE	SOFTRESET	HARDRESET
R-0h					R/W-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-45. MCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R	0h	Reserved
2	IACKE	R/W	0h	<p>IACK Operation Enable Bit: Writing a '1' to this bit will enable the IACK operation for setting the MIFR bits in the same manner as the MIFRC register (write of '1' will set respective MIFR bit). At reset, this feature is disabled.</p> <p>This feature enables the C28 CPU to efficiently trigger a task.</p> <p>Note: IACK operation should ignore EALLOW status of C28 core when accessing the MIFRC register.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The CLA ignores the IACK instruction. (default)</p> <p>1h (R/W) = Enable the main CPU to use the IACK #16bit instruction to set MIFR bits in the same manner as writing to the MIFRC register. Each bit in the operand, #16bit, corresponds to a bit in the MIFRC register. Using IACK has the advantage of not having to first set the EALLOW bit. This allows the main CPU to efficiently trigger a CLA task through software.</p> <p>Examples IACK #0x0001 Write a 1 to MIFRC bit 0 to force task 1</p> <p>IACK #0x0003 Write a 1 to MIFRC bit 0 and 1 to force task 1 and task 2</p>
1	SOFTRESET	R-0/W1S	0h	<p>Soft Reset Bit: Writing a '1' to this bit will stop a current task, clear the RUN flag and also clear all bits in the MIER register. Writes of '0' are ignored and reads always return a '0'.</p> <p>Note: After issuing SOFTRESET command, user should wait at least 1 clock cycle before attempting to write to MIER register.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = This bit always reads back 0 and writes of 0 are ignored.</p> <p>1h (R/W) = Writing a 1 will cause a soft reset of the CLA. This will stop the current task, clear the MIRUN flag and clear all bits in the MIER register. After a soft reset you must wait at least 1 SYSCLKOUT cycle before reconfiguring the MIER bits. If these two operations are done back-to-back then the MIER bits will not get set.</p>
0	HARDRESET	R-0/W1S	0h	<p>Hard Reset Bit: Writing a '1' to this bit will cause a HARD reset on the CLA. The behavior of a HARD reset is the same as a system reset SYSRSn on the CLA. Writes of '0' are ignored and reads always return a '0'.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = This bit always reads back 0 and writes of 0 are ignored.</p> <p>1h (R/W) = Writing a 1 will cause a hard reset of the CLA. This will set all CLA registers to their default state.</p>

#### 7.8.4.10 \_MVECTBGRNDACTIVE Register (Offset = 1Bh) [Reset = 0000h]

\_MVECTBGRNDACTIVE is shown in [Figure 7-19](#) and described in [Table 7-46](#).

Return to the [Summary Table](#).

Gives the current interrupted MPC value of the background task, if the background task was running and interrupted, or reflects the MVECTBGRND value, if MCTLBGRND.BGSTART bit is 0.

**Figure 7-19. \_MVECTBGRNDACTIVE Register**

15	14	13	12	11	10	9	8
i16							
R-0h							
7	6	5	4	3	2	1	0
i16							
R-0h							

**Table 7-46. \_MVECTBGRNDACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	i16	R	0h	Gives the current interrupted MPC value of the background task, if the background task was running and interrupted, or reflects the MVECTBGRND value, if MCTLBGRND.BGSTART bit is 0. Reset type: SYSRSn

### 7.8.4.11 SOFTINTEN Register (Offset = 1Ch) [Reset = 0000h]

SOFTINTEN is shown in [Figure 7-20](#) and described in [Table 7-47](#).

Return to the [Summary Table](#).

Enables the ability to generate CLA task interrupt from within the task, by writing to SOFTINTFRC register. SOFTINTFRC register can only be written from CLA. Only reads are allowed from CPU. Writes are not allowed from CPU.

**Figure 7-20. SOFTINTEN Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
TASK8	TASK7	TASK6	TASK5	TASK4	TASK3	TASK2	TASK1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-47. SOFTINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved
7	TASK8	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
6	TASK7	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
5	TASK6	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
4	TASK5	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
3	TASK4	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
2	TASK3	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn
1	TASK2	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn



**Table 7-47. SOFTINTEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TASK1	R/W	0h	0: End-Of-Task Interrupt is fired for the respective task 1: Enable Software Interrupt for the respective task. End-of-Task interrupt is not sent to CPU in this case. Note: SOFTINTEN register is read only in the CPU memory map. Reset type: SYSRSn

### 7.8.4.12 \_MSTSBGRND Register (Offset = 1Dh) [Reset = 0000h]

\_MSTSBGRND is shown in [Figure 7-21](#) and described in [Table 7-48](#).

Return to the [Summary Table](#).

Status bits for the backgroundtask.

**Figure 7-21. \_MSTSBGRND Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED					BGOVF	_BGINTM	RUN
R/W-0h					R/W1C-0h	R-0h	R-0h

**Table 7-48. \_MSTSBGRND Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R/W	0h	Reserved
2	BGOVF	R/W1C	0h	Value of 1 indicates a hardware trigger (which is enabled) occurred while the MCTLBGRND.BGSTART bit is set. Writing a value of 1 to this bit clears the BGOVF bit. Write of 0 has no effect, Value of 0 indicates the background task trigger did not result in a overflow. Reset type: SYSRSn
1	_BGINTM	R	0h	Value of 1 indicates that background task will not be interrupted. This bit is set when MSETC _BGINTM bit is executed. Value of 0 indicates that background task can be interrupted. Reset type: SYSRSn
0	RUN	R	0h	Value of 1 indicates that background task is running. Value of 0 indicates that background task is not running. Reset type: SYSRSn

### 7.8.4.13 \_MCTLBGRND Register (Offset = 1Eh) [Reset = 0000h]

\_MCTLBGRND is shown in [Figure 7-22](#) and described in [Table 7-49](#).

Return to the [Summary Table](#).

Holds the configuration bits to start the background task, enable hardware trigger.

**Figure 7-22. \_MCTLBGRND Register**

15	14	13	12	11	10	9	8
BGEN	RESERVED						
R/W-0h				R/W-0h			
7	6	5	4	3	2	1	0
RESERVED						TRIGEN	BGSTART
R/W-0h						R/W-0h	R/W1S-0h

**Table 7-49. \_MCTLBGRND Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	BGEN	R/W	0h	0 Background task is disabled, BGSTART will not be set either in a hardware trigger or by writing 1 to BGSTART bit. 1 Background task is enabled and MIER[INT8] will be cleared, preventing task 8 from triggering. Reset type: SYSRSn
14-2	RESERVED	R/W	0h	Reserved
1	TRIGEN	R/W	0h	Hardware trigger enable for the background task. 1 Hardware trigger is enabled. 0 Hardware trigger is disabled. Note: Trigger source for the background task will be the same as that for task 8 Reset type: SYSRSn
0	BGSTART	R/W1S	0h	Value of 1 will start the background task, provided there are no other pending tasks. - Value of 0 has no effect if the background task has not started. - This bit is also set by hardware, if MCTLBGRND.TRIGEN = 1 and a hardware trigger occurs. - This bit is cleared by hardware when a MSTOP instruction occurs in the background task - If the background task is running and this bit is cleared, it will not have any effect on the task execution. Reset type: SYSRSn

#### 7.8.4.14 \_MVECTBGRND Register (Offset = 1Fh) [Reset = 0000h]

\_MVECTBGRND is shown in [Figure 7-23](#) and described in [Table 7-50](#).

Return to the [Summary Table](#).

These bits specify the start address for the background task . The value in this register is forced into the MPC register when the background task starts.

**Figure 7-23. \_MVECTBGRND Register**

15	14	13	12	11	10	9	8
i16							
R/W-0h							
7	6	5	4	3	2	1	0
i16							
R/W-0h							

**Table 7-50. \_MVECTBGRND Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	i16	R/W	0h	MPC Start Address: These bits specify the start address for the background task . The value in this register is forced into the MPC register, when the background task starts. Reset type: SYSRSn

### 7.8.4.15 MIFR Register (Offset = 20h) [Reset = 0000h]

MIFR is shown in [Figure 7-24](#) and described in [Table 7-51](#).

Return to the [Summary Table](#).

Each bit in the interrupt flag register corresponds to a CLA task. The corresponding bit is automatically set when the task request is received from the peripheral interrupt. The bit can also be set by the main CPU writing to the MIFRC register or using the IACK instruction to start the task. To use the IACK instruction to begin a task first enable this feature in the MCTL register. If the bit is already set when a new peripheral interrupt is received, then the corresponding overflow bit will be set in the MIOVF register.

The corresponding MIFR bit is automatically cleared when the task begins execution. This will occur if the interrupt is enabled in the MIER register and no other higher priority task is pending. The bits can also be cleared manually by writing to the MICLR register. Writes to the MIFR register are ignored.

**Figure 7-24. MIFR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 7-51. MIFR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = TASK_FLAG_DISABLE Task 8 interrupt is currently not flagged (default)</p> <p>1h (R/W) = TASK_FLAG_ENABLE Task 8 interrupt has been received and is pending execution</p>

**Table 7-51. MIFR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	INT7	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 7 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 7 interrupt has been received and is pending execution</p>
5	INT6	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 6 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 6 interrupt has been received and is pending execution</p>
4	INT5	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 5 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 5 interrupt has been received and is pending execution</p>

**Table 7-51. MIFR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT4	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 4 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 4 interrupt has been received and is pending execution</p>
2	INT3	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 3 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 3 interrupt has been received and is pending execution</p>
1	INT2	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 2 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 2 interrupt has been received and is pending execution</p>

**Table 7-51. MIFR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INT1	R	0h	<p>These bits, when set to '1', indicate a valid peripheral interrupt has been latched by the CLA. Writes to this register are ignored.</p> <p>The IFR flag bit is automatically cleared if the respective interrupt is enabled in the MIER register and the respective task starts running. If a new peripheral interrupt attempts to set the bit to '1' while on the same cycle the task tries to clear it, then the peripheral interrupt will have priority.</p> <p>The IFR flag bits can also be set and cleared by the MIFRC and MICLR registers.</p> <p>If the MIFRC register is trying to set the respective bit while a new task tries to clear it, then the MIFRC event has priority.</p> <p>If the MICLR register is trying to clear the respective bit and a peripheral interrupt occurs on the same cycle, then the peripheral interrupt has priority. The respective overflow flag in the MIOVF register will not be set under this condition.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_FLAG_DISABLE            Task 1 interrupt is currently not flagged (default)            1h (R/W) = TASK_FLAG_ENABLE            Task 1 interrupt has been received and is pending execution</p>



### 7.8.4.16 MIOVF Register (Offset = 21h) [Reset = 0000h]

MIOVF is shown in [Figure 7-25](#) and described in [Table 7-52](#).

Return to the [Summary Table](#).

Each bit in the overflow flag register corresponds to a CLA task. The bit is set when an interrupt overflow event has occurred for the specific task. An overflow event occurs when the MIFR register bit is already set when a new interrupt is received from a peripheral source. The MIOVF bits are only affected by peripheral interrupt events. They do not respond to a task request by the main CPU IACK instruction or by directly setting MIFR bits. The overflow flag will remain latched and can only be cleared by writing to the overflow flag clear (MICLROVF) register. Writes to the MIOVF register are ignored.

**Figure 7-25. MIOVF Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 7-52. MIOVF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MICLROVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MICLROVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = A task 8 interrupt overflow has not occurred (default)</p> <p>1h (R/W) = A task 8 interrupt overflow has occurred</p>
6	INT7	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MICLROVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MICLROVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = A task 7 interrupt overflow has not occurred (default)</p> <p>1h (R/W) = A task 7 interrupt overflow has occurred</p>

**Table 7-52. MIOVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	INT6	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn 0h (R/W) = A task 6 interrupt overflow has not occurred (default) 1h (R/W) = A task 6 interrupt overflow has occurred</p>
4	INT5	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn 0h (R/W) = A task 5 interrupt overflow has not occurred (default) 1h (R/W) = A task 5 interrupt overflow has occurred</p>
3	INT4	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn 0h (R/W) = A task 4 interrupt overflow has not occurred (default) 1h (R/W) = A task 4 interrupt overflow has occurred</p>

**Table 7-52. MIOVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	INT3	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn            0h (R/W) = A task 3 interrupt overflow has not occurred (default)            1h (R/W) = A task 3 interrupt overflow has occurred</p>
1	INT2	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn            0h (R/W) = A task 2 interrupt overflow has not occurred (default)            1h (R/W) = A task 2 interrupt overflow has occurred</p>
0	INT1	R	0h	<p>These bits, when set to '1', indicate an interrupt overflow event occurred. Such an event occurs when the IFR bit is already set. An overflow event remains latched and respective bits can only be cleared by writing to the MIOVF register.</p> <p>If the MIFR bit is being cleared by a new task on the same cycle as a new peripheral interrupt occurs, the overflow flag will not be affected and the respective MIFR bit will be set.</p> <p>If the MIOVF bit is being cleared by the MIOVF register on the same cycle as the overflow bit is being set by hardware, then the hardware will have priority.</p> <p>Notes: [1] The MIOVF bits are only affected by peripheral interrupt events. Forcing an interrupt using the MIFRC or IACK operation will not set the overflow flag even if the MIFR bit is set.</p> <p>Reset type: SYSRSn            0h (R/W) = A task 1 interrupt overflow has not occurred (default)            1h (R/W) = A task 1 interrupt overflow has occurred</p>

### 7.8.4.17 MIFRC Register (Offset = 22h) [Reset = 0000h]

MIFRC is shown in [Figure 7-26](#) and described in [Table 7-53](#).

Return to the [Summary Table](#).

The interrupt force register can be used by the main CPU to start tasks through software. Writing a 1 to a MIFRC bit will set the corresponding bit in the MIFR register. Writes of 0 are ignored and reads always return 0. The IACK #16bit operation can also be used to start tasks and has the same effect as the MIFRC register. To enable IACK to set MIFR bits you must first set the MCTL[IACKE] bit. Using IACK has the advantage of not having to first set the EALLOW bit. This allows the main CPU to efficiently trigger CLA tasks through software.

**Figure 7-26. MIFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-53. MIFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 8 interrupt
6	INT7	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 7 interrupt
5	INT6	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 6 interrupt
4	INT5	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 5 interrupt

**Table 7-53. MIFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT4	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 4 interrupt
2	INT3	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 3 interrupt
1	INT2	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 2 interrupt
0	INT1	R-0/W1S	0h	Writing a '1' to any of the bits will set the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to force the task 1 interrupt

### 7.8.4.18 MICLR Register (Offset = 23h) [Reset = 0000h]

MICLR is shown in [Figure 7-27](#) and described in [Table 7-54](#).

Return to the [Summary Table](#).

Normally bits in the MIFR register are automatically cleared when a task begins. The interrupt flag clear register can be used to instead manually clear bits in the interrupt flag (MIFR) register. Writing a 1 to a MICLR bit will clear the corresponding bit in the MIFR register. Writes of 0 are ignored and reads always return 0.

**Figure 7-27. MICLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-54. MICLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 8 interrupt flag
6	INT7	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 7 interrupt flag
5	INT6	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 6 interrupt flag
4	INT5	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 5 interrupt flag

**Table 7-54. MICLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT4	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 4 interrupt flag
2	INT3	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 3 interrupt flag
1	INT2	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 2 interrupt flag
0	INT1	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIFR bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIFR register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 1 interrupt flag

### 7.8.4.19 MICLROVF Register (Offset = 24h) [Reset = 0000h]

MICLROVF is shown in [Figure 7-28](#) and described in [Table 7-55](#).

Return to the [Summary Table](#).

Overflow flag bits in the MIOVF register are latched until manually cleared using the MICLROVF register. Writing a 1 to a MICLROVF bit will clear the corresponding bit in the MIOVF register. Writes of 0 are ignored and reads always return 0.

**Figure 7-28. MICLROVF Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 7-55. MICLROVF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 8 interrupt overflow flag
6	INT7	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 7 interrupt overflow flag
5	INT6	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 6 interrupt overflow flag
4	INT5	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 5 interrupt overflow flag



**Table 7-55. MIOVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT4	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 4 interrupt overflow flag
2	INT3	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 3 interrupt overflow flag
1	INT2	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 2 interrupt overflow flag
0	INT1	R-0/W1S	0h	Writing a '1' to any of the bits will clear the corresponding MIOVF bit. Writes of '0' are ignored. Reads always return 0. Notes: [1] Refer to MIOVF register description for handling of boundary conditions. Reset type: SYSRSn 0h (R/W) = This bit always reads back 0 and writes of 0 have no effect 1h (R/W) = Write a 1 to clear the task 1 interrupt overflow flag

### 7.8.4.20 MIER Register (Offset = 25h) [Reset = 0000h]

MIER is shown in [Figure 7-29](#) and described in [Table 7-56](#).

Return to the [Summary Table](#).

Setting the bits in the interrupt enable register (MIER) allow an incoming interrupt or main CPU software to start the corresponding CLA task. Writing a 0 will block the task, but the interrupt request will still be latched in the flag register (MIFLG). Setting the MIER register bit to 0 while the corresponding task is executing will have no effect on the task. The task will continue to run until it hits the MSTOP instruction. When a soft reset is issued, the MIER bits are cleared. There should always be at least a 1 SYSCLKOUT delay between issuing the soft reset and reconfiguring the MIER bits.

**Figure 7-29. MIER Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-56. MIER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R/W	0h	Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit. Interrupts are be serviced in normal priority order. Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction. Reset type: SYSRSn 0h (R/W) = TASK_INT_DISABLE Task 8 interrupt is disabled (default) 1h (R/W) = TASK_INT_ENABLE Task 8 interrupt is enabled
6	INT7	R/W	0h	Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit. Interrupts are be serviced in normal priority order. Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction. Reset type: SYSRSn 0h (R/W) = TASK_INT_DISABLE Task 7 interrupt is disabled (default) 1h (R/W) = TASK_INT_ENABLE Task 7 interrupt is enabled

**Table 7-56. MIER Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	INT6	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_INT_DISABLE            Task 6 interrupt is disabled (default)            1h (R/W) = TASK_INT_ENABLE            Task 6 interrupt is enabled</p>
4	INT5	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_INT_DISABLE            Task 5 interrupt is disabled (default)            1h (R/W) = TASK_INT_ENABLE            Task 5 interrupt is enabled</p>
3	INT4	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_INT_DISABLE            Task 4 interrupt is disabled (default)            1h (R/W) = TASK_INT_ENABLE            Task 4 interrupt is enabled</p>
2	INT3	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_INT_DISABLE            Task 3 interrupt is disabled (default)            1h (R/W) = TASK_INT_ENABLE            Task 3 interrupt is enabled</p>

**Table 7-56. MIER Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	INT2	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_INT_DISABLE            Task 2 interrupt is disabled (default)            1h (R/W) = TASK_INT_ENABLE            Task 2 interrupt is enabled</p>
0	INT1	R/W	0h	<p>Setting any of the bits to '1' enables the corresponding interrupt from triggering a corresponding CLA task. Writing a '0' blocks the interrupt, but the interrupt can still be latched by the MIFR register. When an interrupt is enabled and the corresponding MIFR bit is set to '1', the CLA will start executing the corresponding task and automatically clear the corresponding MIFR bit.</p> <p>Interrupts are be serviced in normal priority order.</p> <p>Notes: [1] If a task is currently executing and the corresponding MIER bit is cleared to '0', it will have no effect on the task. The task will run until it hits the STOP instruction.</p> <p>Reset type: SYSRSn            0h (R/W) = TASK_INT_DISABLE            Task 1 interrupt is disabled (default)            1h (R/W) = TASK_INT_ENABLE            Task 1 interrupt is enabled</p>

### 7.8.4.21 MIRUN Register (Offset = 26h) [Reset = 0000h]

MIRUN is shown in [Figure 7-30](#) and described in [Table 7-57](#).

Return to the [Summary Table](#).

The interrupt run status register (MIRUN) indicates which task is currently executing. Only one MIRUN bit will ever be set to a 1 at any given time. The bit is automatically cleared when the task completes and the respective interrupt is fed to the peripheral interrupt expansion (PIE) block of the device. This lets the main CPU know when a task has completed. The main CPU can stop a currently running task by writing to the MCTL[SOFTRESET] bit. This will clear the MIRUN flag and stop the task. In this case no interrupt will be generated to the PIE.

**Figure 7-30. MIRUN Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 7-57. MIRUN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	INT8	R	0h	These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated. Reset type: SYSRSn 0h (R/W) = Task 8 is not executing (default) 1h (R/W) = Task 8 is executing
6	INT7	R	0h	These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated. Reset type: SYSRSn 0h (R/W) = Task 7 is not executing (default) 1h (R/W) = Task 7 is executing
5	INT6	R	0h	These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated. Reset type: SYSRSn 0h (R/W) = Task 6 is not executing (default) 1h (R/W) = Task 6 is executing

**Table 7-57. MIRUN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	INT5	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 5 is not executing (default)            1h (R/W) = Task 5 is executing</p>
3	INT4	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 4 is not executing (default)            1h (R/W) = Task 4 is executing</p>
2	INT3	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 3 is not executing (default)            1h (R/W) = Task 3 is executing</p>
1	INT2	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 2 is not executing (default)            1h (R/W) = Task 2 is executing</p>
0	INT1	R	0h	<p>These bits indicate which task is currently active. Only one bit can be set to '1' at any one time. The bit is automatically cleared to '0' when the task completes and the respective CLAINTxn line is toggled to indicate task completion. The CLAINTxn interrupt line can be fed to the PIE of the CPU so the CPU knows when a task has completed. A currently running task can be stopped by a SOFTRESET. The RUN flag is cleared, the task is stopped, but no CLAINTxn interrupt is generated.</p> <p>Reset type: SYSRSn            0h (R/W) = Task 1 is not executing (default)            1h (R/W) = Task 1 is executing</p>

### 7.8.4.22 \_MPC Register (Offset = 28h) [Reset = 0000h]

\_MPC is shown in [Figure 7-31](#) and described in [Table 7-58](#).

Return to the [Summary Table](#).

CLA Program Counter

**Figure 7-31. \_MPC Register**

15	14	13	12	11	10	9	8
_MPC							
R-0h							
7	6	5	4	3	2	1	0
_MPC							
R-0h							

**Table 7-58. \_MPC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	_MPC	R	0h	Program Counter: The PC value is initialized by the appropriate MVECTx register when an interrupt (task) is serviced. The MPC register address 16-bits and not 32-bits. Hence the address range of the CLA with a 16-bit MPC is 64Kx16 words or 32K CLA instructions. Notes: [1] To be consistent with C28 core implementation, the PC value points to the instruction in D2 stage of pipeline. [2] After a STOP operation, and with no other task pending, the PC will remain pointing to the STOP operation. Reset type: SYSRSn

### 7.8.4.23 **\_MAR0 Register (Offset = 2Ah) [Reset = 0000h]**

**\_MAR0** is shown in [Figure 7-32](#) and described in [Table 7-59](#).

Return to the [Summary Table](#).

CLA Auxiliary Register 0

**Figure 7-32. **\_MAR0 Register****

15	14	13	12	11	10	9	8
_MAR0							
R-0h							
7	6	5	4	3	2	1	0
_MAR0							
R-0h							

**Table 7-59. **\_MAR0 Register Field Descriptions****

Bit	Field	Type	Reset	Description
15-0	_MAR0	R	0h	CLA Auxillary Register 0 Reset type: SYSRSn



#### 7.8.4.24 \_MAR1 Register (Offset = 2Bh) [Reset = 0000h]

\_MAR1 is shown in [Figure 7-33](#) and described in [Table 7-60](#).

Return to the [Summary Table](#).

CLA Auxiliary Register 1

**Figure 7-33. \_MAR1 Register**

15	14	13	12	11	10	9	8
_MAR1							
R-0h							
7	6	5	4	3	2	1	0
_MAR1							
R-0h							

**Table 7-60. \_MAR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	_MAR1	R	0h	CLA Auxillary Register 1 Reset type: SYSRSn

### 7.8.4.25 \_MSTF Register (Offset = 2Eh) [Reset = 0000000h]

\_MSTF is shown in [Figure 7-34](#) and described in [Table 7-61](#).

Return to the [Summary Table](#).

The CLA status register (MSTF) reflects the results of different operations. These are the basic rules for the flags:

- Zero and negative flags are cleared or set based on:
- floating-point moves to registers
- the result of compare, minimum, maximum, negative and absolute value operations
- the integer result of operations such as MMOV16, MAND32, MOR32, MXOR32, MCMP32, MASR32, MLSR32
- Overflow and underflow flags are set by floating-point math instructions such as multiply, add, subtract and 1/x. These flags may also be connected to the peripheral interrupt expansion (PIE) block on your device. This can be useful for debugging underflow and overflow conditions within an application.

**Figure 7-34. \_MSTF Register**

31	30	29	28	27	26	25	24
RESERVED				_RPC			
R-0h				R-0h			
23	22	21	20	19	18	17	16
_RPC							
R-0h							
15	14	13	12	11	10	9	8
_RPC				MEALLOW	RESERVED	RNDF32	RESERVED
R-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	TF	RESERVED		ZF	NF	LUF	LVF
R-0h	R-0h	R-0h		R-0h	R-0h	R-0h	R-0h

**Table 7-61. \_MSTF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R	0h	Reserved
27-12	_RPC	R	0h	Return program counter The _RPC is used to save and restore the MPC address by the MCCNDD and MRCNDD operations Reset type: SYSRSn
11	MEALLOW	R	0h	MEALLOW Status This bit enables and disables CLA write access to EALLOW protected registers This is independent of the state of the EALLOW bit in the main CPU status register This status bit can be saved and restored by the MMOV32 STF, mem32 instruction Reset type: SYSRSn 0h (R/W) = The CLA cannot write to EALLOW protected registers. This bit is cleared by the CLA instruction, MEDIS. 1h (R/W) = The CLA is allowed to write to EALLOW protected registers. This bit is set by the CLA instruction, MEALLOW.
10	RESERVED	R	0h	Reserved

**Table 7-61. \_MSTF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	RNDF32	R	0h	Round 32-bit Floating-Point Mode Use the MSETFLG and MMOV32 MSTF, mem32 instructions to change the rounding mode Reset type: SYSRSn 0h (R/W) = If this bit is zero, the MMPYF32, MADDF32 and MSUBF32 instructions will round to zero (truncate). 1h (R/W) = If this bit is one, the MMPYF32, MADDF32 and MSUBF32 instructions will round to the nearest even value.
8-7	RESERVED	R	0h	Reserved
6	TF	R	0h	Test Flag The MTESTTF instruction can modify this flag based on the condition tested The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag Reset type: SYSRSn 0h (R/W) = The condition tested with the MTESTTF instruction is false. 1h (R/W) = The condition tested with the MTESTTF instruction is true.
5-4	RESERVED	R	0h	Reserved
3	ZF	R	0h	Zero Flag - Instructions that modify this flag based on the floating-point value stored in the destination register: MMOV32, MMOVD32, MABSF32, MNEGF32 - Instructions that modify this flag based on the floating-point result of the operation: MCMPF32, MMAXF32, and MMINF32 - Instructions that modify this flag based on the integer result of the operation: MMOV16, MAND32, MOR32, MXOR32, MCMP32, MASR32, MLSR32 and MLSL32 The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag Reset type: SYSRSn 0h (R/W) = The value is not zero 1h (R/W) = The value is zero
2	NF	R	0h	Negative Flag - Instructions that modify this flag based on the floating-point value stored in the destination register: MMOV32, MMOVD32, MABSF32, MNEGF32 - Instructions that modify this flag based on the floating-point result of the operation: MCMPF32, MMAXF32, and MMINF32 - Instructions that modify this flag based on the integer result of the operation: MMOV16, MAND32, MOR32, MXOR32, MCMP32, MASR32, MLSR32 and MLSL32 The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag Reset type: SYSRSn 0h (R/W) = The value is not negative 1h (R/W) = The value is negative

**Table 7-61. \_MSTF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	LUF	R	0h	<p>Latched Underflow Flag</p> <p>The following instructions will set this flag to 1 if an underflow occurs: MMPYF32, MADD32, MSUBF32, MMACF32, MEINVF32, MEISQRTF32</p> <p>The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = An underflow condition has not been latched</p> <p>1h (R/W) = An underflow condition has been latched</p>
0	LVF	R	0h	<p>Latched Overflow Flag</p> <p>The following instructions will set this flag to 1 if an overflow occurs: MMPYF32, MADD32, MSUBF32, MMACF32, MEINVF32, MEISQRTF32</p> <p>The MSETFLG and MMOV32 MSTF, mem32 instructions can also be used to modify this flag</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = An overflow condition has not been latched</p> <p>1h (R/W) = An overflow condition has been latched</p>

### 7.8.4.26 \_MR0 Register (Offset = 30h) [Reset = 00000000h]

\_MR0 is shown in [Figure 7-35](#) and described in [Table 7-62](#).

Return to the [Summary Table](#).

CLA Floating-Point Result Register 0

**Figure 7-35. \_MR0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
																	i32																				
																	R-0h																				

**Table 7-62. \_MR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R	0h	CLA Result Register 0 Reset type: SYSRSn


### 7.8.4.27 \_MR1 Register (Offset = 34h) [Reset = 00000000h]

\_MR1 is shown in [Figure 7-36](#) and described in [Table 7-63](#).

Return to the [Summary Table](#).

CLA Floating-Point Result Register 1

**Figure 7-36. \_MR1 Register**



**Table 7-63. \_MR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R	0h	CLA Result Register 1 Reset type: SYSRSn

### 7.8.4.28 \_MR2 Register (Offset = 38h) [Reset = 00000000h]

\_MR2 is shown in [Figure 7-37](#) and described in [Table 7-64](#).

Return to the [Summary Table](#).

CLA Floating-Point Result Register 2

**Figure 7-37. \_MR2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
																	i32																				
																	R-0h																				

**Table 7-64. \_MR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R	0h	CLA Result Register 2 Reset type: SYSRSn


### 7.8.4.29 \_MR3 Register (Offset = 3Ch) [Reset = 0000000h]

\_MR3 is shown in [Figure 7-38](#) and described in [Table 7-65](#).

Return to the [Summary Table](#).

CLA Floating-Point Result Register 3

**Figure 7-38. \_MR3 Register**



**Table 7-65. \_MR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R	0h	CLA Result Register 3 Reset type: SYSRSn



### 7.8.4.30 \_MPSACTL Register (Offset = 42h) [Reset = 0000h]

\_MPSACTL is shown in [Figure 7-39](#) and described in [Table 7-66](#).

Return to the [Summary Table](#).

PSA Control Register

**Figure 7-39. \_MPSACTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
MPA2CFG		MPA2CLEAR	MPA1CLEAR	MDWDBCYC	MDWDBSTART	MPABCYC	MPABSTART
R/W-0h		R-0/W1S-0h	R-0/W1S-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-66. \_MPSACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-6	MPA2CFG	R/W	0h	CLA PSA2 Polynomial Configuration Bits: These bits configure the type of polynomial used for PSA2. The polynomials chosen are commonly used in the industry: Mode Polynomial Type 0,0 PSA 0,1 CRC32 1,0 CRC16 1,1 CRC16-CCITT Note: [1] Polynomial configuration should be performed when PSA2 is stopped. Reset type: SYSRSn
5	MPA2CLEAR	R-0/W1S	0h	CLA PSA2 Clear Bit: Writing of '1' will clear contents of PSA2 register. Writes of '0' are ignored. Always reads back a '0' Note: Clearing operation should be performed when PSA2 is stopped. Reset type: SYSRSn
4	MPA1CLEAR	R-0/W1S	0h	CLA PSA1 Clear Bit: Writing of '1' will clear contents of PSA1 register. Writes of '0' are ignored. Always reads back a '0' Note: Clearing operation should be performed when PSA1 is stopped. Reset type: SYSRSn
3	MDWDBCYC	R/W	0h	CLA Data Write Data Bus PSA2 Cycle or Event Based Bit: 0 PSA2 calculated on every cycle 1 PSA2 calculated on every bus event Reset type: SYSRSn
2	MDWDBSTART	R/W	0h	CLA Data Write Data Bus PSA2 Start/Stop Bit: 0 PSA2 stopped 1 PSA2 start Reset type: SYSRSn
1	MPABCYC	R/W	0h	CLA Program Address Bus PSA1 Cycle/Event Based Bit: 0 PSA1 calculated on every cycle 1 PSA1 calculated on every bus event Reset type: SYSRSn

**Table 7-66. \_MPSACTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	MPABSTART	R/W	0h	CLA Program Address Bus PSA1 Start/Stop Bit: 0 PSA1 stopped 1 PSA1 start Reset type: SYSRSn

### 7.8.4.31 \_MPSA1 Register (Offset = 44h) [Reset = 00000000h]

\_MPSA1 is shown in [Figure 7-40](#) and described in [Table 7-67](#).

Return to the [Summary Table](#).

PSA1 Register

**Figure 7-40. \_MPSA1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
i32																															
R/W-0h																															

**Table 7-67. \_MPSA1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R/W	0h	PSA1 Value: Reading this register gives the current PSA1 value. The value can be read at any time. Writes to this register are allowed to initialize the PSA1 to a known value. Writes to this register should only be made when PSA1 is stopped. Register value is cleared to zero by reset or by writing to the MPSA1CLEAR bit in the MPSACTL register. Reset type: SYSRSn

### 7.8.4.32 \_MPSA2 Register (Offset = 46h) [Reset = 0000000h]

\_MPSA2 is shown in [Figure 7-41](#) and described in [Table 7-68](#).

Return to the [Summary Table](#).

PSA2 Register

**Figure 7-41. \_MPSA2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
i32																															
R/W-0h																															

**Table 7-68. \_MPSA2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	i32	R/W	0h	PSA2 Value: Reading this register gives the current PSA2 value. The value can be read at any time. Writes to this register are allowed to initialize the PSA2 to a known value. Writes to this register should only be made when PSA2 is stopped. Register value is cleared to zero by reset or by writing to the MPSA2CLEAR bit in the MPSACTL register. Reset type: SYSRSn

### 7.8.5 CLA Registers to Driverlib Functions

**Table 7-69. CLA Registers to Driverlib Functions**

File	Driverlib Function
<b>MVECT1</b>	
cla.h	CLA_mapTaskVector
<b>MVECT2</b>	
-	See MVECT1
<b>MVECT3</b>	
-	See MVECT1
<b>MVECT4</b>	
-	See MVECT1
<b>MVECT5</b>	
-	See MVECT1
<b>MVECT6</b>	
-	See MVECT1
<b>MVECT7</b>	
-	See MVECT1
<b>MVECT8</b>	
-	See MVECT1
<b>MCTL</b>	
cla.h	CLA_performHardReset
cla.h	CLA_performSoftReset
cla.h	CLA_enableIACK
cla.h	CLA_disableIACK
cla.h	CLA_enableBackgroundTask
cla.h	CLA_disableBackgroundTask
cla.h	CLA_startBackgroundTask
cla.h	CLA_enableHardwareTrigger

**Table 7-69. CLA Registers to Driverlib Functions (continued)**

File	Driverlib Function
cla.h	CLA_disableHardwareTrigger
<b>MVECTBGRNDACTIVE</b>	
cla.h	CLA_getBackgroundActiveVector
<b>SOFTINTEN</b>	
cla.h	CLA_enableSoftwareInterrupt
cla.h	CLA_disableSoftwareInterrupt
<b>MSTSBGRND</b>	
cla.h	CLA_getBackgroundTaskStatus
<b>MCTLBGRND</b>	
cla.h	CLA_enableBackgroundTask
cla.h	CLA_disableBackgroundTask
cla.h	CLA_startBackgroundTask
cla.h	CLA_enableHardwareTrigger
cla.h	CLA_disableHardwareTrigger
<b>MVECTBGRND</b>	
cla.h	CLA_getBackgroundActiveVector
cla.h	CLA_mapBackgroundTaskVector
<b>MIFR</b>	
cla.h	CLA_getPendingTaskFlag
cla.h	CLA_getAllPendingTaskFlags
cla.h	CLA_forceTasks
<b>MIOVF</b>	
cla.h	CLA_getTaskOverflowFlag
cla.h	CLA_getAllTaskOverflowFlags
<b>MIFRC</b>	
cla.h	CLA_forceTasks
<b>MICLR</b>	
cla.h	CLA_clearTaskFlags
<b>MICLROVF</b>	
-	
<b>MIER</b>	
cla.h	CLA_enableTasks
cla.h	CLA_disableTasks
<b>MIRUN</b>	
cla.h	CLA_getTaskRunStatus
cla.h	CLA_getAllTaskRunStatus
<b>MPC</b>	
-	
<b>MAR0</b>	
-	
<b>MAR1</b>	
-	
<b>MSTF</b>	
-	
<b>MR0</b>	

**Table 7-69. CLA Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>MR1</b>	
-	
<b>MR2</b>	
-	
<b>MR3</b>	
-	
<b>MPSACTL</b>	
-	
<b>MPSA1</b>	
-	
<b>MPSA2</b>	
-	
<b>MVECTBGRNDACTIVE</b>	
cla.h	CLA_getBackgroundActiveVector
<b>MPSACTL</b>	
-	
<b>MPSA1</b>	
-	
<b>MPSA2</b>	
-	
<b>SOFTINTEN</b>	
cla.h	CLA_enableSoftwareInterrupt
cla.h	CLA_disableSoftwareInterrupt
<b>SOFTINTFRC</b>	
cla.h	CLA_forceSoftwareInterrupt

Chapter 8  
**Configurable Logic Block (CLB)**

---



This chapter describes the features and operation of the configurable logic block (CLB) that is a collection of configurable blocks that can be inter-connected using software to implement custom digital logic functions.

<b>8.1 Introduction</b> .....	<b>1525</b>
<b>8.2 Description</b> .....	<b>1525</b>
<b>8.3 CLB Input/Output Connection</b> .....	<b>1529</b>
<b>8.4 CLB Tile</b> .....	<b>1548</b>
<b>8.5 CPU Interface</b> .....	<b>1566</b>
<b>8.6 DMA Access</b> .....	<b>1567</b>
<b>8.7 CLB Data Export Through SPI RX Buffer</b> .....	<b>1568</b>
<b>8.8 CLB Pipeline Mode</b> .....	<b>1569</b>
<b>8.9 Software</b> .....	<b>1570</b>
<b>8.10 CLB Registers</b> .....	<b>1576</b>

## 8.1 Introduction

The configurable logic block (CLB) is a collection of configurable blocks that can be inter-connected using software to implement custom digital logic functions. The CLB is able to enhance existing peripherals through a set of crossbar interconnections, which provide a high level of connectivity to existing control peripherals such as enhanced pulse width modulators (ePWM), enhanced capture modules (eCAP), and enhanced quadrature encoder pulse modules (eQEP). The crossbars also allow the CLB to be connected to external GPIO pins. In this way, the CLB can be configured to interact with device peripherals to perform small logical functions such as simple PWM generators, or to implement custom serial data exchange protocols.

The CLB peripheral is configured through the CLB tool. For more information on the CLB tool, available examples, application reports, and user's guide, refer to the following location in your C2000WARE package (C2000Ware\_2\_00\_00\_03 and higher): C2000WARE\_INSTALL\_LOCATION\utilities\clb\_tool\clb\_syscfg\doc

### 8.1.1 CLB Related Collateral

#### Foundational Materials

- [C2000 Academy - CLB](#)
- [C2000™ Configurable Logic Block \(CLB\) Series \(Video\)](#)
- [Customizing on-chip peripherals defies conventional logic](#)
- [Enable Differentiation and win with CLB in various applications Application Report](#)
- [Enable Differentiation with Configurable Logic in Various Automotive Applications \(Video\)](#)

#### Getting Started Materials

- [C2000™ Position Manager PTO API Reference Guide Application Report](#)
- [CLB Tool User Guide](#)
  - Basic examples are 7 - 15 (start with these). More involved examples are 1-6.
- [Designing With The C2000 Configurable Logic Block Application Report](#)
- [How to Migrate Custom Logic From an FPGA/CPLD to C2000 Microcontrollers Application Report](#)
  - Chpaters 1-3 are very useful for getting started and learning the CLB. Later chapters are very useful Expert materials for migrating from FPGA/CPLD to C2000's CLB.

#### Expert Materials

- [Achieve Delayed Protection for Three-Level Inverter With CLB Application Report](#)
- [Diagnosing Delta-Sigma Modulator Bitstream Using C2000™ Configurable Logic Block Application Report](#)
- [How to Implement Custom Serial Interfaces Using Configurable Logic Block \(CLB\) Application Report](#)
- [Tamagawa T-Format Absolute-Encoder Master Interface Reference Design for C2000™ MCUs](#)

## 8.2 Description

The CLB subsystem contains a number of identical tiles. There are four such tiles in the CLB subsystem; other devices can contain more or fewer tiles. Tiles are numbered 1 to N, where N is the total tile count on the device. Each tile contains combinational and sequential logic blocks, as well as other dedicated hardware to be described later in this document. [Figure 8-1](#) shows the structure of the CLB subsystem in the device.

The tile contains the core logic, providing the logic reconfiguration capability. Each CLB tile is associated with a separate CPU interface, which contains the registers needed to control and configure the logic in the tile. The CPU interface also contains data transfer buffers that can be used as part of the configurable logic to exchange data with the rest of the device. [Figure 8-2](#) shows the connections between the tile, the CPU interface, and the device.






Figure 8-1. Block Diagram of the CLB Subsystem in the Device




Figure 8-2. Block Diagram of a CLB Tile and CPU Interface

### 8.2.1 CLB Clock

In this device, the CLB clock is called CLBx clock that can be enabled or disabled by SYSCTL\_PERIPH\_CLK\_CLBx through the SysCtl\_enablePeripheral function. The maximum frequency is 150MHz and the clock can be enabled and configured by modifying the CLBx clock.

**Note**

When in SYNC mode at clock frequencies above 100MHz, PIPELINE mode must be enabled. When in ASYNC mode at clock frequencies above 120MHz, PIPELINE mode must be enabled.




Figure 8-3. CLB Clocking

The CLB TILE clock and CLB register clock can be in ASYNC/SYNC mode with the SYSCLK. An example CLB clock configuration is shown in Table 8-1. Check the device data sheet for details on clocking specifications.

Table 8-1. Example CLB Clocking Configuration

Clock	SYNC Mode (CLKMODECLBx = 0)	ASYNC Mode (CLKMODECLBx = 1)	
		TILECLKDIV = 1	TILECLKDIV = 0
CLB Register Clock	SYSCLK	SYSCLK	SYSCLK
CLB TILE Clock	SYSCLK	SYSCLK / 2	SYSCLK

Starting with CLB Type 2, a clock prescaler module is available. The prescaler module can generate a prescaled version of the CLB clock signal that can be used as an input to the CLB TILE's counter.

**Note**

The prescaler logic does not change the actual clocking speed of the CLB. The prescaler generates a strobe (that can toggle at the defined prescaled rate) that is made available as another input signal to the CLB logic and the strobe is only used when required.

The prescaler module is shown in Figure 8-4.




Figure 8-4. CLB Clock Prescalar

### 8.3 CLB Input/Output Connection

#### 8.3.1 Overview

There are four instances of the CLB module in the device. Each CLB instance has a common set of input signals referred to as global input signals. Additionally, each CLB instance has a specific set of input signals that are unique to each instance, and are referred to as local input signals. Each of the eight inputs of a CLB can be chosen from any of the global input signals or the local input signals.

**Note**

Signals routed into the CLB using the XBAR must be synchronized within the CLB.

#### 8.3.2 CLB Input Selection

Each CLB module has eight inputs that are applied to the reconfigurable logic cell. Each of these inputs can be selectively driven by a predefined set of signals. A two-level mux structure allows each input of each CLB instance to select a signal.




Figure 8-5. GPIO to CLB Tile Connections

A set of signals is common to all the CLB instances. These are referred to as global inputs in Figure 8-6. A separate set of signals is unique to each instance of the CLB. These are referred to as local inputs in Figure 8-6.

Registers `CLB_LCL_MUX_SEL_1` and `CLB_LCL_MUX_SEL_2` control the local mux selection for each of the eight inputs. The mux control registers `CLB_GLBL_MUX_SEL_1` and `CLB_GLBL_MUX_SEL_2` control the global mux selection for each of the eight inputs.

The local mux select value of 0 causes the selected global mux input signal to be connected to the corresponding CLB Input. For example, setting `CLB_LCL_MUX_SEL_IN_0 = 0` and `CLB_GLBL_MUX_SEL_IN_0 = 8` causes the global mux input number 8 to be connected to CLB Input 0. The input filter feature can be used to enable edge detection on the CLB inputs. The input filter feature can also synchronize the input with the CLB clock.

The global mux settings are shown in Table 8-2 and Table 8-3. The local input mux settings are shown in Table 8-4 and Table 8-5.




Figure 8-6. CLB Input Mux and Filter

Figure 8-7 shows an example of how to use synchronization for an asynchronous signal, in this case the ePWM signal. Figure 8-8 shows an instance of using input pipelining for a synchronous signal, which here is the ePWM TBCLK signal. Note that these two input configurations are not used simultaneously, and each have a cycle delay that adds to the input path.




Figure 8-7. CLB Input Synchronization Example




Figure 8-8. CLB Input Pipelining Example

Note

If a signal in the following table indicates that synchronization is required, then the CLB input synchronizer must be enabled using the appropriate SYNC bit in the CLB\_INPUT\_FILTER register. This synchronization adds a 2-3 CLB clock cycle delay to the input. This delay is either 2 or 3 cycles and is not predictable. There is a potential for a metastability hazard, if the indicated signals are not first synchronized before going into the CLB tile. This metastability can cause errors dependent on voltage, temperature, and wafer fab process. Note that this requirement is in addition to and separate from GPIO input synchronization.

If a signal in the following table indicates that synchronization is not required, as the signal is already synchronous, then pipelining is required and must be enabled using the PIPE bit in the CLB\_INPUT\_FILTER register. This pipelining adds a 1 CLB clock cycle delay to the input. This is not to be mistaken with the PIPELINE\_EN bit in the CLB\_LOAD\_EN register, which controls pipelining of the CLB operations in the HLC and counter blocks. This PIPELINE\_EN bit is also used when the device is run above 100MHz. Having synchronization and pipelining both enabled or both disabled is not recommended. Enabling both synchronization and pipelining introduces a delay of more than 2-3 CLB clock cycles on the signal path. Disabling both allows the completely asynchronous signal to be routed as an input.

Table 8-2. Global Signals and Mux Selection

Select Value	CLB1 Input	CLB2 Input	CLB3 Input	CLB4 Input	Synchronization Requirement
0	EPWM1A	EPWM1A	EPWM1A	EPWM1A	Enable
1	EPWM1A_OE	EPWM1A_OE	EPWM1A_OE	EPWM1A_OE	Enable
2	EPWM1B	EPWM1B	EPWM1B	EPWM1B	Enable
3	EPWM1B_OE	EPWM1B_OE	EPWM1B_OE	EPWM1B_OE	Enable
4	EPWM1_CTR_ZERO	EPWM1_CTR_ZERO	EPWM1_CTR_ZERO	EPWM1_CTR_ZERO	Disable
5	EPWM1_CTR_PRD	EPWM1_CTR_PRD	EPWM1_CTR_PRD	EPWM1_CTR_PRD	Disable
6	EPWM1_CTR_DIR	EPWM1_CTR_DIR	EPWM1_CTR_DIR	EPWM1_CTR_DIR	Disable
7	EPWM1_TBCLK	EPWM1_TBCLK	EPWM1_TBCLK	EPWM1_TBCLK	Disable
8	EPWM1_CTR_CMPA	EPWM1_CTR_CMPA	EPWM1_CTR_CMPA	EPWM1_CTR_CMPA	Disable
9	EPWM1_CTR_CMPB	EPWM1_CTR_CMPB	EPWM1_CTR_CMPB	EPWM1_CTR_CMPB	Disable
10	EPWM1_CTR_CMPC	EPWM1_CTR_CMPC	EPWM1_CTR_CMPC	EPWM1_CTR_CMPC	Disable

**Table 8-2. Global Signals and Mux Selection (continued)**

Select Value	CLB1 Input	CLB2 Input	CLB3 Input	CLB4 Input	Synchronization Requirement
11	EPWM1_CTR_CMPD	EPWM1_CTR_CMPD	EPWM1_CTR_CMPD	EPWM1_CTR_CMPD	Disable
12	EPWM1A_AQ	EPWM1A_AQ	EPWM1A_AQ	EPWM1A_AQ	Disable
13	EPWM1B_AQ	EPWM1B_AQ	EPWM1B_AQ	EPWM1B_AQ	Disable
14	EPWM1A_DB	EPWM1A_DB	EPWM1A_DB	EPWM1A_DB	Enable
15	EPWM1B_DB	EPWM1B_DB	EPWM1B_DB	EPWM1B_DB	Enable
16	EPWM2A	EPWM2A	EPWM2A	EPWM2A	Enable
17	EPWM2A_OE	EPWM2A_OE	EPWM2A_OE	EPWM2A_OE	Enable
18	EPWM2B	EPWM2B	EPWM2B	EPWM2B	Enable
19	EPWM2B_OE	EPWM2B_OE	EPWM2B_OE	EPWM2B_OE	Enable
20	EPWM2_CTR_ZERO	EPWM2_CTR_ZERO	EPWM2_CTR_ZERO	EPWM2_CTR_ZERO	Disable
21	EPWM2_CTR_PRD	EPWM2_CTR_PRD	EPWM2_CTR_PRD	EPWM2_CTR_PRD	Disable
22	EPWM2_CTR_DIR	EPWM2_CTR_DIR	EPWM2_CTR_DIR	EPWM2_CTR_DIR	Disable
23	EPWM2_TBCLK	EPWM2_TBCLK	EPWM2_TBCLK	EPWM2_TBCLK	Disable
24	EPWM2_CTR_CMPA	EPWM2_CTR_CMPA	EPWM2_CTR_CMPA	EPWM2_CTR_CMPA	Disable
25	EPWM2_CTR_CMPB	EPWM2_CTR_CMPB	EPWM2_CTR_CMPB	EPWM2_CTR_CMPB	Disable
26	EPWM2_CTR_CMPC	EPWM2_CTR_CMPC	EPWM2_CTR_CMPC	EPWM2_CTR_CMPC	Disable
27	EPWM2_CTR_CMPD	EPWM2_CTR_CMPD	EPWM2_CTR_CMPD	EPWM2_CTR_CMPD	Disable
28	EPWM2A_AQ	EPWM2A_AQ	EPWM2A_AQ	EPWM2A_AQ	Disable
29	EPWM2B_AQ	EPWM2B_AQ	EPWM2B_AQ	EPWM2B_AQ	Disable
30	EPWM2A_DB	EPWM2A_DB	EPWM2A_DB	EPWM2A_DB	Enable
31	EPWM2B_DB	EPWM2B_DB	EPWM2B_DB	EPWM2B_DB	Enable
32	EPWM3A	EPWM3A	EPWM3A	EPWM3A	Enable
33	EPWM3A_OE	EPWM3A_OE	EPWM3A_OE	EPWM3A_OE	Enable
34	EPWM3B	EPWM3B	EPWM3B	EPWM3B	Enable
35	EPWM3B_OE	EPWM3B_OE	EPWM3B_OE	EPWM3B_OE	Enable
36	EPWM3_CTR_ZERO	EPWM3_CTR_ZERO	EPWM3_CTR_ZERO	EPWM3_CTR_ZERO	Disable
37	EPWM3_CTR_PRD	EPWM3_CTR_PRD	EPWM3_CTR_PRD	EPWM3_CTR_PRD	Disable
38	EPWM3_CTR_DIR	EPWM3_CTR_DIR	EPWM3_CTR_DIR	EPWM3_CTR_DIR	Disable
39	EPWM3_TBCLK	EPWM3_TBCLK	EPWM3_TBCLK	EPWM3_TBCLK	Disable
40	EPWM3_CTR_CMPA	EPWM3_CTR_CMPA	EPWM3_CTR_CMPA	EPWM3_CTR_CMPA	Disable
41	EPWM3_CTR_CMPB	EPWM3_CTR_CMPB	EPWM3_CTR_CMPB	EPWM3_CTR_CMPB	Disable
42	EPWM3_CTR_CMPC	EPWM3_CTR_CMPC	EPWM3_CTR_CMPC	EPWM3_CTR_CMPC	Disable
43	EPWM3_CTR_CMPD	EPWM3_CTR_CMPD	EPWM3_CTR_CMPD	EPWM3_CTR_CMPD	Disable
44	EPWM3A_AQ	EPWM3A_AQ	EPWM3A_AQ	EPWM3A_AQ	Disable
45	EPWM3B_AQ	EPWM3B_AQ	EPWM3B_AQ	EPWM3B_AQ	Disable
46	EPWM3A_DB	EPWM3A_DB	EPWM3A_DB	EPWM3A_DB	Enable
47	EPWM3B_DB	EPWM3B_DB	EPWM3B_DB	EPWM3B_DB	Enable

**Table 8-2. Global Signals and Mux Selection (continued)**

Select Value	CLB1 Input	CLB2 Input	CLB3 Input	CLB4 Input	Synchronization Requirement
48	EPWM4A	EPWM4A	EPWM4A	EPWM4A	Enable
49	EPWM4A_OE	EPWM4A_OE	EPWM4A_OE	EPWM4A_OE	Enable
50	EPWM4B	EPWM4B	EPWM4B	EPWM4B	Enable
51	EPWM4B_OE	EPWM4B_OE	EPWM4B_OE	EPWM4B_OE	Enable
52	EPWM4_CTR_ZERO	EPWM4_CTR_ZERO	EPWM4_CTR_ZERO	EPWM4_CTR_ZERO	Disable
53	EPWM4_CTR_PRD	EPWM4_CTR_PRD	EPWM4_CTR_PRD	EPWM4_CTR_PRD	Disable
54	EPWM4_CTR_DIR	EPWM4_CTR_DIR	EPWM4_CTR_DIR	EPWM4_CTR_DIR	Disable
55	EPWM4_TBCLK	EPWM4_TBCLK	EPWM4_TBCLK	EPWM4_TBCLK	Disable
56	EPWM4_CTR_CMPA	EPWM4_CTR_CMPA	EPWM4_CTR_CMPA	EPWM4_CTR_CMPA	Disable
57	EPWM4_CTR_CMPB	EPWM4_CTR_CMPB	EPWM4_CTR_CMPB	EPWM4_CTR_CMPB	Disable
58	EPWM4_CTR_CMPC	EPWM4_CTR_CMPC	EPWM4_CTR_CMPC	EPWM4_CTR_CMPC	Disable
59	EPWM4_CTR_CMPD	EPWM4_CTR_CMPD	EPWM4_CTR_CMPD	EPWM4_CTR_CMPD	Disable
60	EPWM4A_AQ	EPWM4A_AQ	EPWM4A_AQ	EPWM4A_AQ	Disable
61	EPWM4B_AQ	EPWM4B_AQ	EPWM4B_AQ	EPWM4B_AQ	Disable
62	EPWM4A_DB	EPWM4A_DB	EPWM4A_DB	EPWM4A_DB	Enable
63	EPWM4B_DB	EPWM4B_DB	EPWM4B_DB	EPWM4B_DB	Enable
64	AUXSIG0	AUXSIG0	AUXSIG0	AUXSIG0	Enable
65	AUXSIG1	AUXSIG1	AUXSIG1	AUXSIG1	Enable
66	AUXSIG2	AUXSIG2	AUXSIG2	AUXSIG2	Enable
67	AUXSIG3	AUXSIG3	AUXSIG3	AUXSIG3	Enable
68	AUXSIG4	AUXSIG4	AUXSIG4	AUXSIG4	Enable
69	AUXSIG5	AUXSIG5	AUXSIG5	AUXSIG5	Enable
70	AUXSIG6	AUXSIG6	AUXSIG6	AUXSIG6	Enable
71	AUXSIG7	AUXSIG7	AUXSIG7	AUXSIG7	Enable
72	CLB1_OUT16	CLB1_OUT16	CLB1_OUT16	CLB1_OUT16	Disable
73	CLB1_OUT17	CLB1_OUT17	CLB1_OUT17	CLB1_OUT17	Disable
74	CLB1_OUT18	CLB1_OUT18	CLB1_OUT18	CLB1_OUT18	Disable
75	CLB1_OUT19	CLB1_OUT19	CLB1_OUT19	CLB1_OUT19	Disable
76	CLB1_OUT20	CLB1_OUT20	CLB1_OUT20	CLB1_OUT20	Disable
77	CLB1_OUT21	CLB1_OUT21	CLB1_OUT21	CLB1_OUT21	Disable
78	CLB1_OUT22	CLB1_OUT22	CLB1_OUT22	CLB1_OUT22	Disable
79	CLB1_OUT23	CLB1_OUT23	CLB1_OUT23	CLB1_OUT23	Disable
80	CLB2_OUT16	CLB2_OUT16	CLB2_OUT16	CLB2_OUT16	Disable
81	CLB2_OUT17	CLB2_OUT17	CLB2_OUT17	CLB2_OUT17	Disable
82	CLB2_OUT18	CLB2_OUT18	CLB2_OUT18	CLB2_OUT18	Disable
83	CLB2_OUT19	CLB2_OUT19	CLB2_OUT19	CLB2_OUT19	Disable
84	CLB2_OUT20	CLB2_OUT20	CLB2_OUT20	CLB2_OUT20	Disable



**Table 8-2. Global Signals and Mux Selection (continued)**

Select Value	CLB1 Input	CLB2 Input	CLB3 Input	CLB4 Input	Synchronization Requirement
85	CLB2_OUT21	CLB2_OUT21	CLB2_OUT21	CLB2_OUT21	Disable
86	CLB2_OUT22	CLB2_OUT22	CLB2_OUT22	CLB2_OUT22	Disable
87	CLB2_OUT23	CLB2_OUT23	CLB2_OUT23	CLB2_OUT23	Disable
88	CLB3_OUT16	CLB3_OUT16	CLB3_OUT16	CLB3_OUT16	Disable
89	CLB3_OUT17	CLB3_OUT17	CLB3_OUT17	CLB3_OUT17	Disable
90	CLB3_OUT18	CLB3_OUT18	CLB3_OUT18	CLB3_OUT18	Disable
91	CLB3_OUT19	CLB3_OUT19	CLB3_OUT19	CLB3_OUT19	Disable
92	CLB3_OUT20	CLB3_OUT20	CLB3_OUT20	CLB3_OUT20	Disable
93	CLB3_OUT21	CLB3_OUT21	CLB3_OUT21	CLB3_OUT21	Disable
94	CLB3_OUT22	CLB3_OUT22	CLB3_OUT22	CLB3_OUT22	Disable
95	CLB3_OUT23	CLB3_OUT23	CLB3_OUT23	CLB3_OUT23	Disable
96	CLB4_OUT16	CLB4_OUT16	CLB4_OUT16	CLB4_OUT16	Disable
97	CLB4_OUT17	CLB4_OUT17	CLB4_OUT17	CLB4_OUT17	Disable
98	CLB4_OUT18	CLB4_OUT18	CLB4_OUT18	CLB4_OUT18	Disable
99	CLB4_OUT19	CLB4_OUT19	CLB4_OUT19	CLB4_OUT19	Disable
100	CLB4_OUT20	CLB4_OUT20	CLB4_OUT20	CLB4_OUT20	Disable
101	CLB4_OUT21	CLB4_OUT21	CLB4_OUT21	CLB4_OUT21	Disable
102	CLB4_OUT22	CLB4_OUT22	CLB4_OUT22	CLB4_OUT22	Disable
103	CLB4_OUT23	CLB4_OUT23	CLB4_OUT23	CLB4_OUT23	Disable
104	CPU1_ERAD_EVT0	CPU1_ERAD_EVT0	CPU1_ERAD_EVT0	CPU1_ERAD_EVT0	Disable
105	CPU1_ERAD_EVT1	CPU1_ERAD_EVT1	CPU1_ERAD_EVT1	CPU1_ERAD_EVT1	Disable
106	CPU1_ERAD_EVT2	CPU1_ERAD_EVT2	CPU1_ERAD_EVT2	CPU1_ERAD_EVT2	Disable
107	CPU1_ERAD_EVT3	CPU1_ERAD_EVT3	CPU1_ERAD_EVT3	CPU1_ERAD_EVT3	Disable
108	CPU1_ERAD_EVT4	CPU1_ERAD_EVT4	CPU1_ERAD_EVT4	CPU1_ERAD_EVT4	Disable
109	CPU1_ERAD_EVT5	CPU1_ERAD_EVT5	CPU1_ERAD_EVT5	CPU1_ERAD_EVT5	Disable
110	CPU1_ERAD_EVT6	CPU1_ERAD_EVT6	CPU1_ERAD_EVT6	CPU1_ERAD_EVT6	Disable
111	CPU1_ERAD_EVT7	CPU1_ERAD_EVT7	CPU1_ERAD_EVT7	CPU1_ERAD_EVT7	Disable
112	FSIRXA_DATA_PKT_RCVD	FSIRXA_DATA_PKT_RCVD	FSIRXA_DATA_PKT_RCVD	FSIRXA_DATA_PKT_RCVD	Disable
113	FSIRXA_ERROR_PKT_T_RCVD	FSIRXA_ERROR_PKT_T_RCVD	FSIRXA_ERROR_PKT_T_RCVD	FSIRXA_ERROR_PKT_T_RCVD	Disable
114	FSIRXA_PING_PKT_RCVD	FSIRXA_PING_PKT_RCVD	FSIRXA_PING_PKT_RCVD	FSIRXA_PING_PKT_RCVD	Disable
115	FSIRXA_FRAME_DONE	FSIRXA_FRAME_DONE	FSIRXA_FRAME_DONE	FSIRXA_FRAME_DONE	Disable
116	FSIRXA_PING_TAG_MATCH	FSIRXA_PING_TAG_MATCH	FSIRXA_PING_TAG_MATCH	FSIRXA_PING_TAG_MATCH	Disable
117	FSIRXA_DATA_TAG_MATCH	FSIRXA_DATA_TAG_MATCH	FSIRXA_DATA_TAG_MATCH	FSIRXA_DATA_TAG_MATCH	Disable

**Table 8-2. Global Signals and Mux Selection (continued)**

Select Value	CLB1 Input	CLB2 Input	CLB3 Input	CLB4 Input	Synchronization Requirement
118	FSIRXA_ERROR_TA G_MATCH	FSIRXA_ERROR_TA G_MATCH	FSIRXA_ERROR_TA G_MATCH	FSIRXA_ERROR_TA G_MATCH	Disable
119	FSIRXA_TRIG2	FSIRXA_TRIG2	FSIRXA_TRIG2	FSIRXA_TRIG2	Disable
120	SPIA_CLK_OUT	SPIA_CLK_OUT	SPIA_CLK_OUT	SPIA_CLK_OUT	Enable
121	SPIA_POCI_IN	SPIA_POCI_IN	SPIA_POCI_IN	SPIA_POCI_IN	Enable
122	SPIA_PTE_OUT	SPIA_PTE_OUT	SPIA_PTE_OUT	SPIA_PTE_OUT	Enable
123	SPIB_CLK_OUT	SPIB_CLK_OUT	SPIB_CLK_OUT	SPIB_CLK_OUT	Enable
124	SPIB_POCI_IN	SPIB_POCI_IN	SPIB_POCI_IN	SPIB_POCI_IN	Enable
125	SPIB_PTE_OUT	SPIB_PTE_OUT	SPIB_PTE_OUT	SPIB_PTE_OUT	Enable
126	CPU2_HALT	CPU2_HALT	CPU2_HALT	CPU2_HALT	Disable
127	FSIRXA_TRIG3	FSIRXA_TRIG3	FSIRXA_TRIG3	FSIRXA_TRIG3	Disable

**Table 8-3. Global Signals and Mux Selection**

Select Value	CLB5 Input	CLB6 Input	Synchronization Requirement
0	EPWM5A	EPWM5A	Enable
1	EPWM5A_OE	EPWM5A_OE	Enable
2	EPWM5B	EPWM5B	Enable
3	EPWM5B_OE	EPWM5B_OE	Enable
4	EPWM5_CTR_ZERO	EPWM5_CTR_ZERO	Disable
5	EPWM5_CTR_PRD	EPWM5_CTR_PRD	Disable
6	EPWM5_CTR_DIR	EPWM5_CTR_DIR	Disable
7	EPWM5_TBCLK	EPWM5_TBCLK	Disable
8	EPWM5_CTR_CMPA	EPWM5_CTR_CMPA	Disable
9	EPWM5_CTR_CMPB	EPWM5_CTR_CMPB	Disable
10	EPWM5_CTR_CMPC	EPWM5_CTR_CMPC	Disable
11	EPWM5_CTR_CMPD	EPWM5_CTR_CMPD	Disable
12	EPWM5A_AQ	EPWM5A_AQ	Disable
13	EPWM5B_AQ	EPWM5B_AQ	Disable
14	EPWM5A_DB	EPWM5A_DB	Enable
15	EPWM5B_DB	EPWM5B_DB	Enable
16	EPWM6A	EPWM6A	Enable
17	EPWM6A_OE	EPWM6A_OE	Enable
18	EPWM6B	EPWM6B	Enable
19	EPWM6B_OE	EPWM6B_OE	Enable
20	EPWM6_CTR_ZERO	EPWM6_CTR_ZERO	Disable
21	EPWM6_CTR_PRD	EPWM6_CTR_PRD	Disable
22	EPWM6_CTR_DIR	EPWM6_CTR_DIR	Disable
23	EPWM6_TBCLK	EPWM6_TBCLK	Disable

**Table 8-3. Global Signals and Mux Selection (continued)**

Select Value	CLB5 Input	CLB6 Input	Synchronization Requirement
24	EPWM6_CTR_CMPA	EPWM6_CTR_CMPA	Disable
25	EPWM6_CTR_CMPB	EPWM6_CTR_CMPB	Disable
26	EPWM6_CTR_CMPC	EPWM6_CTR_CMPC	Disable
27	EPWM6_CTR_CMPD	EPWM6_CTR_CMPD	Disable
28	EPWM6A_AQ	EPWM6A_AQ	Disable
29	EPWM6B_AQ	EPWM6B_AQ	Disable
30	EPWM6A_DB	EPWM6A_DB	Enable
31	EPWM6B_DB	EPWM6B_DB	Enable
32	EPWM7A	EPWM7A	Enable
33	EPWM7A_OE	EPWM7A_OE	Enable
34	EPWM7B	EPWM7B	Enable
35	EPWM7B_OE	EPWM7B_OE	Enable
36	EPWM7_CTR_ZERO	EPWM7_CTR_ZERO	Disable
37	EPWM7_CTR_PRD	EPWM7_CTR_PRD	Disable
38	EPWM7_CTR_DIR	EPWM7_CTR_DIR	Disable
39	EPWM7_TBCLK	EPWM7_TBCLK	Disable
40	EPWM7_CTR_CMPA	EPWM7_CTR_CMPA	Disable
41	EPWM7_CTR_CMPB	EPWM7_CTR_CMPB	Disable
42	EPWM7_CTR_CMPC	EPWM7_CTR_CMPC	Disable
43	EPWM7_CTR_CMPD	EPWM7_CTR_CMPD	Disable
44	EPWM7A_AQ	EPWM7A_AQ	Disable
45	EPWM7B_AQ	EPWM7B_AQ	Disable
46	EPWM7A_DB	EPWM7A_DB	Enable
47	EPWM7B_DB	EPWM7B_DB	Enable
48	EPWM8A	EPWM8A	Enable
49	EPWM8A_OE	EPWM8A_OE	Enable
50	EPWM8B	EPWM8B	Enable
51	EPWM8B_OE	EPWM8B_OE	Enable
52	EPWM8_CTR_ZERO	EPWM8_CTR_ZERO	Disable
53	EPWM8_CTR_PRD	EPWM8_CTR_PRD	Disable
54	EPWM8_CTR_DIR	EPWM8_CTR_DIR	Disable
55	EPWM8_TBCLK	EPWM8_TBCLK	Disable
56	EPWM8_CTR_CMPA	EPWM8_CTR_CMPA	Disable
57	EPWM8_CTR_CMPB	EPWM8_CTR_CMPB	Disable
58	EPWM8_CTR_CMPC	EPWM8_CTR_CMPC	Disable
59	EPWM8_CTR_CMPD	EPWM8_CTR_CMPD	Disable
60	EPWM8A_AQ	EPWM8A_AQ	Disable
61	EPWM8B_AQ	EPWM8B_AQ	Disable

**Table 8-3. Global Signals and Mux Selection (continued)**

Select Value	CLB5 Input	CLB6 Input	Synchronization Requirement
62	EPWM8A_DB	EPWM8A_DB	Enable
63	EPWM8B_DB	EPWM8B_DB	Enable
64	AUXSIG0	AUXSIG0	Enable
65	AUXSIG1	AUXSIG1	Enable
66	AUXSIG2	AUXSIG2	Enable
67	AUXSIG3	AUXSIG3	Enable
68	AUXSIG4	AUXSIG4	Enable
69	AUXSIG5	AUXSIG5	Enable
70	AUXSIG6	AUXSIG6	Enable
71	AUXSIG7	AUXSIG7	Enable
72	CLB5_OUT16	CLB5_OUT16	Disable
73	CLB5_OUT17	CLB5_OUT17	Disable
74	CLB5_OUT18	CLB5_OUT18	Disable
75	CLB5_OUT19	CLB5_OUT19	Disable
76	CLB5_OUT20	CLB5_OUT20	Disable
77	CLB5_OUT21	CLB5_OUT21	Disable
78	CLB5_OUT22	CLB5_OUT22	Disable
79	CLB5_OUT23	CLB5_OUT23	Disable
80	CLB6_OUT16	CLB6_OUT16	Disable
81	CLB6_OUT17	CLB6_OUT17	Disable
82	CLB6_OUT18	CLB6_OUT18	Disable
83	CLB6_OUT19	CLB6_OUT19	Disable
84	CLB6_OUT20	CLB6_OUT20	Disable
85	CLB6_OUT21	CLB6_OUT21	Disable
86	CLB6_OUT22	CLB6_OUT22	Disable
87	CLB6_OUT23	CLB6_OUT23	Disable
88	CLB3_OUT16	CLB3_OUT16	Disable
89	CLB3_OUT17	CLB3_OUT17	Disable
90	CLB3_OUT18	CLB3_OUT18	Disable
91	CLB3_OUT19	CLB3_OUT19	Disable
92	CLB3_OUT20	CLB3_OUT20	Disable
93	CLB3_OUT21	CLB3_OUT21	Disable
94	CLB3_OUT22	CLB3_OUT22	Disable
95	CLB3_OUT23	CLB3_OUT23	Disable
96	CLB4_OUT16	CLB4_OUT16	Disable
97	CLB4_OUT17	CLB4_OUT17	Disable
98	CLB4_OUT18	CLB4_OUT18	Disable
99	CLB4_OUT19	CLB4_OUT19	Disable

**Table 8-3. Global Signals and Mux Selection (continued)**

Select Value	CLB5 Input	CLB6 Input	Synchronization Requirement
100	CLB4_OUT20	CLB4_OUT20	Disable
101	CLB4_OUT21	CLB4_OUT21	Disable
102	CLB4_OUT22	CLB4_OUT22	Disable
103	CLB4_OUT23	CLB4_OUT23	Disable
104	CPU2_ERAD_EVT0	CPU2_ERAD_EVT0	Disable
105	CPU2_ERAD_EVT1	CPU2_ERAD_EVT1	Disable
106	CPU2_ERAD_EVT2	CPU2_ERAD_EVT2	Disable
107	CPU2_ERAD_EVT3	CPU2_ERAD_EVT3	Disable
108	CPU2_ERAD_EVT4	CPU2_ERAD_EVT4	Disable
109	CPU2_ERAD_EVT5	CPU2_ERAD_EVT5	Disable
110	CPU2_ERAD_EVT6	CPU2_ERAD_EVT6	Disable
111	CPU2_ERAD_EVT7	CPU2_ERAD_EVT7	Disable
112	FSIRXA_PING_TAG_MATCH	FSIRXA_PING_TAG_MATCH	Disable
113	FSIRXA_DATA_TAG_MATCH	FSIRXA_DATA_TAG_MATCH	Disable
114	FSIRXA_ERROR_TAG_MATCH	FSIRXA_ERROR_TAG_MATCH	Disable
115	FSIRXB_PING_TAG_MATCH	FSIRXB_PING_TAG_MATCH	Disable
116	FSIRXB_DATA_TAG_MATCH	FSIRXB_DATA_TAG_MATCH	Disable
117	FSIRXB_ERROR_TAG_MATCH	FSIRXB_ERROR_TAG_MATCH	Disable
118	ECAT_SOF	ECAT_SOF	Enable
119	ECAT_EOF	ECAT_EOF	Enable
120	SPIC_CLK_OUT	SPIC_CLK_OUT	Enable
121	SPIC_POCI_IN	SPIC_POCI_IN	Enable
122	SPIC_PTE_OUT	SPIC_PTE_OUT	Enable
123	SPID_CLK_OUT	SPID_CLK_OUT	Enable
124	SPID_POCI_IN	SPID_POCI_IN	Enable
125	SPID_PTE_OUT	SPID_PTE_OUT	Enable
126	ECAT_SYNC0	ECAT_SYNC0	Enable
127	ECAT_SYNC1	ECAT_SYNC1	Enable

**Note**

EPWMxA\_OE and EPWMxB\_OE refer to trip outputs from the respective EPWM module.

EPWMxA\_AQ and EPWMxB\_AQ refer to the output of the AQ submodule in the respective EPWM module.

EPWMxA\_DB and EPWMBx\_DB refer to the output of the DB submodule in the respective EPWM module.

### Note

If a signal in the following table indicates that synchronization is required, then the CLB input synchronizer must be enabled using the appropriate SYNC bit in the CLB\_INPUT\_FILTER register. This synchronization adds a 2-3 CLB clock cycle delay to the input. This delay is either 2 or 3 cycles and is not predictable. There is a potential for a metastability hazard, if the indicated signals are not first synchronized before going into the CLB tile. This metastability can cause errors dependent on voltage, temperature, and wafer fab process. Note that this requirement is in addition to and separate from GPIO input synchronization.

If a signal in the following table indicates that synchronization is not required, as the signal is already synchronous, then pipelining is required and must be enabled using the PIPE bit in the CLB\_INPUT\_FILTER register. This pipelining adds a 1 CLB clock cycle delay to the input. This is not to be mistaken with the PIPELINE\_EN bit in the CLB\_LOAD\_EN register, which controls pipelining of the CLB operations in the HLC and counter blocks. Having synchronization and pipelining both enabled or both disabled is not recommended. Enabling both synchronization and pipelining introduces a delay of more than 2-3 CLB clock cycles on the signal path. Disabling both allows the completely asynchronous signal to be routed as an input.

**Table 8-4. Local Signals and Mux Selection**

Select Value	CLB1 Input	CLB2 Input	CLB3 Input	CLB4 Input	Synchronization Requirement
0	CLB1_GLB_MUX_OUT T	CLB2_GLB_MUX_OUT T	CLB3_GLB_MUX_OUT T	CLB4_GLB_MUX_OUT T	Enable
1	EPWM1_DCAEVT1	EPWM2_DCAEVT1	EPWM3_DCAEVT1	EPWM4_DCAEVT1	Enable
2	EPWM1_DCAEVT2	EPWM2_DCAEVT2	EPWM3_DCAEVT2	EPWM4_DCAEVT2	Enable
3	EPWM1_DCBEVT1	EPWM2_DCBEVT1	EPWM3_DCBEVT1	EPWM4_DCBEVT1	Enable
4	EPWM1_DCBEVT2	EPWM2_DCBEVT2	EPWM3_DCBEVT2	EPWM4_DCBEVT2	Enable
5	EPWM1_DCAH	EPWM2_DCAH	EPWM3_DCAH	EPWM4_DCAH	Enable
6	EPWM1_DCAL	EPWM2_DCAL	EPWM3_DCAL	EPWM4_DCAL	Enable
7	EPWM1_DCBH	EPWM2_DCBH	EPWM3_DCBH	EPWM4_DCBH	Enable
8	EPWM1_DCBL	EPWM2_DCBL	EPWM3_DCBL	EPWM4_DCBL	Enable
9	EPWM1_OST	EPWM2_OST	EPWM3_OST	EPWM4_OST	Enable
10	EPWM1_CBC	EPWM2_CBC	EPWM3_CBC	EPWM4_CBC	Enable
11	ECAP1IN0	ECAP2IN0	ECAP6IN0	ECAP7IN0	Enable
12	ECAP1_OUT	ECAP2_OUT	ECAP6_OUT	ECAP7_OUT	Disable
13	ECAP1_OUT_EN	ECAP2_OUT_EN	ECAP6_OUT_EN	ECAP7_OUT_EN	Disable
14	ECAP1_C EVT1	ECAP2_C EVT1	ECAP6_C EVT1	ECAP7_C EVT1	Disable
15	ECAP1_C EVT2	ECAP2_C EVT2	ECAP6_C EVT2	ECAP7_C EVT2	Disable
16	ECAP1_C EVT3	ECAP2_C EVT3	ECAP6_C EVT3	ECAP7_C EVT3	Disable
17	ECAP1_C EVT4	ECAP2_C EVT4	ECAP6_C EVT4	ECAP7_C EVT4	Disable
18	EQEP1A	EQEP2A	EQEP3A	EQEP4A	Enable
19	EQEP1B	EQEP2B	EQEP3B	EQEP4B	Enable
20	EQEP1I	EQEP2I	EQEP3I	EQEP4I	Enable
21	EQEP1S	EQEP2S	EQEP3S	EQEP4S	Enable
22	CPU1_TBCLKSYNC	CPU1_TBCLKSYNC	CPU1_TBCLKSYNC	CPU1_TBCLKSYNC	Enable

**Table 8-4. Local Signals and Mux Selection (continued)**

Select Value	CLB1 Input	CLB2 Input	CLB3 Input	CLB4 Input	Synchronization Requirement
23	CPU2_TBCLKSYNC	CPU2_TBCLKSYNC	CPU2_TBCLKSYNC	CPU2_TBCLKSYNC	Enable
24	CPU1_HALT	CPU1_HALT	CPU1_HALT	CPU1_HALT	Enable
25	SPIA_PICO_OUT	SPIB_PICO_OUT	SPIC_PICO_OUT	SPIA_PICO_OUT	Enable
26	SPIA_CLK_IN	SPIB_CLK_IN	SPIC_CLK_IN	SPID_CLK_IN	Enable
27	SPIA_PICO_IN	SPIB_PICO_IN	SPIC_PICO_IN	SPID_PICO_IN	Enable
28	SPIA_PTE_IN	SPIB_PTE_IN	SPIC_PTE_IN	SPID_PTE_IN	Enable
29	SCIA_TX	SCIB_TX	SCIA_TX	SCIB_TX	Enable
30	SPIA_POCI_OUT	SPIB_POCI_OUT	SPIC_POCI_OUT	SPID_POCI_OUT	Enable
31	CLB1_PSCLK	CLB2_PSCLK	CLB3_PSCLK	CLB4_PSCLK	Enable
32	EPWM9A	EPWM9A	EPWM9A	EPWM9A	Enable
33	EPWM9A_OE	EPWM9A_OE	EPWM9A_OE	EPWM9A_OE	Enable
34	EPWM9B	EPWM9B	EPWM9B	EPWM9B	Enable
35	EPWM9B_OE	EPWM9B_OE	EPWM9B_OE	EPWM9B_OE	Enable
36	EPWM10A	EPWM10A	EPWM10A	EPWM10A	Enable
37	EPWM10A_OE	EPWM10A_OE	EPWM10A_OE	EPWM10A_OE	Enable
38	EPWM10B	EPWM10B	EPWM10B	EPWM10B	Enable
39	EPWM10B_OE	EPWM10B_OE	EPWM10B_OE	EPWM10B_OE	Enable
40	EPWM11A	EPWM11A	EPWM11A	EPWM11A	Enable
41	EPWM11A_OE	EPWM11A_OE	EPWM11A_OE	EPWM11A_OE	Enable
42	EPWM11B	EPWM11B	EPWM11B	EPWM11B	Enable
43	EPWM11B_OE	EPWM11B_OE	EPWM11B_OE	EPWM11B_OE	Enable
44	EPWM12A	EPWM12A	EPWM12A	EPWM12A	Enable
45	EPWM12A_OE	EPWM12A_OE	EPWM12A_OE	EPWM12A_OE	Enable
46	EPWM12B	EPWM12B	EPWM12B	EPWM12B	Enable
47	EPWM12B_OE	EPWM12B_OE	EPWM12B_OE	EPWM12B_OE	Enable
48	CLBINPUTXBAR1	CLBINPUTXBAR1	CLBINPUTXBAR1	CLBINPUTXBAR1	Enable
49	CLBINPUTXBAR2	CLBINPUTXBAR2	CLBINPUTXBAR2	CLBINPUTXBAR2	Enable
50	CLBINPUTXBAR3	CLBINPUTXBAR3	CLBINPUTXBAR3	CLBINPUTXBAR3	Enable
51	CLBINPUTXBAR4	CLBINPUTXBAR4	CLBINPUTXBAR4	CLBINPUTXBAR4	Enable
52	CLBINPUTXBAR5	CLBINPUTXBAR5	CLBINPUTXBAR5	CLBINPUTXBAR5	Enable
53	CLBINPUTXBAR6	CLBINPUTXBAR6	CLBINPUTXBAR6	CLBINPUTXBAR6	Enable
54	CLBINPUTXBAR7	CLBINPUTXBAR7	CLBINPUTXBAR7	CLBINPUTXBAR7	Enable
55	CLBINPUTXBAR8	CLBINPUTXBAR8	CLBINPUTXBAR8	CLBINPUTXBAR8	Enable
56	CLBINPUTXBAR9	CLBINPUTXBAR9	CLBINPUTXBAR9	CLBINPUTXBAR9	Enable
57	CLBINPUTXBAR10	CLBINPUTXBAR10	CLBINPUTXBAR10	CLBINPUTXBAR10	Enable
58	CLBINPUTXBAR11	CLBINPUTXBAR11	CLBINPUTXBAR11	CLBINPUTXBAR11	Enable
59	CLBINPUTXBAR12	CLBINPUTXBAR12	CLBINPUTXBAR12	CLBINPUTXBAR12	Enable

**Table 8-4. Local Signals and Mux Selection (continued)**

Select Value	CLB1 Input	CLB2 Input	CLB3 Input	CLB4 Input	Synchronization Requirement
60	CLBINPUTXBAR13	CLBINPUTXBAR13	CLBINPUTXBAR13	CLBINPUTXBAR13	Enable
61	CLBINPUTXBAR14	CLBINPUTXBAR14	CLBINPUTXBAR14	CLBINPUTXBAR14	Enable
62	CLBINPUTXBAR15	CLBINPUTXBAR15	CLBINPUTXBAR15	CLBINPUTXBAR15	Enable
63	CLBINPUTXBAR16	CLBINPUTXBAR16	CLBINPUTXBAR16	CLBINPUTXBAR16	Enable

**Table 8-5. Local Signals and Mux Selection**

Select Value	CLB5 Input	CLB6 Input	Synchronization Requirement
0	CLB5_GLB_MUX_OUT	CLB6_GLB_MUX_OUT	Enable
1	EPWM5_DCAEVT1	EPWM6_DCAEVT1	Enable
2	EPWM5_DCAEVT2	EPWM6_DCAEVT2	Enable
3	EPWM5_DCBEVT1	EPWM6_DCBEVT1	Enable
4	EPWM5_DCBEVT2	EPWM6_DCBEVT2	Enable
5	EPWM5_DCAH	EPWM6_DCAH	Enable
6	EPWM5_DCAL	EPWM6_DCAL	Enable
7	EPWM5_DCBH	EPWM6_DCBH	Enable
8	EPWM5_DCBL	EPWM6_DCBL	Enable
9	EPWM5_OST	EPWM6_OST	Enable
10	EPWM5_CBC	EPWM6_CBC	Enable
11	ECAP3IN0	ECAP4IN0	Enable
12	ECAP3_OUT	ECAP4_OUT	Disable
13	ECAP3_OUT_EN	ECAP4_OUT_EN	Disable
14	ECAP3_C EVT1	ECAP4_C EVT1	Disable
15	ECAP3_C EVT2	ECAP4_C EVT2	Disable
16	ECAP3_C EVT3	ECAP4_C EVT3	Disable
17	ECAP3_C EVT4	ECAP4_C EVT4	Disable
18	FSIRXC_DATA_PKT_RCVD	FSIRXD_DATA_PKT_RCVD	Disable
19	FSIRXC_ERROR_PKT_RCVD	FSIRXD_ERROR_PKT_RCVD	Disable
20	FSIRXC_PING_PKT_RCVD	FSIRXD_PING_PKT_RCVD	Disable
21	CPU2_HALT	CPU2_HALT	Disable
22	CPU1_TBCLKSYNC	CPU1_TBCLKSYNC	Enable
23	CPU2_TBCLKSYNC	CPU2_TBCLKSYNC	Enable
24	CPU1_HALT	CPU1_HALT	Enable
25	SPIC_PICO_OUT	SPID_PICO_OUT	Enable
26	SPIC_CLK_IN	SPID_CLK_IN	Enable
27	SPIC_PICO_IN	SPID_PICO_IN	Enable
28	SPIC_PTE_IN	SPID_PTE_IN	Enable
29	SCIC_TX	SCID_TX	Enable



**Table 8-5. Local Signals and Mux Selection (continued)**

Select Value	CLB5 Input	CLB6 Input	Synchronization Requirement
30	SPIC_POCI_OUT	SPID_POCI_OUT	Enable
31	CLB5_PSCLK	CLB6_PSCLK	Enable
32	ECAP5IN0	ECAP5IN1	Enable
33	ECAP5_OUT	ECAP5_OUT	Disable
34	ECAP5_OUT_EN	ECAP5_OUT_EN	Disable
35	ECAP5_C EVT1	ECAP5_C EVT1	Disable
36	ECAP5_C EVT2	ECAP5_C EVT2	Disable
37	ECAP5_C EVT3	ECAP5_C EVT3	Disable
38	ECAP5_C EVT4	ECAP5_C EVT4	Disable
39	ECAP5IN0	ECAP5IN1	Enable
40	EQEP5A	EQEP6A	Enable
41	EQEP5B	EQEP6B	Enable
42	EQEP5I	EQEP6I	Enable
43	EQEP5S	EQEP6S	Enable
44	EPWM16A	EPWM16A	Enable
45	EPWM16A_OE	EPWM16A_OE	Enable
46	EPWM16B	EPWM16B	Enable
47	EPWM16B_OE	EPWM16B_OE	Enable
48	CLBINPUTXBAR1	CLBINPUTXBAR1	Enable
49	CLBINPUTXBAR2	CLBINPUTXBAR2	Enable
50	CLBINPUTXBAR3	CLBINPUTXBAR3	Enable
51	CLBINPUTXBAR4	CLBINPUTXBAR4	Enable
52	CLBINPUTXBAR5	CLBINPUTXBAR5	Enable
53	CLBINPUTXBAR6	CLBINPUTXBAR6	Enable
54	CLBINPUTXBAR7	CLBINPUTXBAR7	Enable
55	CLBINPUTXBAR8	CLBINPUTXBAR8	Enable
56	CLBINPUTXBAR9	CLBINPUTXBAR9	Enable
57	CLBINPUTXBAR10	CLBINPUTXBAR10	Enable
58	CLBINPUTXBAR11	CLBINPUTXBAR11	Enable
59	CLBINPUTXBAR12	CLBINPUTXBAR12	Enable
60	CLBINPUTXBAR13	CLBINPUTXBAR13	Enable
61	CLBINPUTXBAR14	CLBINPUTXBAR14	Enable
62	CLBINPUTXBAR15	CLBINPUTXBAR15	Enable
63	CLBINPUTXBAR16	CLBINPUTXBAR16	Enable

The GPREG is accessible by the CPU and the bits of this register can be used as BOUNDARY INPUTs for the CLB Tiles. For example, CLB1s GPREG[0] can be used as BOUNDARY IN0 (Cell Input 0) for the corresponding CLB Tile.

To connect multiple tiles to each other, you can use the CLBx OUT4/5 and connect to CLBy BOUNDARY INz through the CLB X-BAR and the Global Signals Mux.

Another option is to connect the CLBx OUT0-7 to a GPIO and then use the INPUT X-BAR to bring the signal back in to the device and connect to the CLBy BOUNDARY INz through the CLB X-BAR and the Global Signals Mux.

To use GPIOs as inputs to the CLB, you must utilize the Input X-BAR and the CLB X-BAR. [Figure 8-5](#) shows how GPIOs can be used as inputs to the CLB tiles.

### 8.3.3 CLB Output Selection

The eight outputs of the CLB are replicated to create 32 output signals. Each of these outputs has a separate enable bit defined in the CLB output enable register, CLB\_OUT\_EN. The CLB outputs go to the ePWM, eCAP, eQEP and the crossbar module in the device. This allows the user to enhance the functionality of these modules with the CLB. [Figure 8-9](#) shows the CLB outputs.

The user has the capability to disable updated to the CLB\_OUT\_EN register by blocking access to the register through setting the CLB\_MISC\_ACCESS\_CTRL.BLKEN bit. The eight outputs are replicated to generate a total of 32 outputs (shown in [Figure 8-9](#)). Some of these new outputs can be used for TILE to TILE connection through the CLB Global Mux inputs.

---

#### Note

The output from OUTLUT0 is connected to OUT0, OUT8, OUT16, and OUT24. While the signal is the same, each OUTy has access to a different peripheral as shown in [Section 8.3.4](#). Likewise, OUTLUT1 is connected to OUT1, OUT9, OUT17, and OUT25, and are the same signal.

CLBx\_OUT12 through CLBx\_OUT15 are unregistered and asynchronous to the CLB clock.

---





Figure 8-9. CLB Outputs

### 8.3.4 CLB Output Signal Multiplexer

Each CLB output signal passes through an external multiplexer that intersects a specific peripheral signal, see [Figure 8-10](#). The output of the multiplexer is connected to the destination of the original peripheral signal and the default multiplexer setting is that the peripheral signal is passed through. The multiplexer is controlled by bit[n] in the CLB output enable register CLB\_OUT\_EN.



**Figure 8-10. CLB Output Signal Multiplexer**

For example, if the CLB1 OUT0 must override the EPWM1A signal, the OUPUT ENABLE bit for OUT0 must be set to 1.

[Table 8-6](#) and [Table 8-7](#) shows the allocation of peripheral signals and the CLB outputs.

**Table 8-6. CLB Output Signal Multiplexer Table**

CLB Output	CLB OUTLUT	CLB1 Destination	CLB2 Destination	CLB3 Destination	CLB4 Destination
0	OUTLUT0	EPWM1A	EPWM2A	EPWM3A	EPWM4A
1	OUTLUT1	EPWM1A_OE	EPWM2A_OE	EPWM3A_OE	EPWM4A_OE
2	OUTLUT2	EPWM1B	EPWM2B	EPWM3B	EPWM4B
3	OUTLUT3	EPWM1B_OE	EPWM2B_OE	EPWM3B_OE	EPWM4B_OE
4	OUTLUT4	EPWM1A_AQ	EPWM2A_AQ	EPWM3A_AQ	EPWM4A_AQ
5	OUTLUT5	EPWM1B_AQ	EPWM2B_AQ	EPWM3B_AQ	EPWM4B_AQ
6	OUTLUT6	EPWM1A_DB	EPWM2A_DB	EPWM3A_DB	EPWM4A_DB
7	OUTLUT7	EPWM1B_DB	EPWM2B_DB	EPWM3B_DB	EPWM4B_DB
8	OUTLUT0	EQEP1_QCLK	EQEP2_QCLK	Reserved	Reserved
9	OUTLUT1	EQEP1_QDIR	EQEP2_QDIR	Reserved	Reserved
10	OUTLUT2	Reserved	Reserved	EQEP3_QDIR	EQEP4_QDIR
11	OUTLUT3	Reserved	Reserved	EQEP3_QCLK	EQEP4_QCLK
12	OUTLUT4	All XBARs	All XBARs	All XBARs	All XBARs
13	OUTLUT5	All XBARs	All XBARs	All XBARs	All XBARs
14	OUTLUT6	ECAP Mux	ECAP Mux	ECAP Mux	ECAP Mux
15	OUTLUT7	ECAP Mux	ECAP Mux	ECAP Mux	ECAP Mux
16	OUTLUT0	Global Mux	Global Mux	Global Mux	Global Mux
17	OUTLUT1	Global Mux	Global Mux	Global Mux	Global Mux
18	OUTLUT2	Global Mux	Global Mux	Global Mux	Global Mux
19	OUTLUT3	Global Mux	Global Mux	Global Mux	Global Mux
20	OUTLUT4	Global Mux	Global Mux	Global Mux	Global Mux
21	OUTLUT5	Global Mux, SPIA_PTE_OUT	Global Mux, SPIB_PTE_OUT	Global Mux, SPIC_PTE_OUT	Global Mux, SPID_PTE_OUT

**Table 8-6. CLB Output Signal Multiplexer Table (continued)**

CLB Output	CLB OUTLUT	CLB1 Destination	CLB2 Destination	CLB3 Destination	CLB4 Destination
22	OUTLUT6	Global Mux, SPIA_PICO_OUT	Global Mux, SPIB_PICO_OUT	Global Mux, SPIC_PICO_OUT	Global Mux, SPID_PICO_OUT
23	OUTLUT7	Global Mux, SPIA_POCI_OUT	Global Mux, SPIB_POCI_OUT	Global Mux, SPIC_POCI_OUT	Global Mux, SPID_POCI_OUT
24	OUTLUT0	SPIA_CLK_IN	SPIB_CLK_IN	SPIC_CLK_IN	SPID_CLK_IN
25	OUTLUT1	SPIA_PICO_IN	SPIB_PICO_IN	SPIC_PICO_IN	SPID_PICO_IN
26	OUTLUT2	SPIA_PTE_IN	SPIB_PTE_IN	SPIC_PTE_IN	SPID_PTE_IN
27	OUTLUT3	SCIA_RX	SCIB_RX	SCIC_RX	SCID_RX
28	OUTLUT4	ECAP1_OUT_EN	ECAP2_OUT_EN	ECAP3_OUT_EN	ECAP4_OUT_EN
29	OUTLUT5	ECAP1_OUT	ECAP2_OUT	ECAP3_OUT	ECAP4_OUT
30	OUTLUT6	FSITX Triggers	FSITX Triggers	FSITX Triggers	FSITX Triggers
31	OUTLUT7	FSITX Triggers	FSITX Triggers	FSITX Triggers	FSITX Triggers

**Table 8-7. CLB Output Signal Multiplexer Table**

CLB Output	CLB OUTLUT	CLB5 Destination	CLB6 Destination
0	OUTLUT0	EPWM5A	EPWM6A
1	OUTLUT1	EPWM5A_OE	EPWM6A_OE
2	OUTLUT2	EPWM5B	EPWM6B
3	OUTLUT3	EPWM5B_OE	EPWM6B_OE
4	OUTLUT4	EPWM5A_AQ	EPWM6A_AQ
5	OUTLUT5	EPWM5B_AQ	EPWM6B_AQ
6	OUTLUT6	EPWM5A_DB	EPWM6A_DB
7	OUTLUT7	EPWM5B_DB	EPWM6B_DB
8	OUTLUT0	EQEP5_QA	EQEP6_QA
9	OUTLUT1	EQEP5_QB	EQEP6_QB
10	OUTLUT2	EQEP5_QDIR	EQEP6_QDIR
11	OUTLUT3	EQEP5_QCLK	EQEP6_QCLK
12	OUTLUT4	All XBARs	All XBARs
13	OUTLUT5	All XBARs	All XBARs
14	OUTLUT6	ECAP Mux	ECAP Mux
15	OUTLUT7	ECAP Mux	ECAP Mux
16	OUTLUT0	Global Mux	Global Mux
17	OUTLUT1	Global Mux	Global Mux
18	OUTLUT2	Global Mux	Global Mux
19	OUTLUT3	Global Mux	Global Mux
20	OUTLUT4	Global Mux	Global Mux
21	OUTLUT5	Global Mux	Global Mux
22	OUTLUT6	Global Mux	Global Mux
23	OUTLUT7	Global Mux	Global Mux

**Table 8-7. CLB Output Signal Multiplexer Table (continued)**

CLB Output	CLB OUTLUT	CLB5 Destination	CLB6 Destination
24	OUTLUT0	Reserved	Reserved
25	OUTLUT1	FSITXA	FSITXB
26	OUTLUT2	Reserved	Reserved
27	OUTLUT3	Reserved	Reserved
28	OUTLUT4	ECAP5_OUT_EN	ECAP6_OUT_EN
29	OUTLUT5	ECAP5_OUT	ECAP6_OUT
30	OUTLUT6	FSITX Triggers	FSITX Triggers
31	OUTLUT7	FSITX Triggers	FSITX Triggers

---

**Note**

When not explicitly specified in the table above, refer to corresponding IP chapters for exact CLB Output destinations (that is, FSI, ECAP, XBAR connections).

---


## 8.4 CLB Tile

The purpose of the CLB tile is to provide the logic reconfiguration capability of the CLB. The CLB tile contains the following submodules:

- **Counter:** The counter submodule can be configured as an adder, a counter, or a shifter. When functioning as an adder, the counter submodule can either add or subtract. When functioning as a counter, the counter submodule can count up or count down. When functioning as a shifter, the counter submodule can shift left or shift right. The counter event inputs, as well as the reset input, can be freely connected to any of the other submodules in the same tile. Starting with CLB Type 2, the counter module can also operate as a serializer or linear feedback shift register. There are three counters in each tile.
- **LUT4:** The LUT4 submodule has a 4-input look-up table functionality and is capable of realizing any combinatorial Boolean equation of up to four inputs. There are three LUT4 submodules in each CLB tile.
- **FSM:** The Finite State Machine (FSM) submodule can be configured either as a single four-state finite state machine, or as two independent two-state finite state machines. The FSM accepts two external inputs, and generates two state outputs and one combination output. When not used as a state machine, the FSM submodule can accept two external inputs and function as a 4-input LUT. There are three FSM submodules in each CLB tile.
- **Output LUT:** The output LUT is a 3-input lookup table submodule capable of realizing any combinatorial Boolean equation of up to three inputs. There are eight such blocks in a CLB tile, each associated with one of the tile outputs.
- **Asynchronous Output Conditioning Block:** The primary purpose of the Asynchronous Output Conditioning (AOC) block is to provide asynchronous conditioning capabilities on the TILE outputs or directly on the inputs of the TILE.
- **High Level Controller:** The High Level Controller (HLC) submodule is an event-driven block that can handle up to four concurrent events. The event can be an activity on any of the other block outputs. A predefined set of operations is executed when each event occurs. The HLC also provides a data exchange and interrupt mechanism to the CPU subsystem. There are four working registers (R0, R1, R2, and R3) that can be used for basic operations, and to modify or set up values for the three counter blocks. Unlike the other submodules, there is only one HLC in each CLB tile.
- **Static Switch Block:** The static switch block provides dynamic connectivity between all of the blocks listed above. Submodules can be connected by the user, with the only restriction that the submodules must not form a combinational loop within the tile.

A CLB tile consists of three sets each of the counter block, FSM, and LUT4, one high-level controller, and eight output LUT blocks. The submodule numbering is shown in [Figure 8-11](#).

The functionality of the LUT submodules is configured using a register field containing the binary pattern of the output of the desired look-up table. For example, a 4-input LUT has 16 possible input permutations, each of which corresponds to a desired binary 0 or 1 at the output. The register field can, therefore, be 16-bits in length, with each bit representing the desired result of a binary pattern. Input pattern sequences start at 0000 and continue sequentially to 1111. A similar method is used to encode the 16-bit state equations in the FSM submodule.



**Figure 8-11. CLB Tile Submodules**

### 8.4.1 Static Switch Block

The Static Switch Block provides the configurable connectivity between the submodules in the CLB tile. The outputs of all the submodules and the eight external inputs are connected to a common internal bus inside the tile. Every input port has a 32-to-1 multiplexer and an associated 5-bit selection value that allows the user to select one of the inputs on the bus. The only restrictions are certain signals (described below) that are tied off in the design to prevent creation of accidental combinatorial loops.

**Table 8-8. Output Table**

Bit Position	Signal Connection	Comment
0	Always 0	This select value is used to tie an input to 0.
1	COUNTER_0 MATCH2	
2	COUNTER_0 ZERO	
3	COUNTER_0 MATCH1	
4	FSM_0 STATE_BIT_0	
5	FSM_0 STATE_BIT_1	
6	FSM_0 LUT output	
7	LUT4_0 output	
8	Always 1	This select value is used to tie an input to 1.
9	COUNTER_1 MATCH2	
10	COUNTER_1 ZERO	
11	COUNTER_1 MATCH1	
12	FSM_1 STATE_BIT_0	
13	FSM_1 STATE_BIT_1	
14	FSM_1 LUT output	
15	LUT4_1 output	
16	Always '0'	
17	COUNTER_2 MATCH2	
18	COUNTER_2 ZERO	
19	COUNTER_2 MATCH1	
20	FSM_2 STATE_BIT_0	
21	FSM_2 STATE_BIT_1	
22	FSM_2 LUT output	
23	LUT4_2 output	
24	External Input 0	
25	External Input 1	
26	External Input 2	
27	External Input 3	
28	External Input 4	
29	External Input 5	
30	External Input 6	
31	External Input 7	



**Table 8-9. Input Table**

Module Name	Port Name	Description
Counter Block	RESET	Acts as an active high reset when used as a counter
	MODE_0	Acts as an enable when used as a counter. The counter counts only when this input is 1.
	MODE_1	Acts as a direction control when used as a counter. If this input is 1, then the counter counts up; else, the counter counts down.
LUT	IN0	Input 0 of the 4-input LUT.
	IN1	Input 1 of the 4-input LUT.
	IN2	Input 2 of the 4-input LUT.
	IN3	Input 3 of the 4-input LUT.
FSM	EXT_IN0	Input 0 of the FSM block.
	EXT_IN1	Input 1 of the FSM block.
	EXTRA_EXT_IN0	Extra external input 0 of the FSM block. This input matters only if configured in the LUT mode.
	EXTRA_EXT_IN1	Extra external input 1 of the FSM block. This input matters only if configured in the LUT mode.

The static switch block allows the user to define the input connection of any submodule to come from any of the outputs in [Table 8-8](#). It is therefore easy to create a combinatorial loop. To prevent this, certain paths are broken in the input path of each submodule. These port positions are tied to 0, as shown in [Table 8-10](#).

**Table 8-10. Ports Tied Off to Prevent Combinatorial Loops**

Module Name	Ports of Input MUX Tied Off to 0 to Prevent Combinatorial Loops
LUT_0	LUT_0 , LUT_1, and LUT_2 output, FSM_0, FSM_1, and FSM_2 output.
FSM_0	LUT_1 and LUT_2 output, FSM_0, FSM_1, and FSM_2 output.
LUT_1	LUT_1 and LUT_2 output, FSM_1 and FSM_2 output.
FSM_1	LUT_2 output, FSM_1 and FSM_2 output.
LUT_2	LUT_2 output, FSM_2 output.
FSM_2	FSM_2 output.

### 8.4.2 Counter Block

#### 8.4.2.1 Counter Description

The counter block is a complex functional submodule that can be configured either as a counter, an adder, or a shifter. Apart from the normal operational control, this block has a dedicated EVENT input, which can trigger an addition, subtraction or shift operation, or load data into the counter register. The inputs to the counter submodule are shown in Figure 8-12.




Figure 8-12. Counter Block

### 8.4.2.2 Counter Operation

At the heart of the counter block is a 32-bit count register. This register can either be loaded statically before counting commences, or dynamically at run time. The operation of the counter submodule is determined by the inputs described below. Note that each of the inputs can be connected to the outputs of any of the other blocks in the CLB tile. These connections are made by configuring the static switch block.

The counter inputs are:

- **RESET:** This is the highest priority input and takes precedence over all other inputs. The input is level sensitive and as long as the input remains high, the counter resets to 0 on the next clock cycle.
- **MODE\_0:** This input is an enable for the counter. The counter begins counting (up or down depending on the MODE\_1 setting) only when this input is high. If this input is low, then no counting takes place.
- **MODE\_1:** This input is the direction control for the counter. If this input is high, then the counter increments on every clock cycle where MODE\_0 is high. If this input is low, then the counter decrements on every clock cycle where MODE\_0 is high. The counter wraps around to 0x0000 0000 after 0xFFFF FFFF when counting up. The counter wraps around to 0xFFFF FFFF after 0x0000 0000 when counting down. The only exception to this is when an EVENT occurs at exactly the same time, causing a different value to be loaded into the counter.
- **EVENT:** This input is defined for the purpose of triggering actions in the counter based on certain events. The event can be any of the outputs of the other blocks or an external input to the tile. The counter's static control inputs define the behavior of the counter on an active event. An active event is defined as a rising edge on the EVENT input. The counter can be configured to perform one of the following actions:
  - Load a predefined 32-bit value from the LOAD VALUE register into the count register
  - Shift the contents of the counter register left or right by a predefined amount between 0 and 31
  - Add or subtract a predefined 32-bit value. Addition and subtraction are treated as 32-bit unsigned operations and there is no saturation.

Note that the effect of a rising edge on the EVENT input only lasts for one cycle. On the next cycle, the counter operation continues based on the MODE\_0, MODE\_1, and RESET inputs.

MATCH1 REF and MATCH2 REF are 32-bit reference values that are used to generate the MATCH1 and MATCH2 outputs. The MATCH1 output becomes active high whenever the counter register value matches the 32-bit MATCH1 REF value. MATCH2 behaves in a similar manner in relation to the MATCH2 REF register. The reference values for MATCH1 and MATCH2 can either be setup once before the start of operation, or can be modified dynamically. The High Level Controller can load desired values into the MATCH1 REF and MATCH2 REF registers.

Note that the counter load and match registers are not memory-mapped. For more information, see [Section 8.5.2](#).

The three logic outputs of the counter block are:

- **ZERO:** This output goes high whenever the counter register is 0.
- **MATCH1:** This output goes high whenever the counter register is equal to the MATCH1 REF input register.
- **MATCH2:** This output goes high whenever the counter register is equal to the MATCH2 REF input register.

The operation of the counter block is controlled by the CFG\_MISC\_CTRL register. The following three bits of this register are relevant for each counter. The “x” below refers to the counter instance; 0, 1, or 2. For more information, see the CLB\_MISC\_CONTROL register description located in [Section 8.10](#).

- COUNT\_EVENT\_CTRL\_x: This bit defines whether the counter performs an addition or a shift on an event. A value of 0 means that on an event, the counter loads the static value; 1 means an add/shift operation is performed. This bit must be 0 for indirect loads and HLC loads of the counter to take effect.
- COUNT\_ADD\_SHIFT\_x. 1 means add, 0 means shift.
- COUNT\_DIR\_x. 1 means left shift or add. 0 means right shift or subtract.

Table 8-11 shows the logical operation of the counter block in terms of the inputs and control register bits. Count up and down modes are the normal operation with EVENT = 0. The operations on the CNTVAL register are:

Load:  $CNTVAL = EVENT\_LOAD\_VAL$

Shift right:  $CNTVAL = CNTVAL \gg EVENT\_LOAD\_VAL$

Shift left:  $CNTVAL = CNTVAL \ll EVENT\_LOAD\_VAL$

Subtract:  $CNTVAL = CNTVAL - EVENT\_LOAD\_VAL$

Add:  $CNTVAL = CNTVAL + EVENT\_LOAD\_VAL$

**Table 8-11. Counter Block Operating Modes**

EVENT	MODE_0	MODE_1	COUNT_EVENT_CTRL_x	COUNT_ADD_SHIFT_x	COUNT_DIR_x	Action on CNTVAL
0	0	0	X	X	X	None
0	0	1	X	X	X	None
0	1	0	X	X	X	Count down
0	1	1	X	X	X	Count up
1	X	X	0	X	X	Load
1	X	X	1	0	0	Shift right
1	X	X	1	0	1	Shift left
1	X	X	1	1	0	Subtract
1	X	X	1	1	1	Add

#### 8.4.2.3 Serializer Mode

Starting with CLB Type 2, the Counter module can operate as a serializer. In this mode of operation, this module acts as a shift register (also referred to as a serializer). In serializer mode of operation, the EVENT input is used to shift one bit of data into the serializer. Either of MATCH1 and MATCH2 can be configured to send out the shift register data. Using the MATCH1/2\_TAP\_SEL bit of CLB\_COUNT\_MATCH\_TAP\_SEL, any bit position of the counter can be brought out on the MATCH1/MATCH2 outputs. The shifting and direction of the counter in this mode is controlled by MODE\_0 (enable) and MODE\_1 (direction).

To enable the Serializer mode, CLB\_MISC\_CONTROL.COUNT\_SERIALIZER\_0 (for Counter 0) must be set.

#### 8.4.2.4 Linear Feedback Shift Register (LFSR) Mode


Starting with CLB Type 2, the Counter module operates as a linear feedback shift register. By configuring the characteristics of the LFSR, the counter module is used to compute the CRC on a serial bit stream. The polynomial for LFSR is in the MATCH2 reference register. The feedback bit position is in the MATCH1 reference register.

To enable the LFSR mode, CLB\_MISC\_CONTROL.COUNT\_SERIALIZER\_0 (for Counter 0) must be set along with COUNT0\_LFSR\_EN.

There are two types of LFSR that can be selected by changing the MODE1 value (0 or 1), as shown in [Figure 8-13](#).

Structure for LFSR Type 1 (MODE\_1 = 0)

CNT\_VAL is the 32-bit counter's active register  
 CNT\_VAL\_next is the 32-bit value to be written into CNT\_VAL on the next active cycle  
 (clock edge when MODE\_0 == 1)  
 LFSR\_MSB = CNT\_VAL[MATCH1\_REF[4:0]]  
 Poly[31:0] is MATCH2\_REF which acts as the CRC polynomial



Structure for LFSR Type 2 (MODE\_1 = 1)

CNT\_VAL is the 32-bit counter register  
 CNT\_VAL\_next is the 32-bit value to be written into CNT\_VAL on the next active cycle  
 (clock edge when MODE\_0 == 1)  
 LFSR\_MSB = CNT\_VAL[MATCH1\_REF[4:0]]  
 Poly[31:0] is MATCH2\_REF which acts as the CRC polynomial




Figure 8-13. LFSR Modes

### 8.4.3 FSM Block

The Finite State Machine (FSM) block provides the ability to build programmable finite state machines with up to four states. The FSM block has two register bits and two external inputs, and can be programmed either as two 2-state machines or as a single 4-state machine. For additional flexibility, there are two auxiliary inputs (EXTRA\_EXT\_IN0 and EXTRA\_EXT\_IN1) that can be used to create larger combinational functions by giving up a state functionality. The structure of the FSM is shown in Figure 8-14.





Figure 8-14. FSM Block

The signals and functionality of the FSM block are:

- **EXT\_IN0 and EXT\_IN1:** These are the two external inputs that can be used to control the output FSM\_LUT\_OUT or either of the states S0 and S1.
- **S0 and S1** are two state bits that have independent state control equations.
- **16-bit S0 equation** defines a function (EXT\_IN1, EXT\_IN0, S1, S0). The four bits in the order defined are used as an index into the 16-bit register to decide the next state of S0.
- **16-bit S1 equation** defines a function (EXT\_IN1, EXT\_IN0, S1, S0). The four bits in the order defined are used as an index into the 16-bit register to decide the next state of S1.
- **16-bit output equation** defines a function (EXT\_IN1, EXT\_IN0, S1, S0). The four bits in the order defined are used as an index into the 16-bit register to decide the output value of FSM\_LUT\_OUT. An additional level of configurability is provided such that FSM\_LUT\_OUT can use extra inputs in case the states S0 and S1 are unused.

One extra bit is used to select EXTRA\_EXT\_IN0 instead of S0. One extra bit is used to select EXTRA\_EXT\_IN1 instead of S1. Using these, one can effectively build 3-input or a 4-input LUT for the FSM\_LUT\_OUT by giving up one or two state bits, respectively.

The CFG\_MISC\_CTRL register controls the operation of the FSM block. Two bits in this register are used for each FSM Block to determine whether the FSM output LUT function uses the state variable S0/S1, or the corresponding extra external input signal FSM\_EXTRA\_EXT\_INx. A 0 means use the state bit, and a 1 means use the FSM\_EXTRA\_EXT\_IN0 / FSM\_EXTRA\_EXT\_IN1 signal.



**Figure 8-15. FSM LUT Block**

### 8.4.4 LUT4 Block

This is a simple four input Look-Up table (LUT) block with inputs IN0, IN1, IN2, and IN3 (see [Figure 8-16](#)). Any combinatorial Boolean equation using the four inputs can be realized by programming the 16-bit control register associated with each LUT4 block. For more information, see the LUT4 register descriptions located in [Section 8.10](#).




Figure 8-16. LUT4 Block

### 8.4.5 Output LUT Block

The output LUT block ([Figure 8-17](#)) is very similar in functionality to the LUT4 block, except that the output LUT block has three inputs. Unlike the other sub blocks, the outputs of these blocks are meant to go out of the tile and hence cannot be used by any other block within the tile. Any combinatorial function of the three inputs can be realized by the output LUT block. For more information, see the output LUT register descriptions located in [Section 8.10](#).




Figure 8-17. Output LUT Block



### 8.4.6 Asynchronous Output Conditioning (AOC) Block

The logic in the AOC block is organized into three stages with the inputs passing through different types of logic modification at each stage before proceeding to the next level. This is shown in [Figure 8-18](#).

There are 8 inputs to this block. Each of these 8 inputs can pick the corresponding BOUNDARY input to the CLB or the CLB TILE output (for example, the INPUT 0 of the AOC block can choose between CLB BOUNDARY INPUT0 and CLB TILE OUTPUT 0). If the CLB TILE OUTPUT 0 is selected, the CLB TILE OUTPUT 0 is always registered before being sent to the subsequent asynchronous signal conditioning stages. In each of the three stages, there is always an option to do nothing and just send the signal as is to the next stage (bypass).

**Stage 1:** The input signal can be inverted before sending the signal to the next stage.

**Stage 2:** The signal coming from Stage 1 can be GATED with a gating control signal. The gating control signal can either be from a software register or can be any of the CLB TILE outputs. The GATING function can be a logical AND, OR, or XOR.

**Stage 3:** The input signal can be used to either set or clear the output on the rising edge of the signal. This is a purely asynchronous set/clear that occurs without needing any clocks. The release control signal, when high, restores the output to the default state (HIGH if asynchronous clear is selected and LOW if asynchronous set is selected). The release control signal can be either from a software register or can be any of the CLB TILE outputs. Optionally, instead of any of the asynchronous set and clear operations, the input signal can just be delayed by a clock cycle.

The interaction of the CLB TILE and the AOC block is shown in [Figure 8-19](#).




Figure 8-18. AOC Block




Figure 8-19. AOC Block and The CLB TILE

**Note**

Only CLB\_OUT12 to CLB\_OUT15 can be used as ASYNC outputs. This is the same as CLB\_OUT4\_1 to CLB\_OUT7\_1. GPIO Output XBAR can be used to route the OUT4\_1 and OUT5\_1 ASYNC outputs to GPIOs.

### 8.4.7 High Level Controller (HLC)

The High Level Controller (HLC) is significantly more complex than the other blocks in the CLB tile. The HLC performs two main functions:

- Provides a means of communication and data exchange with the rest of the device. This is done through two methods: a global access path to four general purpose HLC registers (R0 through R3) and PUSH and PULL FIFOs between the CPU and the HLC. The general-purpose HLC registers are designed to only be written to during device configuration time. To avoid unexpected behavior, the HLC registers must not be written to during run-time operation. The PUSH and PULL FIFOs are the primary avenues of data exchange during run-time, refer to [Section 8.4.7.4](#) for more information.
- Provides a programmable, event-based action system, which performs computation, manipulation of logic functionality, and data movement. In other words, events can be configured to trigger a predefined set of actions in the CLB tile, or to initiate data exchange with the rest of the device.

The architecture of the HLC is shown in [Figure 8-20](#). The HLC is an event-based system capable of handling up to four simultaneous events that can be selected from any outputs of the other blocks within the tile or from an external input.




Figure 8-20. High Level Controller Block

### 8.4.7.1 High Level Controller Events

Each of the four HLC events has a dedicated address from which instructions are executed. Events are selected from the set of signals listed in [Table 8-12](#). The lowest numbered event (Event 0) has the highest priority, and the highest numbered event (Event 3) has the lowest priority.

**Table 8-12. HLC Event List**

Index	HLC Event Mux
0	Always 0
1	COUNTER_0 MATCH2
2	COUNTER_0 ZERO
3	COUNTER_0 MATCH1
4	FSM_0 STATE_BIT_0
5	FSM_0 STATE_BIT_1
6	FSM_0 LUT output
7	LUT4_0 output
8	Always 1
9	COUNTER_1 MATCH2
10	COUNTER_1 ZERO
11	COUNTER_1 MATCH1
12	FSM_1 STATE_BIT_0
13	FSM_1 STATE_BIT_1
14	FSM_1 LUT output
15	LUT4_1 output
16	Always '0'
17	COUNTER_2 MATCH2
18	COUNTER_2 ZERO
19	COUNTER_2 MATCH1
20	FSM_2 STATE_BIT_0
21	FSM_2 STATE_BIT_1
22	FSM_2 LUT output
23	LUT4_2 output
24	External Input 0
25	External Input 1
26	External Input 2
27	External Input 3
28	External Input 4
29	External Input 5
30	External Input 6
31	External Input 7

Additional HLC inputs are available starting with Type 2 CLB and later. These inputs can be selected by choosing the alternate MUX options for the HLC module (HLC\_ALT\_MUX\_SEL\_n = 1) shown in [Table 8-13](#).

**Table 8-13. HLC ALT Event List**

Index	HLC Event Mux
0	CLB_OUT_0
1	CLB_OUT_1
2	CLB_OUT_2
3	CLB_OUT_3
4	CLB_OUT_4
5	CLB_OUT_5
6	CLB_OUT_6
7	CLB_OUT_7
8	CLB_OUT_0.INVERTED
9	CLB_OUT_1.INVERTED
10	CLB_OUT_2.INVERTED
11	CLB_OUT_3.INVERTED
12	CLB_OUT_4.INVERTED
13	CLB_OUT_5.INVERTED
14	CLB_OUT_6.INVERTED
15	CLB_OUT_7.INVERTED
16	CLB_ASYNC_OUT_0
17	CLB_ASYNC_OUT_1
18	CLB_ASYNC_OUT_2
19	CLB_ASYNC_OUT_3
20	CLB_ASYNC_OUT_4
21	CLB_ASYNC_OUT_5
22	CLB_ASYNC_OUT_6
23	CLB_ASYNC_OUT_7
24	CLB_ASYNC_OUT_0.INVERTED
25	CLB_ASYNC_OUT_1.INVERTED
26	CLB_ASYNC_OUT_2.INVERTED
27	CLB_ASYNC_OUT_3.INVERTED
28	CLB_ASYNC_OUT_4.INVERTED
29	CLB_ASYNC_OUT_5.INVERTED
30	CLB_ASYNC_OUT_6.INVERTED
31	CLB_ASYNC_OUT_7.INVERTED

### 8.4.7.2 High Level Controller Instructions

The instruction memory supports up to eight instructions per event. Each instruction sequence gets triggered on the rising edge of the corresponding event. Starting with CLB Type 2, the option to trigger the execution of instructions using both falling edge and rising edge is available.

The HLC memory supports up to eight instructions per event, starting at the beginning of the fixed address range shown in [Table 8-14](#). An instruction sequence is triggered on the rising edge of the corresponding event. If two or more events occur simultaneously, the associated instruction sequences each are executed sequentially in priority order.

**Table 8-14. HLC Instruction Address Ranges**

Address	Instructions for
00000 to 00111	Event 0
01000 to 01111	Event 1
10000 to 10111	Event 2
11000 to 11111	Event 3

The HLC instruction format is shown in [Table 8-15](#).

**Table 8-15. HLC Instruction Format**

Last Instruction Bit	5-Bit Opcode	3-Bit Source	3-Bit Destination
This bit when set to 1 stops execution after the current instruction.	MOV 00000	Source can be R0, R1, R2, R3, C0, C1, C2.	Destination can be R0, R1, R2, R3, C0, C1, C2.  Note that for ADD/SUB instructions, only R0, R1, R2, or R3 can be the destination.
	MOV_T1 00001		
	MOV_T2 00010		
	PUSH 00011		
	PULL 00100		
	ADD 00101		
	SUB 00110		
INTR 00111			

R0, R1, R2, and R3 are four 32-bit general-purpose registers in the HLC. C0, C1, and C2 are three counter registers present in the CLB tile. <Src> is used to indicate the source and <Dest> is used to indicate the destination. [Table 8-16](#) describes the HLC instructions.

**Table 8-16. HLC Instruction Description**

Instruction	Description
ADD <Src>, <Dest>	This instruction performs an unsigned 32-bit addition. <Dest> = <Dest> + <Src>. The <Src> can be R0, R1, R2, R3, C0, C1, or C2. The <Dest> can only be R0, R1, R2, or R3.
INTR <6-bit constant>	This instruction flags an interrupt through the CPU interface. The 6-bit constant is stored in the interrupt flag register CLB_INTR_TAG_REG. If multiple INTR instructions are called consecutively, only the first one has an effect. When multiple INTR calls are needed, each can be separated by other HLC instructions to make sure the interrupt calls take effect.
<b>Note</b>	
Starting with CLB Type 2, NMI can be generated by the CLB. This feature is DISABLED by default and must be enabled ( <b>CLB_LOAD_EN.NMI_EN</b> ).	
MOV <Src>, <Dest>	This instruction moves <Src> to <Dest>. Both <Src> and <Dest> can be any of R0, R1, R2, R3, C0, C1, or C2. The COUNT_EVENT_CTRL_x bit must be configured to load (that is, 0) for indirect loads and HLC loads of the counter to take effect.

**Table 8-16. HLC Instruction Description (continued)**

Instruction	Description
MOV_T1 <Src>, <Dest>	<p>This instruction moves &lt;Src&gt; to the Match1 register of the &lt;Dest&gt; counter. &lt;Src&gt; can be any of the registers R0, R1, R2, R3, or the counter values associated with C0, C1, or C2. &lt;Dest&gt; is the Match1 register of any of the counters C0, C1, or C2. Examples are:</p> <ul style="list-style-type: none"> <li>This instruction moves the count value in C1 into register R0: MOV_T1 C1 R0</li> <li>This instruction moves the value in R2 into the Match1 register of counter C0: MOV_T1 R2 C0</li> </ul>
MOV_T2 <Src>, <Dest>	<p>This instruction is similar to MOV_T1. The instruction moves &lt;Src&gt; to the Match2 register of the &lt;Dest&gt; counter. &lt;Src&gt; can be any of the registers R0, R1, R2, R3, or the counter values associated with C0, C1, or C2. &lt;Dest&gt; is the Match2 register of any of the counters C0, C1, or C2.</p>
PULL <Dest>	<p>This instruction transfers data from the data exchange pull memory buffer in the CPU interface to the &lt;Dest&gt; register. &lt;Dest&gt; can be any of R0, R1, R2, or R3. The PULL instruction is used as seen from the High Level Controller and a PULL operation reads (pulls) data from an internal 4-word FIFO.</p>
PUSH <Src>	<p>This instruction transfers data from &lt;Src&gt; to the data exchange push memory buffer in the CPU interface. &lt;Src&gt; can be any of R0, R1, R2, R3, C0, C1, or C2. The PUSH instruction is used as seen from the High Level Controller and pushes data into an internal 4 word FIFO.</p>
SUB <Src>, <Dest>	<p>This instruction performs an unsigned 32-bit subtraction. &lt;Dest&gt; = &lt;Dest&gt; - &lt;Src&gt;. The &lt;Src&gt; can be R0, R1, R2, R3, C0, C1, or C2. The &lt;Dest&gt; can only be R0, R1, R2, or R3.</p>

MOV, MOV\_T1, MOV\_T2, ADD, SUB, and INTR instructions take one cycle to execute. PUSH and PULL require two cycles to execute. Note that the PUSH and PULL instructions are pipeline protected, meaning that a register can be used immediately after a PUSH/PULL to that register.

For multiple events triggered simultaneously, if the last instruction in the higher priority event is a PUSH or a PULL, there is an additional cycle delay between the end of the higher priority event and the start of the next event. If the last instruction is not a PUSH or PULL, then there is no cycle delay between the events.

#### 8.4.7.3 <Src> and <Dest>

Three bits are used to encode the <Src> and <Dest> registers as shown in [Table 8-17](#).

**Table 8-17. HLC Register Encoding**

Bits	Register
000	R0
001	R1
010	R2
011	R3
100	C0
101	C1
110	C2



#### 8.4.7.4 Operation of the PUSH and PULL Instructions (Overflow and Underflow Detection)

The PUSH and PULL operations of the HLC are intended for data exchange with the host system. There are separate FIFO buffers for PUSH and PULL operations. For example, a series of PUSH operations write to successive locations in a linearly mapped-memory buffer. The PUSH buffer and the PULL buffer are mapped at address offsets shown in the *Registers* section.

The CPU can read from and write to the PUSH and PULL buffers, respectively, to exchange data with the HLC. Data pushed by the HLC is read by the CPU from the PUSH buffers. Data sent from the CPU to the HLC is written by the CPU to the PULL buffer and is read by the HLC using the PULL instruction.

Refer to *clb\_ex13\_push\_pull* for guidance on properly using the PUSH and PULL buffers. To make use of one of the CLB inputs as a GPREG, have this input indicate when data is written to the FIFO by the CPU.

There are separate PUSH and PULL address pointers that increment each time the HLC performs a PUSH or PULL operation. These address pointers are also memory-mapped so that the CPU can determine the value. These address pointers are also writable and can be reset by the CPU at any time.

Overflow and underflow detection is done by simply reading the values of the PUSH and PULL address pointers.

In the CLB module of the device, the depth of the PUSH and PULL FIFOs is four 32-bit words each. If the CPU starts a fresh data transfer to the PULL buffers and sees the address pointer greater than four, then an underflow has occurred since the HLC has pulled more data than the number of words written by the CPU into the buffer.

## 8.5 CPU Interface

### 8.5.1 Register Description

There are three classes of registers that are used to control and configure the CLB tile. This specification only describes the offset addresses of the registers. The absolute register addresses are different for each CLB tile. The three instances of the various blocks (LUT4, FSM, and Counter Block) are numbered 0, 1, and 2.

- **Logic configuration registers (0x000 – 0x0FF):** These registers control the core reconfiguration logic for the tile. All registers in this group are EALLOW protected and also protected by the LOCK register.
- **Top level control registers (0x100 – 0x1FF):** These registers are used for top level and device related control of the CLB. These registers typically control mux selects for inputs, global enables, and so forth, and are accessible by normal memory mapped access. Some of these registers have EALLOW and LOCK protection.
- **Data exchange registers (0x200 – 0x3FF):** These registers are used to exchange data between the CLB and the rest of the device. The registers are accessible by normal memory-mapped access and no EALLOW or LOCK protection exists.

---

#### Note

EALLOW protection means that the write access to the register is enabled only when the EALLOW instruction has been executed prior to the write access. The complementary EDIS instruction disables access to all registers protected in this way. For more information, see [Section 8.10](#).

---

### 8.5.2 Non-Memory Mapped Registers

The memory-mapped CLB registers are described later in this chapter; however, many of the CLB resources including counters, the instruction memory of the High Level Controller, and the HLC general-purpose registers (R0 through R3) are only indirectly accessible through a local interface bus and are not memory-mapped. These registers are accessible through the two memory-mapped registers CLB\_LOAD\_DATA and CLB\_LOAD\_ADDR. Note that the general-purpose registers R0 through R3 must only be written to during configuration-time and are not intended to be written to during run-time. Writes during run-time can lead to unexpected behavior. If run-time data exchange is desired, refer to [Section 8.4.7.4](#).

Load the data to be written into the CLB\_LOAD\_DATA register, then load the appropriate address into CLB\_LOAD\_ADDR to determine where this data is written. Writing a 1 to bit position 0 in the CLB\_LOAD\_EN register then causes an internal write operation to be triggered. The address allocation for the CLB\_LOAD\_ADDR register is shown in [Table 8-18](#).

---

#### Note

The COUNT\_EVENT\_CTRL\_x bit must be configured to load (that is, 0) for indirect loads and for HLC loads of the counter to take effect.

---

**Table 8-18. Non-Memory Mapped Register Addresses**

Address (Binary)	Resource
000000 to 000010	Counter 0 to 2 Load value
000100 to 000110	Counter 0 to 2 Match1 value
001000 to 001010	Counter 0 to 2 Match2 value
001100 to 001111	R0 to R3 of High Level Controller
100000 to 100111	Instructions for Event 0
101000 to 101111	Instructions for Event 1
110000 to 110111	Instructions for Event 2
111000 to 111111	Instructions for Event 3

---

Use the following steps to load the value 0x11223344 into the general purpose R0 register:

1. Write 0x11223344 to CLB\_LOAD\_DATA.
2. Write 0xc to CLB\_LOAD\_ADDR.
3. Write 0x1 to CLB\_LOAD\_EN.

---

#### Note

Even though HLC registers are accessible by the CPU, your application code needs to make sure that no other CLB internal logics are updating the same HLC register at the same time, causing a race condition.

---

### 8.6 DMA Access

The DMA does not have access to the CLB memory-mapped registers, including the PUSH and PULL FIFO registers. For more information, refer to [Section 8.10](#).

## 8.7 CLB Data Export Through SPI RX Buffer

For a continuous export of data from the CLB peripherals, SPI RX buffers can be used. CLB data can be exported through the SPI RX buffers without CPU/CLA interventions.

For the F28P65x devices, CLB1 to CLB4 have access to SPIA to SPID, respectively, as shown in [Table 8-19](#).

**Table 8-19. CLB to SPI RX Access**

CLB Instance	SPI Instance
CLB1	SPIA
CLB2	SPIB
CLB3	SPIC
CLB4	SPID

When the CLB to SPI data exporting is enabled, 16-bit data can be exported from CLB to SPI RX buffers. The 32-bit HLC R0 register is the data that is exported to the SPI RX buffers. The user can select which 16-bit range of the HLC R0 is exported by configuring the `CLB_SPI_DATA_CTRL_HI.SHIFT`. The CLB also controls when HLC R0 data must be transferred to the SPI RX buffer through `CLB_SPI_DATA_CTRL_HI.STRB` that selects one of the HLC event signals from the static switch block.

When CLB to SPI data exporting is required, note:

- The selected SPI transmit functionality is not affected.
- Even though the data is being pushed into the SPI RX buffers by the CLB, the SPI RX interrupt and the DMA trigger for SPI RX in the respective peripherals must be configured.
- The SPI can resume normal operation when the CLB to SPI data exporting is disabled.




Figure 8-21. CLB Control of SPI RX Buffer

### 8.8 CLB Pipeline Mode

When operating the CLB TILE at frequencies higher than 100MHz, the Pipeline mode MUST be enabled. When CLB Pipeline mode is enabled, the operations of the HLC and COUNTER modules are changed.

- When operating at higher frequencies that require Pipeline mode to be enabled, the pipelined versions of the the CLB CELL OUTPUTs are brought into the HLC. The Pipeline mode causes the CELL outputs delayed by 1 clock cycle to be used as the source of the HLC event triggers.
- In Pipeline mode, the COUNTER module's add/sub/shift operations, which are triggered by an event, use the value of the counter in the previous clock cycle (pipelined).

To enable the CLB Pipeline mode, set the `CLB_LOAD_EN.PIPELINE_EN`.

## 8.9 Software

### 8.9.1 CLB Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/clb

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 8.9.1.1 CLB Empty Project

FILE: empty.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

#### 8.9.1.2 CLB Combinational Logic

FILE: clb\_ex1\_combinatorial\_logic.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

The objective of this example is to prevent simultaneous high or low outputs on a PWM pair. PWM modules 1 and 2 are configured to generate identical waveforms based on a fixed frequency up-count mode.

#### 8.9.1.3 CLB GPIO Input Filter

FILE: clb\_ex2\_gpio\_input\_filter.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example demonstrates use of finite state machines (FSMs) and counters to implement a simple 'glitch' filter which might, for example, be applied to an incoming GPIO signal to remove unwanted short duration pulses.

#### 8.9.1.4 CLB Auxiliary PWM

FILE: clb\_ex3\_auxiliary\_pwm.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example configures a CLB tile as an auxiliary PWM generator. The example uses combinatorial logic (LUTs), state machines (FSMs), counters, and the high level controller (HLC) to demonstrate the PWM output generation capabilities using CLB.

#### 8.9.1.5 CLB PWM Protection

FILE: clb\_ex4\_pwm\_protection.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example extends the features of example 1 to ensure an active high complementary pair PWM configuration always operates with a minimum value of dead-band irrespective of how the generating PWM module is configured. The example illustrates the configuration of four separate PWM tiles to implement PWM protection on four PWM modules. The outputs of PWM modules 1 to 4 are operated on by CLB tiles 1 to 4, respectively.

#### 8.9.1.6 CLB Event Window

FILE: clb\_ex5\_event\_window.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example uses the counter, FSM, and HLC sub-modules of the CLB to implement an event timing feature which detects whether an interrupt service routine takes too long to respond to an interrupt. The example configures four PWM modules to operate in up-count mode and generate a low-to-high edge on a timer zero match event. The zero match event also triggers a PWM ISR which, for the purposes of this example, contains a dummy payload of variable length. At the end of the ISR, a write operation takes place to a CLB GP register to indicate the ISR has ended.

#### 8.9.1.7 CLB Signal Generator

FILE: clb\_ex6\_siggen.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

This example uses CLB1 to generate a rectangular wave and CLB2 to check the rectangular wave generated by CLB1 doesn't exceed the defined duty cycle and period limits.

#### 8.9.1.8 CLB State Machine

FILE: clb\_ex7\_state\_machine.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\Designing With the C2000 CLB.pdf This application report describes the process of creating this CLB example and can be used as guidance on designing custom logic with the CLB. This example uses all submodules inside a CLB TILE in order to implement a complete system.

#### 8.9.1.9 CLB External Signal AND Gate

FILE: clb\_ex8\_external\_signal\_AND\_gate.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, two external signals from two GPIOs are passed through the Input X-BAR and the CLB X-BAR to the CLB TILE. Inside the CLB module these two signals are ANDED. The output of the AND gate is then exported to a GPIO, using Output X-BAR.

#### 8.9.1.10 CLB Timer

FILE: clb\_ex9\_timer.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, a COUNTER module is used to create timed events. The use of the GP Register is shown. Through setting/clearing the bits in the GP register, the timer is started, stopped or changes direction. The output of the timer event (1-clock cycle) is exported to a GPIO. Interrupts are generated from the timer event using the HLC module. A GPIO is also toggled inside the CLB ISR. The indirect CLB register access is used to update the timer's event match value and the active counter register to modify the frequency of the timer.

#### 8.9.1.11 CLB Timer Two States

FILE: clb\_ex10\_timer\_two\_states.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, the timer is setup the same as the previous example. The difference is the use of the FSM submodule to toggle the output of the CLB which is then exported to a GPIO. The FSM module acts as a single bit memory block. Interrupts are setup in the same format as the previous example. The interrupt delay of the CLB can be seen by comparing the output of the CLB and the GPIO toggled in the ISR.

#### 8.9.1.12 CLB Interrupt Tag

FILE: clb\_ex11\_interrupt\_tag.c

For the detailed description of this example, please refer to:

C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, a timer is setup with two different match values. These two events are used by the HLC submodule to generate interrupts. The interrupt TAG is used to differentiate between the interrupt generated due to the match1 event of the CLB counter and the match2 event of the CLB counter.

#### 8.9.1.13 CLB Output Intersect

FILE: clb\_ex12\_output\_intersect.c

For the detailed description of this example, please refer to:

C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, the CLB module is set up the same as the external\_AND\_gate example. However, instead of the output being exported to the GPIO using Output X-BAR, the output is exported to the GPIO by replacing the output of ePWM1. This is done by configuring the GPIO for EPWM1A output, followed by enabling output intersection.

#### 8.9.1.14 CLB PUSH PULL

FILE: clb\_ex13\_push\_pull.c

For the detailed description of this example, please refer to:

C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, the use of the PUSH-PULL interface is shown. Multiple COUNTER submodules, HLC submodule, FSM submodules, and OUTLUT submodules are used. The PUSH-PULL interface is used alongside the GP register to update the COUNTER submodules' event frequencies.

#### 8.9.1.15 CLB Multi Tile

FILE: clb\_ex14\_multi\_tile.c

For the detailed description of this example, please refer to:

C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the output of a CLB TILE is passed to the input of another CLB TILE. The output of the second CLB TILE is then exported to a GPIO, showcasing how two CLB TILES can be used in series.

#### 8.9.1.16 CLB Tile to Tile Delay

FILE: clb\_ex15\_tile\_to\_tile\_delay.c

For the detailed description of this example, please refer to:

C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the output of a GPIO is taken into the CLB TILE through INPUT XBAR and the CLB XBAR. The signal is forwarded by the TILE to the next TILE. This time the signal only goes through the CLB XBAR and NOT the Input XBAR. This is done to show that delays are added when the signals are passed from TILE to TILE and the delay is NOT characterized. The user should always avoid passing signals with timing requirements between tiles. The COUNTER modules inside the CLBs will count the amount of delay in cycles.

#### 8.9.1.17 CLB Glue Logic

FILE: clb\_ex16\_glue\_logic.c

For the detailed description of this example, please refer to :

C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the user is walked through how to migrate custom logic from an FPGA/CPLD to C2000™ microcontrollers.

#### 8.9.1.18 CLB based One-shot PWM

FILE: clb\_ex17\_one\_shot\_pwm.c

For the detailed description of this example, please refer to :  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

#### **8.9.1.19 CLB AOC Control**

FILE: clb\_ex18\_aoc.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the Asynchronous Output Conditioning block is used to asynchronously AND gate the input signals to the CLB. This module is only available for CLB types 2 and up.

#### **8.9.1.20 CLB AOC Release Control**

FILE: clb\_ex19\_aoc\_release\_control.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the Asynchronous Output Conditioning block is used to asynchronously set/release the input signals to the CLB. This module is only available for CLB types 2 and up.

#### **8.9.1.21 CLB XBARs**

FILE: clb\_ex20\_clxbars.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB INPUTXBAR and CLB OUTPUTXBAR are used to take input signals from GPIOs into the CLB TILES and take output signal from the TILE to GPIOs. The availability of these XBARs are device dependent.

#### **8.9.1.22 CLB AOC Control**

FILE: clb\_ex21\_clockprescalar\_nmi.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the clock prescalar of the CLB module is used to divide down the CLB clock and use it as an input to the TILE logic. Also the HLC module is used to generate NMI interrupts. This module is only available for CLB types 2 and up.

#### **8.9.1.23 CLB Serializer**

FILE: clb\_ex22\_serializer.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB COUNTER is used in serializer mode to act as a shift register. This module is only available for CLB types 2 and up.

#### **8.9.1.24 CLB LFSR**

FILE: clb\_ex23\_lfsr.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB COUNTER module is used in Linear Feedback Shift Register (LFSR) mode. This module is only available for CLB types 2 and up.



### 8.9.1.25 CLB Lock Output Mask

FILE: clb\_ex24\_lock\_output\_mask.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the lock output mask feature of the CLB is used to lock the selected output signal override settings. This module is only available for CLB types 3 and up.

### 8.9.1.26 CLB INPUT Pipeline Mode

FILE: clb\_ex25\_input\_pipeline.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB Input Pipeline mode is enable to delay the input signal by a clock cycle. This module is only available for CLB types 3 and up.

### 8.9.1.27 CLB Clocking and PIPELINE Mode

FILE: clb\_ex26\_clocking\_pipeline.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the CLB pipeline mode is enable and affects the behavior of the CLB COUNTERs and HLC. This module is only available for CLB types 3 and up.

### 8.9.1.28 CLB SPI Data Export

FILE: clb\_ex27\_spi\_data\_export.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the high speed data export feature of the CLB is used and one of the HLC registers is exported out of the CLB module using the SPI RX buffer. This module is only available for CLB types 3 and up.

### 8.9.1.29 CLB SPI Data Export DMA

FILE: clb\_ex28\_spi\_data\_export\_dma.c

For the detailed description of this example, please refer to:  
C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example the high speed data export feature of the CLB is used and one of the HLC registers is exported out of the CLB module using the SPI RX buffer. The data received in the SPI RX buffer is transferred to memory using DMA. This module is only available for CLB types 3 and up.

### 8.9.1.30 CLB Trip Zone Timestamp

FILE: clb\_ex29\_timestamp.c

This example displays how to timestamp interrupts generated by the CLB. An interrupt is generated when ePWM1 is tripped.

ePWM1 is configured to be interrupted by TZ1 and TZ2, both one shot trip sources.

The CLB is configured as follows:

- COUNTER0 and COUNTER1 continually count when the program begins.
- COUNTER0 timestamps TZ1 and COUNTER1 timestamps TZ2.
- COUNTER2 increments once when COUNTER0/COUNTER1 overflows using LUT2.
- FSM0/1 are configured to sync counters and stop COUNTER0/1 when an interrupt is received.
- TZ1 (GPIO12) and TZ2 (GPIO13) are routed as inputs through CLBXBAR.

- BOUNDARY.boundaryInput0 denotes TZ1. On rising edge, HLC issues an interrupt with tag 12.
- BOUNDARY.in1 denotes TZ2. On rising edge, HLC issues an interrupt with tag 13.
- BOUNDARY.boundaryInput7 serves as a simultaneous enable for COUNTER0/1 to begin counting.

TZ1 is tripped when GPIO12 is connected to GND. TZ2 is tripped when GPIO13 is connected to GND. When an interrupt occurs, the interrupt handler determines the initial trip source and stores this value in a variable 'initialTripZone'.

View these variables in Debug Expressions tab:

initialTripZone: stores the first TZ to have been tripped tz1Counter64bit: stores the counter value at the instant that TZ1 is tripped. tz2Counter64bit: stores the counter value at the instant that TZ2 is tripped.

### 8.9.1.31 CLB CRC

FILE: clb\_ex30\_cyclic\_redundancy\_check.c

For the detailed description of this example, please refer to:

C2000Ware\_PATH\utilities\clb\_tool\clb\_syscfg\doc\CLB Tool Users Guide.pdf

In this example, the CLB module is used to perform the cyclic redundancy check (C.R.C.) with twelve messages in bits checked with ten different CRC polynomials.

First element passed in is message length, second is the message stored in input\_data

This example is only available for CLB types 2 and up.

The known values in the output\_data are compared with expected values from the CLB-based CRC calculation. A total of 120 messages are verified, and the number of matching messages are displayed in passCount

Variables to add to Watch Expressions in debug view: passCount - number of messages that match between generated and known CRC values failCount - number of messages that fail the CRC value verification

### 8.9.1.32 CLB TDM Serial Port

FILE: clb\_ex31\_tdm\_serial\_port.c

For the detailed description of this example, please refer to: How to Implement Custom Serial Interfaces Using the Configurable Logic Block (CLB) Application Note (SPRAD62).

In this example a single CLB tile is used to input a TDM stream and generate a TDM output stream. The CLB generates a CPU interrupt when four 32-bit words are received. The CPU can load four 32-bit values to the CLB FIFO for transmission. The CLB and CPU are configured to run at their maximum speed.

This example is only available on C2000 MCU devices with CLB types 2 and up.

#### External Connections

TDM Input Signal GPIO pin FSYNC\_IN GPIO00 BCLK\_IN GPIO01 DATA1\_IN GPIO02

TDM Output Signal GPIO pin FSYNC\_OUT GPIO04 BCLK\_OUT GPIO05 DATA1\_OUT GPIO06

### 8.9.1.33 CLB LED Driver

FILE: clb\_ex32\_led\_driver.c

For the detailed description of this example, please refer to: How to Implement Custom Serial Interfaces Using the Configurable Logic Block (CLB) Application Note (SPRAD62).

In this example two CLB tiles are used to communicate with an LP5891-Q1 LED driver. One CCSI bus is used to transmit data using the CCSI bus protocol, while a second tile is used to receive data from the CCSI bus. The C28x CPU communicates with the CLB logic through a hardware-abstraction layer (HAL). This example also utilizes a PWM to generate the required CCSI clocks, and a timer to generate periodic sync events to the LED driver.

This example is only available on C2000 MCU devices with CLB types 2 and up.

## 8.10 CLB Registers

This section describes the Configurable Logic Block Registers.

### 8.10.1 CLB Base Address Table

**Table 8-20. CLB Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
Clb1LogicCfg Regs	<a href="#">CLB_LOGIC_CONFIG_REGS</a>	CLB1_LOGICCFG_BASE	0x0000_2000	YES	-	YES	YES	-	YES
Clb1LogicCtrl Regs	<a href="#">CLB_LOGIC_CONTROL_REGS</a>	CLB1_LOGICCTRL_BASE	0x0000_2100	YES	-	YES	YES	-	YES
Clb1DataExch Regs	<a href="#">CLB_DATA_EXCHANGE_REGS</a>	CLB1_DATAEXCH_BASE	0x0000_2180	YES	-	YES	YES	-	YES
Clb2LogicCfg Regs	<a href="#">CLB_LOGIC_CONFIG_REGS</a>	CLB2_LOGICCFG_BASE	0x0000_2200	YES	-	YES	YES	-	YES
Clb2LogicCtrl Regs	<a href="#">CLB_LOGIC_CONTROL_REGS</a>	CLB2_LOGICCTRL_BASE	0x0000_2300	YES	-	YES	YES	-	YES
Clb2DataExch Regs	<a href="#">CLB_DATA_EXCHANGE_REGS</a>	CLB2_DATAEXCH_BASE	0x0000_2380	YES	-	YES	YES	-	YES
Clb3LogicCfg Regs	<a href="#">CLB_LOGIC_CONFIG_REGS</a>	CLB3_LOGICCFG_BASE	0x0000_2400	YES	-	YES	YES	-	YES
Clb3LogicCtrl Regs	<a href="#">CLB_LOGIC_CONTROL_REGS</a>	CLB3_LOGICCTRL_BASE	0x0000_2500	YES	-	YES	YES	-	YES
Clb3DataExch Regs	<a href="#">CLB_DATA_EXCHANGE_REGS</a>	CLB3_DATAEXCH_BASE	0x0000_2580	YES	-	YES	YES	-	YES
Clb4LogicCfg Regs	<a href="#">CLB_LOGIC_CONFIG_REGS</a>	CLB4_LOGICCFG_BASE	0x0000_2600	YES	-	YES	YES	-	YES
Clb4LogicCtrl Regs	<a href="#">CLB_LOGIC_CONTROL_REGS</a>	CLB4_LOGICCTRL_BASE	0x0000_2700	YES	-	YES	YES	-	YES
Clb4DataExch Regs	<a href="#">CLB_DATA_EXCHANGE_REGS</a>	CLB4_DATAEXCH_BASE	0x0000_2780	YES	-	YES	YES	-	YES
Clb5LogicCfg Regs	<a href="#">CLB_LOGIC_CONFIG_REGS</a>	CLB5_LOGICCFG_BASE	0x0000_2800	YES	-	YES	YES	-	YES
Clb5LogicCtrl Regs	<a href="#">CLB_LOGIC_CONTROL_REGS</a>	CLB5_LOGICCTRL_BASE	0x0000_2900	YES	-	YES	YES	-	YES
Clb5DataExch Regs	<a href="#">CLB_DATA_EXCHANGE_REGS</a>	CLB5_DATAEXCH_BASE	0x0000_2980	YES	-	YES	YES	-	YES
Clb6LogicCfg Regs	<a href="#">CLB_LOGIC_CONFIG_REGS</a>	CLB6_LOGICCFG_BASE	0x0000_2A00	YES	-	YES	YES	-	YES
Clb6LogicCtrl Regs	<a href="#">CLB_LOGIC_CONTROL_REGS</a>	CLB6_LOGICCTRL_BASE	0x0000_2B00	YES	-	YES	YES	-	YES
Clb6DataExch Regs	<a href="#">CLB_DATA_EXCHANGE_REGS</a>	CLB6_DATAEXCH_BASE	0x0000_2B80	YES	-	YES	YES	-	YES

### 8.10.2 CLB\_LOGIC\_CONFIG\_REGS Registers

Table 8-21 lists the memory-mapped registers for the CLB\_LOGIC\_CONFIG\_REGS registers. All register offset addresses not listed in Table 8-21 should be considered as reserved locations and the register contents should not be modified.

**Table 8-21. CLB\_LOGIC\_CONFIG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
2h	CLB_COUNT_RESET	Counter Block RESET	EALLOW, LOCK	<a href="#">Go</a>
4h	CLB_COUNT_MODE_1	Counter Block MODE_1	EALLOW, LOCK	<a href="#">Go</a>
6h	CLB_COUNT_MODE_0	Counter Block MODE_0	EALLOW, LOCK	<a href="#">Go</a>
8h	CLB_COUNT_EVENT	Counter Block EVENT	EALLOW, LOCK	<a href="#">Go</a>
Ah	CLB_FSM_EXTRA_IN0	FSM Extra EXT_IN0	EALLOW, LOCK	<a href="#">Go</a>
Ch	CLB_FSM_EXTERNAL_IN0	FSM EXT_IN0	EALLOW, LOCK	<a href="#">Go</a>
Eh	CLB_FSM_EXTERNAL_IN1	FSM_EXT_IN1	EALLOW, LOCK	<a href="#">Go</a>
10h	CLB_FSM_EXTRA_IN1	FSM Extra_EXT_IN1	EALLOW, LOCK	<a href="#">Go</a>
12h	CLB_LUT4_IN0	LUT4_0/1/2 IN0 input source	EALLOW, LOCK	<a href="#">Go</a>
14h	CLB_LUT4_IN1	LUT4_0/1/2 IN1 input source	EALLOW, LOCK	<a href="#">Go</a>
16h	CLB_LUT4_IN2	LUT4_0/1/2 IN2 input source	EALLOW, LOCK	<a href="#">Go</a>
18h	CLB_LUT4_IN3	LUT4_0/1/2 IN3 input source	EALLOW, LOCK	<a href="#">Go</a>
1Ch	CLB_FSM_LUT_FN1_0	LUT function for FSM Unit 1 and Unit 0	EALLOW, LOCK	<a href="#">Go</a>
1Eh	CLB_FSM_LUT_FN2	LUT function for FSM Unit 2	EALLOW, LOCK	<a href="#">Go</a>
20h	CLB_LUT4_FN1_0	LUT function for LUT4 block of Unit 1 and 0	EALLOW, LOCK	<a href="#">Go</a>
22h	CLB_LUT4_FN2	LUT function for LUT4 block of Unit 2	EALLOW, LOCK	<a href="#">Go</a>
24h	CLB_FSM_NEXT_STATE_0	FSM Next state equations for Unit 0	EALLOW, LOCK	<a href="#">Go</a>
26h	CLB_FSM_NEXT_STATE_1	FSM Next state equations for Unit 1	EALLOW, LOCK	<a href="#">Go</a>
28h	CLB_FSM_NEXT_STATE_2	FSM Next state equations for Unit 2	EALLOW, LOCK	<a href="#">Go</a>
2Ah	CLB_MISC_CONTROL	Static controls for Ctr,FSM	EALLOW, LOCK	<a href="#">Go</a>
2Ch	CLB_OUTPUT_LUT_0	Inp Sel, LUT fns for Out0	EALLOW, LOCK	<a href="#">Go</a>
2Eh	CLB_OUTPUT_LUT_1	Inp Sel, LUT fns for Out1	EALLOW, LOCK	<a href="#">Go</a>
30h	CLB_OUTPUT_LUT_2	Inp Sel, LUT fns for Out2	EALLOW, LOCK	<a href="#">Go</a>
32h	CLB_OUTPUT_LUT_3	Inp Sel, LUT fns for Out3	EALLOW, LOCK	<a href="#">Go</a>
34h	CLB_OUTPUT_LUT_4	Inp Sel, LUT fns for Out4	EALLOW, LOCK	<a href="#">Go</a>
36h	CLB_OUTPUT_LUT_5	Inp Sel, LUT fns for Out5	EALLOW, LOCK	<a href="#">Go</a>
38h	CLB_OUTPUT_LUT_6	Inp Sel, LUT fns for Out6	EALLOW, LOCK	<a href="#">Go</a>
3Ah	CLB_OUTPUT_LUT_7	Inp Sel, LUT fns for Out7	EALLOW, LOCK	<a href="#">Go</a>
3Ch	CLB_HLC_EVENT_SEL	Event Selector register for the High Level controller	EALLOW, LOCK	<a href="#">Go</a>
3Eh	CLB_COUNT_MATCH_TAP_SEL	Counter tap values for match1 and match2 outputs	EALLOW, LOCK	<a href="#">Go</a>
40h	CLB_OUTPUT_COND_CTRL_0	Output conditioning control for output 0	EALLOW, LOCK	<a href="#">Go</a>
42h	CLB_OUTPUT_COND_CTRL_1	Output conditioning control for output 1	EALLOW, LOCK	<a href="#">Go</a>
44h	CLB_OUTPUT_COND_CTRL_2	Output conditioning control for output 2	EALLOW, LOCK	<a href="#">Go</a>
46h	CLB_OUTPUT_COND_CTRL_3	Output conditioning control for output 3	EALLOW, LOCK	<a href="#">Go</a>
48h	CLB_OUTPUT_COND_CTRL_4	Output conditioning control for output 4	EALLOW, LOCK	<a href="#">Go</a>
4Ah	CLB_OUTPUT_COND_CTRL_5	Output conditioning control for output 5	EALLOW, LOCK	<a href="#">Go</a>
4Ch	CLB_OUTPUT_COND_CTRL_6	Output conditioning control for output 6	EALLOW, LOCK	<a href="#">Go</a>
4Eh	CLB_OUTPUT_COND_CTRL_7	Output conditioning control for output 7	EALLOW, LOCK	<a href="#">Go</a>
50h	CLB_MISC_ACCESS_CTRL	Miscellaneous Access and enable control	EALLOW, LOCK	<a href="#">Go</a>

**Table 8-21. CLB\_LOGIC\_CONFIG\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
51h	CLB_SPI_DATA_CTRL_HI	CLB to SPI buffer control High	EALLOW, LOCK	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 8-22](#) shows the codes that are used for access types in this section.

**Table 8-22. CLB\_LOGIC\_CONFIG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 8.10.2.1 CLB\_COUNT\_RESET Register (Offset = 2h) [Reset = 0000000h]

CLB\_COUNT\_RESET is shown in [Figure 8-22](#) and described in [Table 8-23](#).

Return to the [Summary Table](#).

Counter Block RESET

**Figure 8-22. CLB\_COUNT\_RESET Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-23. CLB\_COUNT\_RESET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	Counter reset select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	Counter reset select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	Counter reset select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.2 CLB\_COUNT\_MODE\_1 Register (Offset = 4h) [Reset = 0000000h]

CLB\_COUNT\_MODE\_1 is shown in [Figure 8-23](#) and described in [Table 8-24](#).

Return to the [Summary Table](#).

Counter Block MODE\_1

**Figure 8-23. CLB\_COUNT\_MODE\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-24. CLB\_COUNT\_MODE\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	Counter MODE_1 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	Counter MODE_1 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	Counter MODE_1 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.3 CLB\_COUNT\_MODE\_0 Register (Offset = 6h) [Reset = 0000000h]

CLB\_COUNT\_MODE\_0 is shown in [Figure 8-24](#) and described in [Table 8-25](#).

Return to the [Summary Table](#).

Counter Block MODE\_0

**Figure 8-24. CLB\_COUNT\_MODE\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-25. CLB\_COUNT\_MODE\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	Counter MODE_0 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	Counter MODE_0 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	Counter MODE_0 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn



### 8.10.2.4 CLB\_COUNT\_EVENT Register (Offset = 8h) [Reset = 0000000h]

CLB\_COUNT\_EVENT is shown in [Figure 8-25](#) and described in [Table 8-26](#).

Return to the [Summary Table](#).

Counter Block EVENT

**Figure 8-25. CLB\_COUNT\_EVENT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-26. CLB\_COUNT\_EVENT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	Counter event select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	Counter event select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	Counter event select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.5 CLB\_FSM\_EXTRA\_IN0 Register (Offset = Ah) [Reset = 0000000h]

CLB\_FSM\_EXTRA\_IN0 is shown in [Figure 8-26](#) and described in [Table 8-27](#).

Return to the [Summary Table](#).

FSM Extra EXT\_IN0

**Figure 8-26. CLB\_FSM\_EXTRA\_IN0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-27. CLB\_FSM\_EXTRA\_IN0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	FSM block extra external IN0 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	FSM block extra external IN0 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	FSM block extra external IN0 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.6 CLB\_FSM\_EXTERNAL\_IN0 Register (Offset = Ch) [Reset = 00000000h]

CLB\_FSM\_EXTERNAL\_IN0 is shown in [Figure 8-27](#) and described in [Table 8-28](#).

Return to the [Summary Table](#).

FSM EXT\_IN0

**Figure 8-27. CLB\_FSM\_EXTERNAL\_IN0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-28. CLB\_FSM\_EXTERNAL\_IN0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	FSM block EXT_IN0 select input for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	FSM block EXT_IN0 select input for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	FSM block EXT_IN0 select input for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.7 CLB\_FSM\_EXTERNAL\_IN1 Register (Offset = Eh) [Reset = 0000000h]

CLB\_FSM\_EXTERNAL\_IN1 is shown in [Figure 8-28](#) and described in [Table 8-29](#).

Return to the [Summary Table](#).

FSM\_EXT\_IN1

**Figure 8-28. CLB\_FSM\_EXTERNAL\_IN1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-29. CLB\_FSM\_EXTERNAL\_IN1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	FSM block EXT_IN1 select input for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	FSM block EXT_IN1 select input for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	FSM block EXT_IN1 select input for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.8 CLB\_FSM\_EXTRA\_IN1 Register (Offset = 10h) [Reset = 0000000h]

CLB\_FSM\_EXTRA\_IN1 is shown in [Figure 8-29](#) and described in [Table 8-30](#).

Return to the [Summary Table](#).

FSM Extra\_EXT\_IN1

**Figure 8-29. CLB\_FSM\_EXTRA\_IN1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-30. CLB\_FSM\_EXTRA\_IN1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	FSM block extra external IN1 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	FSM block extra external IN1 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	FSM block extra external IN1 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.9 CLB\_LUT4\_IN0 Register (Offset = 12h) [Reset = 0000000h]

CLB\_LUT4\_IN0 is shown in [Figure 8-30](#) and described in [Table 8-31](#).

Return to the [Summary Table](#).

LUT4\_0/1/2 IN0 input source

**Figure 8-30. CLB\_LUT4\_IN0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-31. CLB\_LUT4\_IN0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	LUT4 block IN0 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	LUT4 block IN0 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	LUT4 block IN0 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.10 CLB\_LUT4\_IN1 Register (Offset = 14h) [Reset = 0000000h]

CLB\_LUT4\_IN1 is shown in [Figure 8-31](#) and described in [Table 8-32](#).

Return to the [Summary Table](#).

LUT4\_0/1/2 IN1 input source

**Figure 8-31. CLB\_LUT4\_IN1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-32. CLB\_LUT4\_IN1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	LUT4 block IN1 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	LUT4 block IN1 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	LUT4 block IN1 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.11 CLB\_LUT4\_IN2 Register (Offset = 16h) [Reset = 00000000h]

CLB\_LUT4\_IN2 is shown in [Figure 8-32](#) and described in [Table 8-33](#).

Return to the [Summary Table](#).

LUT4\_0/1/2 IN2 input source

**Figure 8-32. CLB\_LUT4\_IN2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-33. CLB\_LUT4\_IN2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	LUT4 block IN2 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	LUT4 block IN2 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	LUT4 block IN2 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn



### 8.10.2.12 CLB\_LUT4\_IN3 Register (Offset = 18h) [Reset = 0000000h]

CLB\_LUT4\_IN3 is shown in [Figure 8-33](#) and described in [Table 8-34](#).

Return to the [Summary Table](#).

LUT4\_0/1/2 IN3 input source

**Figure 8-33. CLB\_LUT4\_IN3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															SEL_2			SEL_1			SEL_0										
R/W1C-0h															R/W-0h			R/W-0h			R/W-0h										

**Table 8-34. CLB\_LUT4\_IN3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14-10	SEL_2	R/W	0h	LUT4 block IN3 select inputs for unit 2. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	SEL_1	R/W	0h	LUT4 block IN3 select inputs for unit 1. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	SEL_0	R/W	0h	LUT4 block IN3 select inputs for unit 0. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.13 CLB\_FSM\_LUT\_FN1\_0 Register (Offset = 1Ch) [Reset = 0000000h]

CLB\_FSM\_LUT\_FN1\_0 is shown in [Figure 8-34](#) and described in [Table 8-35](#).

Return to the [Summary Table](#).

LUT function for FSM Unit 1 and Unit 0

**Figure 8-34. CLB\_FSM\_LUT\_FN1\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FN1																FN0															
R/W-0h																R/W-0h															

**Table 8-35. CLB\_FSM\_LUT\_FN1\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	FN1	R/W	0h	FSM block LUT output function for unit 1 Reset type: SYSRSn
15-0	FN0	R/W	0h	FSM block LUT output function for unit 0 Reset type: SYSRSn

### 8.10.2.14 CLB\_FSM\_LUT\_FN2 Register (Offset = 1Eh) [Reset = 0000000h]

CLB\_FSM\_LUT\_FN2 is shown in [Figure 8-35](#) and described in [Table 8-36](#).

Return to the [Summary Table](#).

LUT function for FSM Unit 2

**Figure 8-35. CLB\_FSM\_LUT\_FN2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																FN1															
R/W1C-0h																R/W-0h															

**Table 8-36. CLB\_FSM\_LUT\_FN2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R/W1C	0h	Reserved
15-0	FN1	R/W	0h	LUT4 output function for unit 2 Reset type: SYSRSn

### 8.10.2.15 CLB\_LUT4\_FN1\_0 Register (Offset = 20h) [Reset = 00000000h]

CLB\_LUT4\_FN1\_0 is shown in [Figure 8-36](#) and described in [Table 8-37](#).

Return to the [Summary Table](#).

LUT function for LUT4 block of Unit 1 and 0

**Figure 8-36. CLB\_LUT4\_FN1\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FN1																FN0															
R/W-0h																R/W-0h															

**Table 8-37. CLB\_LUT4\_FN1\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	FN1	R/W	0h	LUT4 output function for unit 1 Reset type: SYSRSn
15-0	FN0	R/W	0h	LUT4 output function for unit 0 Reset type: SYSRSn

### 8.10.2.16 CLB\_LUT4\_FN2 Register (Offset = 22h) [Reset = 0000000h]

CLB\_LUT4\_FN2 is shown in [Figure 8-37](#) and described in [Table 8-38](#).

Return to the [Summary Table](#).

LUT function for LUT4 block of Unit 2

**Figure 8-37. CLB\_LUT4\_FN2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																FN1															
R/W1C-0h																R/W-0h															

**Table 8-38. CLB\_LUT4\_FN2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R/W1C	0h	Reserved
15-0	FN1	R/W	0h	LUT4 output function for unit 2 Reset type: SYSRSn

### 8.10.2.17 CLB\_FSM\_NEXT\_STATE\_0 Register (Offset = 24h) [Reset = 0000000h]

CLB\_FSM\_NEXT\_STATE\_0 is shown in [Figure 8-38](#) and described in [Table 8-39](#).

Return to the [Summary Table](#).

FSM Next state equations for Unit 0

**Figure 8-38. CLB\_FSM\_NEXT\_STATE\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S1																S0															
R/W-0h																R/W-0h															

**Table 8-39. CLB\_FSM\_NEXT\_STATE\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	S1	R/W	0h	FSM next state function for S1, unit0 Reset type: SYSRSn
15-0	S0	R/W	0h	FSM next state function for S0, unit0 Reset type: SYSRSn

### 8.10.2.18 CLB\_FSM\_NEXT\_STATE\_1 Register (Offset = 26h) [Reset = 0000000h]

CLB\_FSM\_NEXT\_STATE\_1 is shown in [Figure 8-39](#) and described in [Table 8-40](#).

Return to the [Summary Table](#).

FSM Next state equations for Unit 1

**Figure 8-39. CLB\_FSM\_NEXT\_STATE\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S1																S0															
R/W-0h																R/W-0h															

**Table 8-40. CLB\_FSM\_NEXT\_STATE\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	S1	R/W	0h	FSM next state function for S1, unit1 Reset type: SYSRSn
15-0	S0	R/W	0h	FSM next state function for S0, unit1 Reset type: SYSRSn

### 8.10.2.19 CLB\_FSM\_NEXT\_STATE\_2 Register (Offset = 28h) [Reset = 0000000h]

CLB\_FSM\_NEXT\_STATE\_2 is shown in [Figure 8-40](#) and described in [Table 8-41](#).

Return to the [Summary Table](#).

FSM Next state equations for Unit 2

**Figure 8-40. CLB\_FSM\_NEXT\_STATE\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S1																S0															
R/W-0h																R/W-0h															

**Table 8-41. CLB\_FSM\_NEXT\_STATE\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	S1	R/W	0h	FSM next state function for S1, unit2 Reset type: SYSRSn
15-0	S0	R/W	0h	FSM next state function for S0, unit2 Reset type: SYSRSn



### 8.10.2.20 CLB\_MISC\_CONTROL Register (Offset = 2Ah) [Reset = 0000000h]

CLB\_MISC\_CONTROL is shown in [Figure 8-41](#) and described in [Table 8-42](#).

Return to the [Summary Table](#).

Static controls for Ctr,FSM

**Figure 8-41. CLB\_MISC\_CONTROL Register**

31	30	29	28	27	26	25	24
RESERVED					COUNT2_LFSR_EN	COUNT1_LFSR_EN	COUNT0_LFSR_EN
R-0-0h					R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
COUNT2_MAT_CH2_TAP_EN	COUNT1_MAT_CH2_TAP_EN	COUNT0_MAT_CH2_TAP_EN	COUNT2_MAT_CH1_TAP_EN	COUNT1_MAT_CH1_TAP_EN	COUNT0_MAT_CH1_TAP_EN	FSM_EXTRA_S_EL1_2	FSM_EXTRA_S_EL0_2
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
FSM_EXTRA_S_EL1_1	FSM_EXTRA_S_EL0_1	FSM_EXTRA_S_EL1_0	FSM_EXTRA_S_EL0_0	COUNT_SERIALIZER_2	COUNT_SERIALIZER_1	COUNT_SERIALIZER_0	COUNT_EVENT_CTRL_2
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
COUNT_DIR_2	COUNT_ADD_SHIFT_2	COUNT_EVENT_CTRL_1	COUNT_DIR_1	COUNT_ADD_SHIFT_1	COUNT_EVENT_CTRL_0	COUNT_DIR_0	COUNT_ADD_SHIFT_0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 8-42. CLB\_MISC\_CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	RESERVED	R-0	0h	Reserved
26	COUNT2_LFSR_EN	R/W	0h	Defines if Counter 2 should operate in LFSR mode. This should be set to 1 only if it is in the SERIALIZER mode. 0 = Selects normal serializer operation 1 = Selects LFSR mode of operation Reset type: SYSRSn
25	COUNT1_LFSR_EN	R/W	0h	Defines if Counter 1 should operate in LFSR mode. This should be set to 1 only if it is in the SERIALIZER mode. 0 = Selects normal serializer operation 1 = Selects LFSR mode of operation Reset type: SYSRSn
24	COUNT0_LFSR_EN	R/W	0h	Defines if Counter 0 should operate in LFSR mode. This should be set to 1 only if it is in the SERIALIZER mode. 0 = Selects normal serializer operation 1 = Selects LFSR mode of operation Reset type: SYSRSn
23	COUNT2_MATCH2_TAP_EN	R/W	0h	Defines if the Match2 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match2 comparison output 1 = Selects Bit position defined by Match2_Tap_val Reset type: SYSRSn
22	COUNT1_MATCH2_TAP_EN	R/W	0h	Defines if the Match2 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match2 comparison output 1 = Selects Bit position defined by Match2_Tap_val Reset type: SYSRSn

**Table 8-42. CLB\_MISC\_CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	COUNT0_MATCH2_TAP_EN	R/W	0h	Defines if the Match2 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match2 comparison output 1 = Selects Bit position defined by Match2_Tap_val Reset type: SYSRStn
20	COUNT2_MATCH1_TAP_EN	R/W	0h	Defines if the Match1 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match1 comparison output 1 = Selects Bit position defined by Match1_Tap_val Reset type: SYSRStn
19	COUNT1_MATCH1_TAP_EN	R/W	0h	Defines if the Match1 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match1 comparison output 1 = Selects Bit position defined by Match1_Tap_val Reset type: SYSRStn
18	COUNT0_MATCH1_TAP_EN	R/W	0h	Defines if the Match1 output should come from the match unit or tapped from a bit position of the counter 0 = Selects Match1 comparison output 1 = Selects Bit position defined by Match1_Tap_val Reset type: SYSRStn
17	FSM_EXTRA_SEL1_2	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 2 0 = Selects State S1 for the FSM LUT 1 = Selects EXTRA_EXT_IN1 for the FSM LUT Reset type: SYSRStn
16	FSM_EXTRA_SEL0_2	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 2 0 = Selects State S0 for the FSM LUT 1 = Selects EXTRA_EXT_IN0 for the FSM LUT Reset type: SYSRStn
15	FSM_EXTRA_SEL1_1	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 1 0 = Selects State S1 for the FSM LUT 1 = Selects EXTRA_EXT_IN1 for the FSM LUT Reset type: SYSRStn
14	FSM_EXTRA_SEL0_1	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 1 0 = Selects State S0 for the FSM LUT 1 = Selects EXTRA_EXT_IN0 for the FSM LUT Reset type: SYSRStn
13	FSM_EXTRA_SEL1_0	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 0 0 = Selects State S1 for the FSM LUT 1 = Selects EXTRA_EXT_IN1 for the FSM LUT Reset type: SYSRStn
12	FSM_EXTRA_SEL0_0	R/W	0h	Defines which input should be selected for the FSM LUT of UNIT 0 0 = Selects State S0 for the FSM LUT 1 = Selects EXTRA_EXT_IN0 for the FSM LUT Reset type: SYSRStn
11	COUNT_SERIALIZER_2	R/W	0h	Controls if the Counter of UNIT 2 is the Serialzer mode or not. 0 = Normal mode 1 = Serialzer mode Reset type: SYSRStn
10	COUNT_SERIALIZER_1	R/W	0h	Controls if the Counter of UNIT 1 is the Serialzer mode or not. 0 = Normal mode 1 = Serialzer mode Reset type: SYSRStn
9	COUNT_SERIALIZER_0	R/W	0h	Controls if the Counter of UNIT 0 is the Serialzer mode or not. 0 = Normal mode 1 = Serialzer mode Reset type: SYSRStn

**Table 8-42. CLB\_MISC\_CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	COUNT_EVENT_CTRL_2	R/W	0h	Controls the actions on an EVENT for UNIT2. Must be 0 for indirect loads and HLC loads of the counter to take effect. 0 = No add or shift, but load the predefined value 1 = Based on other bits, add/shift with the predefined value Reset type: SYSRSn
7	COUNT_DIR_2	R/W	0h	Controls add/shift direction for UNIT 2 0 = right shift or subtract 1 = left shift or add Reset type: SYSRSn
6	COUNT_ADD_SHIFT_2	R/W	0h	Controls whether the UNIT 2 counter will do an ADD or a SHIFT on an EVENT. 0 = Shift 1 = ADD Reset type: SYSRSn
5	COUNT_EVENT_CTRL_1	R/W	0h	Controls the actions on an EVENT for UNIT1. Must be 0 for indirect loads and HLC loads of the counter to take effect. 0 = No add or shift, but load the predefined value 1 = Based on other bits, add/shift with the predefined value Reset type: SYSRSn
4	COUNT_DIR_1	R/W	0h	Controls add/shift direction for UNIT 1 0 = right shift or subtract 1 = left shift or add Reset type: SYSRSn
3	COUNT_ADD_SHIFT_1	R/W	0h	Controls whether the UNIT 1 counter will do an ADD or a SHIFT on an EVENT. 0 = Shift 1 = ADD Reset type: SYSRSn
2	COUNT_EVENT_CTRL_0	R/W	0h	Controls the actions on an EVENT for UNIT1. Must be 0 for indirect loads and HLC loads of the counter to take effect. 0 = No add or shift, but load the predefined value 1 = Based on other bits, add/shift with the predefined value Reset type: SYSRSn
1	COUNT_DIR_0	R/W	0h	Controls add/shift direction for UNIT 0 0 = right shift or subtract 1 = left shift or add Reset type: SYSRSn
0	COUNT_ADD_SHIFT_0	R/W	0h	Controls whether the UNIT 0 counter will do an ADD or a SHIFT on an EVENT. 0 = Shift 1 = ADD Reset type: SYSRSn

### 8.10.2.21 CLB\_OUTPUT\_LUT\_0 Register (Offset = 2Ch) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_0 is shown in [Figure 8-42](#) and described in [Table 8-43](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out0

**Figure 8-42. CLB\_OUTPUT\_LUT\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 8-43. CLB\_OUTPUT\_LUT\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.22 CLB\_OUTPUT\_LUT\_1 Register (Offset = 2Eh) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_1 is shown in [Figure 8-43](#) and described in [Table 8-44](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out1

**Figure 8-43. CLB\_OUTPUT\_LUT\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 8-44. CLB\_OUTPUT\_LUT\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.23 CLB\_OUTPUT\_LUT\_2 Register (Offset = 30h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_2 is shown in [Figure 8-44](#) and described in [Table 8-45](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out2

**Figure 8-44. CLB\_OUTPUT\_LUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 8-45. CLB\_OUTPUT\_LUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.24 CLB\_OUTPUT\_LUT\_3 Register (Offset = 32h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_3 is shown in [Figure 8-45](#) and described in [Table 8-46](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out3

**Figure 8-45. CLB\_OUTPUT\_LUT\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN						IN2				IN1				IN0								
R/W1C-0h									R/W-0h						R/W-0h				R/W-0h				R/W-0h								

**Table 8-46. CLB\_OUTPUT\_LUT\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.25 CLB\_OUTPUT\_LUT\_4 Register (Offset = 34h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_4 is shown in [Figure 8-46](#) and described in [Table 8-47](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out4

**Figure 8-46. CLB\_OUTPUT\_LUT\_4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 8-47. CLB\_OUTPUT\_LUT\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn



### 8.10.2.26 CLB\_OUTPUT\_LUT\_5 Register (Offset = 36h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_5 is shown in [Figure 8-47](#) and described in [Table 8-48](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out5

**Figure 8-47. CLB\_OUTPUT\_LUT\_5 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 8-48. CLB\_OUTPUT\_LUT\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.27 CLB\_OUTPUT\_LUT\_6 Register (Offset = 38h) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_6 is shown in [Figure 8-48](#) and described in [Table 8-49](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out6

**Figure 8-48. CLB\_OUTPUT\_LUT\_6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN				IN2				IN1				IN0										
R/W1C-0h									R/W-0h				R/W-0h				R/W-0h				R/W-0h										

**Table 8-49. CLB\_OUTPUT\_LUT\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.28 CLB\_OUTPUT\_LUT\_7 Register (Offset = 3Ah) [Reset = 0000000h]

CLB\_OUTPUT\_LUT\_7 is shown in [Figure 8-49](#) and described in [Table 8-50](#).

Return to the [Summary Table](#).

Inp Sel, LUT fns for Out7

**Figure 8-49. CLB\_OUTPUT\_LUT\_7 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED									FN						IN2			IN1			IN0										
R/W1C-0h									R/W-0h						R/W-0h			R/W-0h			R/W-0h										

**Table 8-50. CLB\_OUTPUT\_LUT\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R/W1C	0h	Reserved
22-15	FN	R/W	0h	Output function for output LUT Reset type: SYSRSn
14-10	IN2	R/W	0h	Select value for IN2 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	IN1	R/W	0h	Select value for IN1 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	IN0	R/W	0h	Select value for IN0 of output LUT. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.29 CLB\_HLC\_EVENT\_SEL Register (Offset = 3Ch) [Reset = 0000000h]

CLB\_HLC\_EVENT\_SEL is shown in [Figure 8-50](#) and described in [Table 8-51](#).

Return to the [Summary Table](#).

Event Selector register for the High Level controller

**Figure 8-50. CLB\_HLC\_EVENT\_SEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
ALT_EVENT3_SEL	ALT_EVENT2_SEL	ALT_EVENT1_SEL	ALT_EVENT0_SEL	EVENT3_SEL			
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h			
15	14	13	12	11	10	9	8
EVENT3_SEL	EVENT2_SEL					EVENT1_SEL	
R/W-0h	R/W-0h					R/W-0h	
7	6	5	4	3	2	1	0
EVENT1_SEL			EVENT0_SEL				
R/W-0h			R/W-0h				

**Table 8-51. CLB\_HLC\_EVENT\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R-0	0h	Reserved
23	ALT_EVENT3_SEL	R/W	0h	Defines selection of alternate inputs for EVENT3 Reset type: SYSRSn
22	ALT_EVENT2_SEL	R/W	0h	Defines selection of alternate inputs for EVENT2 Reset type: SYSRSn
21	ALT_EVENT1_SEL	R/W	0h	Defines selection of alternate inputs for EVENT1 Reset type: SYSRSn
20	ALT_EVENT0_SEL	R/W	0h	Defines selection of alternate inputs for EVENT0 Reset type: SYSRSn
19-15	EVENT3_SEL	R/W	0h	5 bit select value for EVENT3 of the High Level Controller. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
14-10	EVENT2_SEL	R/W	0h	5 bit select value for EVENT2 of the High Level Controller. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
9-5	EVENT1_SEL	R/W	0h	5 bit select value for EVENT1 of the High Level Controller. See the Static Switch Block Output Mux Table. Reset type: SYSRSn
4-0	EVENT0_SEL	R/W	0h	5 bit select value for EVENT0 of the High Level Controller. See the Static Switch Block Output Mux Table. Reset type: SYSRSn

### 8.10.2.30 CLB\_COUNT\_MATCH\_TAP\_SEL Register (Offset = 3Eh) [Reset = 0000000h]

CLB\_COUNT\_MATCH\_TAP\_SEL is shown in [Figure 8-51](#) and described in [Table 8-52](#).

Return to the [Summary Table](#).

Counter tap values for match1 and match2 outputs

**Figure 8-51. CLB\_COUNT\_MATCH\_TAP\_SEL Register**

31	30	29	28	27	26	25	24
RESERVED	COUNT2_MATCH2					COUNT1_MATCH2	
R-0-0h			R/W-0h			R/W-0h	
23	22	21	20	19	18	17	16
COUNT1_MATCH2			COUNT0_MATCH2				
R/W-0h			R/W-0h				
15	14	13	12	11	10	9	8
RESERVED	COUNT2_MATCH1					COUNT1_MATCH1	
R-0-0h			R/W-0h			R/W-0h	
7	6	5	4	3	2	1	0
COUNT1_MATCH1			COUNT0_MATCH1				
R/W-0h			R/W-0h				

**Table 8-52. CLB\_COUNT\_MATCH\_TAP\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0	0h	Reserved
30-26	COUNT2_MATCH2	R/W	0h	5 bit MUX Select for Match2 Tap for Counter Unit 2 Reset type: SYSRSn
25-21	COUNT1_MATCH2	R/W	0h	5 bit MUX Select for Match2 Tap for Counter Unit 1 Reset type: SYSRSn
20-16	COUNT0_MATCH2	R/W	0h	5 bit MUX Select for Match2 Tap for Counter Unit 0 Reset type: SYSRSn
15	RESERVED	R-0	0h	Reserved
14-10	COUNT2_MATCH1	R/W	0h	5 bit MUX Select for Match1 Tap for Counter Unit 2 Reset type: SYSRSn
9-5	COUNT1_MATCH1	R/W	0h	5 bit MUX Select for Match1 Tap for Counter Unit 1 Reset type: SYSRSn
4-0	COUNT0_MATCH1	R/W	0h	5 bit MUX Select for Match1 Tap for Counter Unit 0 Reset type: SYSRSn

### 8.10.2.31 CLB\_OUTPUT\_COND\_CTRL\_0 Register (Offset = 40h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_0 is shown in [Figure 8-52](#) and described in [Table 8-53](#).

Return to the [Summary Table](#).

Output conditioning control for output 0

**Figure 8-52. CLB\_OUTPUT\_COND\_CTRL\_0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 8-53. CLB\_OUTPUT\_COND\_CTRL\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 8-53. CLB\_OUTPUT\_COND\_CTRL\_0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 8.10.2.32 CLB\_OUTPUT\_COND\_CTRL\_1 Register (Offset = 42h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_1 is shown in [Figure 8-53](#) and described in [Table 8-54](#).

Return to the [Summary Table](#).

Output conditioning control for output 1

**Figure 8-53. CLB\_OUTPUT\_COND\_CTRL\_1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 8-54. CLB\_OUTPUT\_COND\_CTRL\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn



**Table 8-54. CLB\_OUTPUT\_COND\_CTRL\_1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 8.10.2.33 CLB\_OUTPUT\_COND\_CTRL\_2 Register (Offset = 44h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_2 is shown in [Figure 8-54](#) and described in [Table 8-55](#).

Return to the [Summary Table](#).

Output conditioning control for output 2

**Figure 8-54. CLB\_OUTPUT\_COND\_CTRL\_2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 8-55. CLB\_OUTPUT\_COND\_CTRL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 8-55. CLB\_OUTPUT\_COND\_CTRL\_2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 8.10.2.34 CLB\_OUTPUT\_COND\_CTRL\_3 Register (Offset = 46h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_3 is shown in [Figure 8-55](#) and described in [Table 8-56](#).

Return to the [Summary Table](#).

Output conditioning control for output 3

**Figure 8-55. CLB\_OUTPUT\_COND\_CTRL\_3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 8-56. CLB\_OUTPUT\_COND\_CTRL\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 8-56. CLB\_OUTPUT\_COND\_CTRL\_3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 8.10.2.35 CLB\_OUTPUT\_COND\_CTRL\_4 Register (Offset = 48h) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_4 is shown in [Figure 8-56](#) and described in [Table 8-57](#).

Return to the [Summary Table](#).

Output conditioning control for output 4

**Figure 8-56. CLB\_OUTPUT\_COND\_CTRL\_4 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 8-57. CLB\_OUTPUT\_COND\_CTRL\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 8-57. CLB\_OUTPUT\_COND\_CTRL\_4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 8.10.2.36 CLB\_OUTPUT\_COND\_CTRL\_5 Register (Offset = 4Ah) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_5 is shown in [Figure 8-57](#) and described in [Table 8-58](#).

Return to the [Summary Table](#).

Output conditioning control for output 5

**Figure 8-57. CLB\_OUTPUT\_COND\_CTRL\_5 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 8-58. CLB\_OUTPUT\_COND\_CTRL\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn



**Table 8-58. CLB\_OUTPUT\_COND\_CTRL\_5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 8.10.2.37 CLB\_OUTPUT\_COND\_CTRL\_6 Register (Offset = 4Ch) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_6 is shown in [Figure 8-58](#) and described in [Table 8-59](#).

Return to the [Summary Table](#).

Output conditioning control for output 6

**Figure 8-58. CLB\_OUTPUT\_COND\_CTRL\_6 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 8-59. CLB\_OUTPUT\_COND\_CTRL\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 8-59. CLB\_OUTPUT\_COND\_CTRL\_6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 8.10.2.38 CLB\_OUTPUT\_COND\_CTRL\_7 Register (Offset = 4Eh) [Reset = 0000000h]

CLB\_OUTPUT\_COND\_CTRL\_7 is shown in [Figure 8-59](#) and described in [Table 8-60](#).

Return to the [Summary Table](#).

Output conditioning control for output 7

**Figure 8-59. CLB\_OUTPUT\_COND\_CTRL\_7 Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W1C-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W1C-0h							
15	14	13	12	11	10	9	8
RESERVED	ASYNC_COND_EN	SEL_RAW_IN	HW_RLS_CTRL_SEL	HW_GATING_CTRL_SEL	SEL_RELEASE_CTRL		
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h		
7	6	5	4	3	2	1	0
SEL_GATING_CTRL		LEVEL_3_SEL		LEVEL_2_SEL		LEVEL_1_SEL	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	

**Table 8-60. CLB\_OUTPUT\_COND\_CTRL\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R/W1C	0h	Reserved
14	ASYNC_COND_EN	R/W1C	0h	Controls whether the output will pass through the asynchronous conditioning block or bypass it. 0 Bypass the asynchronous conditioning block 1 Enable the asynchronous conditioning path Reset type: SYSRSn
13	SEL_RAW_IN	R/W1C	0h	Controls whether the CELL outputs or inputs are sent to the output conditioning block logic. 0 = CELL output (internally delayed by 1 cycle) is used. 1 = CELL input (raw) is used. Reset type: SYSRSn
12	HW_RLS_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the release control 0 SW register value will act as release control 1 Selected CELL output will act as release control Reset type: SYSRSn
11	HW_GATING_CTRL_SEL	R/W1C	0h	Controls whether the HW (CELL outputs) or software (GP_REG) will act as the gating control 0 SW register value will act as gating control 1 Selected CELL output will act as gating control Reset type: SYSRSn
10-8	SEL_RELEASE_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Release control. Reset type: SYSRSn
7-5	SEL_GATING_CTRL	R/W1C	0h	3 bit MUX selects which will select one of the 8 CELL outputs for Gating control. Reset type: SYSRSn

**Table 8-60. CLB\_OUTPUT\_COND\_CTRL\_7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-3	LEVEL_3_SEL	R/W1C	0h	Controls Third level Mux select 00 Input Signal will be sent as is to the output 01 Rising edge of Input signal will cause asynchronous CLEAR of the output 10 Rising edge of Input signal will cause asynchronous SET of the output 11 Input Signal delayed by 1 clock cycle will be sent to the output Reset type: SYSRSn
2-1	LEVEL_2_SEL	R/W1C	0h	Controls Second level Mux select 00 Input Signal sent as output to next level 01 Input Signal AND Gating_control sent as output to next level 10 Input Signal OR Gating_control sent as output to next level 11 Input Signal XOR Gating_control sent as output to next level Reset type: SYSRSn
0	LEVEL_1_SEL	R/W1C	0h	First level MUX select value 0 Direct signal sent as output to next level 1 Inverted signal sent as output to the next level Reset type: SYSRSn

### 8.10.2.39 CLB\_MISC\_ACCESS\_CTRL Register (Offset = 50h) [Reset = 0000h]

CLB\_MISC\_ACCESS\_CTRL is shown in [Figure 8-60](#) and described in [Table 8-61](#).

Return to the [Summary Table](#).

Miscellaneous Access and enable control

**Figure 8-60. CLB\_MISC\_ACCESS\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W1C-0h							
7	6	5	4	3	2	1	0
RESERVED						BLKEN	SPIEN
R/W1C-0h						R/W1C-0h	R/W1C-0h

**Table 8-61. CLB\_MISC\_ACCESS\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R/W1C	0h	Reserved
1	BLKEN	R/W1C	0h	This bit is used to block writes to CLB_OUT_EN 0 Writes to CLB_OUT_EN are allowed 1 Writes to CLB_OUT_EN are blocked Reset type: SYSRSn
0	SPIEN	R/W1C	0h	This bit indicates the status of the SPI buffers ability to export CLB output data. 0 Feature Disabled 1 Feature Enabled Reset type: SYSRSn

### 8.10.2.40 CLB\_SPI\_DATA\_CTRL\_HI Register (Offset = 51h) [Reset = 0000h]

CLB\_SPI\_DATA\_CTRL\_HI is shown in [Figure 8-61](#) and described in [Table 8-62](#).

Return to the [Summary Table](#).

CLB to SPI buffer control High

**Figure 8-61. CLB\_SPI\_DATA\_CTRL\_HI Register**

15	14	13	12	11	10	9	8
RESERVED				SHIFT			
R/W1C-0h				R/W1C-0h			
7	6	5	4	3	2	1	0
STRB_DEL	RESERVED		STRB				
R/W1C-0h	R/W1C-0h		R/W1C-0h				

**Table 8-62. CLB\_SPI\_DATA\_CTRL\_HI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R/W1C	0h	Reserved
12-8	SHIFT	R/W1C	0h	This is a 5 bit value which denotes the first bit position of register R0 from which the Least Significant Bit of the output data should start. 00000 Output data is R0[15:0] 00001 Output data is R0[16:1] 00010 Output data is R0[17:2] 00011 Output data is R0[18:3] ... ... 10000 Output data is R0[31:16] Reset type: SYSRSn
7	STRB_DEL	R/W1C	0h	0 Selected strobe event goes directly to SPI module 1 Selected strobe event is delayed by 4 CLB clock cycles to SPI module (This is done to facilitate use of STROBE as the same event to initiate a HLC task that can get the required data on to R0 for SPI data transfer before Strobe becomes valid at SPI block) Reset type: SYSRSn
6-5	RESERVED	R/W1C	0h	Reserved
4-0	STRB	R/W1C	0h	This is a 5 bit value which selects one of the HLC_EVENT inputs to be treated as the data_valid strobe Reset type: SYSRSn

### 8.10.3 CLB\_LOGIC\_CONTROL\_REGS Registers

Table 8-63 lists the memory-mapped registers for the CLB\_LOGIC\_CONTROL\_REGS registers. All register offset addresses not listed in Table 8-63 should be considered as reserved locations and the register contents should not be modified.

**Table 8-63. CLB\_LOGIC\_CONTROL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CLB_LOAD_EN	Global enable & indirect load enable control, only Global Enable Bit is LOCK protected	LOCK	<a href="#">Go</a>
2h	CLB_LOAD_ADDR	Indirect address		<a href="#">Go</a>
4h	CLB_LOAD_DATA	Data for indirect loads		<a href="#">Go</a>
6h	CLB_INPUT_FILTER	Input filter selection for both edge detection and synchronizers	LOCK	<a href="#">Go</a>
8h	CLB_IN_MUX_SEL_0	Input selection to decide between Signals and GP register	LOCK	<a href="#">Go</a>
Ah	CLB_LCL_MUX_SEL_1	Input Mux selection for local mux	LOCK	<a href="#">Go</a>
Ch	CLB_LCL_MUX_SEL_2	Input Mux selection for local mux	LOCK	<a href="#">Go</a>
Eh	CLB_BUF_PTR	PUSH and PULL pointers		<a href="#">Go</a>
10h	CLB_GP_REG	General purpose register for CELL inputs		<a href="#">Go</a>
12h	CLB_OUT_EN	CELL output enable register		<a href="#">Go</a>
14h	CLB_GLBL_MUX_SEL_1	Global Mux select for CELL inputs	LOCK	<a href="#">Go</a>
16h	CLB_GLBL_MUX_SEL_2	Global Mux select for CELL inputs	LOCK	<a href="#">Go</a>
18h	CLB_PRESCALE_CTRL	Prescaler register control	LOCK	<a href="#">Go</a>
20h	CLB_INTR_TAG_REG	Interrupt Tag register		<a href="#">Go</a>
22h	CLB_LOCK	Lock control register	EALLOW	<a href="#">Go</a>
24h	CLB_HLC_INSTR_READ_PTR	HLC instruction read pointer		<a href="#">Go</a>
26h	CLB_HLC_INSTR_VALUE	HLC instruction read value		<a href="#">Go</a>
2Eh	CLB_DBG_OUT_2	Visibility for CLB inputs and final asynchronous outputs		<a href="#">Go</a>
30h	CLB_DBG_R0	R0 of High level Controller		<a href="#">Go</a>
32h	CLB_DBG_R1	R1 of High level Controller		<a href="#">Go</a>
34h	CLB_DBG_R2	R2 of High level Controller		<a href="#">Go</a>
36h	CLB_DBG_R3	R3 of High level Controller		<a href="#">Go</a>
38h	CLB_DBG_C0	Count of Unit 0		<a href="#">Go</a>
3Ah	CLB_DBG_C1	Count of Unit 1		<a href="#">Go</a>
3Ch	CLB_DBG_C2	Count of Unit 2		<a href="#">Go</a>
3Eh	CLB_DBG_OUT	Outputs of various units in the Cell		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 8-64 shows the codes that are used for access types in this section.

**Table 8-64. CLB\_LOGIC\_CONTROL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
R-1	R -1	Read Returns 1s
Write Type		



**Table 8-64. CLB\_LOGIC\_CONTROL\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1C	W 1C	Write 1 to clear
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 8.10.3.1 CLB\_LOAD\_EN Register (Offset = 0h) [Reset = 0000h]

CLB\_LOAD\_EN is shown in [Figure 8-62](#) and described in [Table 8-65](#).

Return to the [Summary Table](#).

Global enable & indirect load enable control, only Global Enable Bit is LOCK protected

**Figure 8-62. CLB\_LOAD\_EN Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED			PIPELINE_EN	NMI_EN	STOP	GLOBAL_EN	LOAD_EN
R-0-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 8-65. CLB\_LOAD\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R-0	0h	Reserved
4	PIPELINE_EN	R/W	0h	This bit controls pipelining of all the CLB operations in HLC and Counter blocks. Pipelined operation is enabled when this bit is set to 1. Reset type: SYSRSn
3	NMI_EN	R/W	0h	This bit controls the generation of NMI along with the interrupt whenever a INTR operation is executed by the HLC. NMI generation is disabled by default. It will be enabled when this bit is set to 1. Reset type: SYSRSn
2	STOP	R/W	0h	This bit defines the behaviour of the sequential elements in the CELL during debug HALTs of the CPU. If this bit is set to 0, the debug HALT condition is ignored. Reset type: SYSRSn
1	GLOBAL_EN	R/W	0h	This bit is a global enable signal for the logic in the CELL. This also acts as a soft reset for the CELL logic. CLB outputs (including LUTs and OUTLUTs) will be gated when this bit is cleared from 1 to 0, i.e., the CLB outputs will be low when GLOBAL_EN is low. Additionally, the FSM and AOC blocks will also be reset. Note that when this bit goes low, the COUNTER blocks and HLC are simply halted, but they will NOT be reset internally. This allows the ability to preload these submodules when GLOBAL_EN is 0. This bit is normally set after all the other configuration settings are completed. This bit is LOCK protected. Reset type: SYSRSn
0	LOAD_EN	R/W	0h	A write with this bit set to 1 will pulse the Load Enable signal for the indirect register loads in the CELL. Reset type: SYSRSn

### 8.10.3.2 CLB\_LOAD\_ADDR Register (Offset = 2h) [Reset = 0000000h]

CLB\_LOAD\_ADDR is shown in [Figure 8-63](#) and described in [Table 8-66](#).

Return to the [Summary Table](#).

Indirect address

**Figure 8-63. CLB\_LOAD\_ADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																										ADDR					
R-0-0h																										R/W-0h					

**Table 8-66. CLB\_LOAD\_ADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5-0	ADDR	R/W	0h	These are the address bits used for writing to the indirect address space of the CELL. Reset type: SYSRSn

### 8.10.3.3 CLB\_LOAD\_DATA Register (Offset = 4h) [Reset = 0000000h]

CLB\_LOAD\_DATA is shown in [Figure 8-64](#) and described in [Table 8-67](#).

Return to the [Summary Table](#).

Data for indirect loads

**Figure 8-64. CLB\_LOAD\_DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 8-67. CLB\_LOAD\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	This register holds the 32-bit data for writing to the indirect address space of the CELL. Reset type: SYSRSn

### 8.10.3.4 CLB\_INPUT\_FILTER Register (Offset = 6h) [Reset = 0000000h]

CLB\_INPUT\_FILTER is shown in [Figure 8-65](#) and described in [Table 8-68](#).

Return to the [Summary Table](#).

Input filter selection for both edge detection and synchronizers

**Figure 8-65. CLB\_INPUT\_FILTER Register**

31	30	29	28	27	26	25	24
PIPE7	PIPE6	PIPE5	PIPE4	PIPE3	PIPE2	PIPE1	PIPE0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
SYNC7	SYNC6	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
FIN7		FIN6		FIN5		FIN4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
FIN3		FIN2		FIN1		FIN0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 8-68. CLB\_INPUT\_FILTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PIPE7	R/W	0h	Enable pipelining for Input 7 Reset type: SYSRSn
30	PIPE6	R/W	0h	Enable pipelining for Input 6 Reset type: SYSRSn
29	PIPE5	R/W	0h	Enable pipelining for Input 5 Reset type: SYSRSn
28	PIPE4	R/W	0h	Enable pipelining for Input 4 Reset type: SYSRSn
27	PIPE3	R/W	0h	Enable pipelining for Input 3 Reset type: SYSRSn
26	PIPE2	R/W	0h	Enable pipelining for Input 2 Reset type: SYSRSn
25	PIPE1	R/W	0h	Enable pipelining for Input 1 Reset type: SYSRSn
24	PIPE0	R/W	0h	Enable pipelining for Input 0 Reset type: SYSRSn
23	SYNC7	R/W	0h	Synchronizer Select Control for Input 7 Reset type: SYSRSn
22	SYNC6	R/W	0h	Synchronizer Select Control for Input 6 Reset type: SYSRSn
21	SYNC5	R/W	0h	Synchronizer Select Control for Input 5 Reset type: SYSRSn
20	SYNC4	R/W	0h	Synchronizer Select Control for Input 4 Reset type: SYSRSn
19	SYNC3	R/W	0h	Synchronizer Select Control for Input 3 Reset type: SYSRSn

**Table 8-68. CLB\_INPUT\_FILTER Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	SYNC2	R/W	0h	Synchronizer Select Control for Input 2 Reset type: SYSRSn
17	SYNC1	R/W	0h	Synchronizer Select Control for Input 1 Reset type: SYSRSn
16	SYNC0	R/W	0h	Synchronizer Select Control for Input 0 Reset type: SYSRSn
15-14	FIN7	R/W	0h	Input filter selection for CELL Input 7 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
13-12	FIN6	R/W	0h	Input filter selection for CELL Input 6 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
11-10	FIN5	R/W	0h	Input filter selection for CELL Input 5 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
9-8	FIN4	R/W	0h	Input filter selection for CELL Input 4 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
7-6	FIN3	R/W	0h	Input filter selection for CELL Input 3 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
5-4	FIN2	R/W	0h	Input filter selection for CELL Input 2 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn
3-2	FIN1	R/W	0h	Input filter selection for CELL Input 1 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn

**Table 8-68. CLB\_INPUT\_FILTER Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	FIN0	R/W	0h	Input filter selection for CELL Input 0 2 bits are used to define the edge filtering . 00 : No filtering 01 : Rising edge detect 10 : Falling edge detect 11 : Any edge detect Reset type: SYSRSn

### 8.10.3.5 CLB\_IN\_MUX\_SEL\_0 Register (Offset = 8h) [Reset = 0000000h]

CLB\_IN\_MUX\_SEL\_0 is shown in [Figure 8-66](#) and described in [Table 8-69](#).

Return to the [Summary Table](#).

Input selection to decide between Signals and GP register

**Figure 8-66. CLB\_IN\_MUX\_SEL\_0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
SEL_GP_IN_7	SEL_GP_IN_6	SEL_GP_IN_5	SEL_GP_IN_4	SEL_GP_IN_3	SEL_GP_IN_2	SEL_GP_IN_1	SEL_GP_IN_0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 8-69. CLB\_IN\_MUX\_SEL\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7	SEL_GP_IN_7	R/W	0h	Select control for Input 7 to decide between external input and CLB_GP_REG[7] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[7] Reset type: SYSRSn
6	SEL_GP_IN_6	R/W	0h	Select control for Input 6 to decide between external input and CLB_GP_REG[6] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[6] Reset type: SYSRSn
5	SEL_GP_IN_5	R/W	0h	Select control for Input 5 to decide between external input and CLB_GP_REG[5] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[5] Reset type: SYSRSn
4	SEL_GP_IN_4	R/W	0h	Select control for Input 4 to decide between external input and CLB_GP_REG[4] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[4] Reset type: SYSRSn
3	SEL_GP_IN_3	R/W	0h	Select control for Input 3 to decide between external input and CLB_GP_REG[3] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[3] Reset type: SYSRSn
2	SEL_GP_IN_2	R/W	0h	Select control for Input 2 to decide between external input and CLB_GP_REG[2] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[2] Reset type: SYSRSn



**Table 8-69. CLB\_IN\_MUX\_SEL\_0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	SEL_GP_IN_1	R/W	0h	Select control for Input 1 to decide between external input and CLB_GP_REG[1] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[1] Reset type: SYSRSn
0	SEL_GP_IN_0	R/W	0h	Select control for Input 0 to decide between external input and CLB_GP_REG[0] 0 : Input comes from selected external input 1 : Input comes from CLB_GP_REG[0] Reset type: SYSRSn

### 8.10.3.6 CLB\_LCL\_MUX\_SEL\_1 Register (Offset = Ah) [Reset = 0000000h]

CLB\_LCL\_MUX\_SEL\_1 is shown in [Figure 8-67](#) and described in [Table 8-70](#).

Return to the [Summary Table](#).

Input Mux selection for local mux

**Figure 8-67. CLB\_LCL\_MUX\_SEL\_1 Register**

31	30	29	28	27	26	25	24
MISC_INPUT_SEL_3	MISC_INPUT_SEL_2	MISC_INPUT_SEL_1	MISC_INPUT_SEL_0	RESERVED			
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0-0h			
23	22	21	20	19	18	17	16
RESERVED				LCL_MUX_SEL_IN_3			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
LCL_MUX_SEL_IN_3	LCL_MUX_SEL_IN_2					LCL_MUX_SEL_IN_1	
R/W-0h			R/W-0h			R/W-0h	
7	6	5	4	3	2	1	0
LCL_MUX_SEL_IN_1			LCL_MUX_SEL_IN_0				
R/W-0h			R/W-0h				

**Table 8-70. CLB\_LCL\_MUX\_SEL\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MISC_INPUT_SEL_3	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
30	MISC_INPUT_SEL_2	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
29	MISC_INPUT_SEL_1	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
28	MISC_INPUT_SEL_0	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
27-20	RESERVED	R-0	0h	Reserved
19-15	LCL_MUX_SEL_IN_3	R/W	0h	5 bit MUX Select for Local MUX control for Input 3 See Local Signals and Mux Selection Table Reset type: SYSRSn
14-10	LCL_MUX_SEL_IN_2	R/W	0h	5 bit MUX Select for Local MUX control for Input 2 See Local Signals and Mux Selection Table Reset type: SYSRSn
9-5	LCL_MUX_SEL_IN_1	R/W	0h	5 bit MUX Select for Local MUX control for Input 1 See Local Signals and Mux Selection Table Reset type: SYSRSn
4-0	LCL_MUX_SEL_IN_0	R/W	0h	5 bit MUX Select for Local MUX control for Input 0 See Local Signals and Mux Selection Table Reset type: SYSRSn

### 8.10.3.7 CLB\_LCL\_MUX\_SEL\_2 Register (Offset = Ch) [Reset = 0000000h]

CLB\_LCL\_MUX\_SEL\_2 is shown in Figure 8-68 and described in Table 8-71.

Return to the [Summary Table](#).

Input Mux selection for local mux

**Figure 8-68. CLB\_LCL\_MUX\_SEL\_2 Register**

31	30	29	28	27	26	25	24
MISC_INPUT_SEL_7	MISC_INPUT_SEL_6	MISC_INPUT_SEL_5	MISC_INPUT_SEL_4	RESERVED			
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0-0h			
23	22	21	20	19	18	17	16
RESERVED				LCL_MUX_SEL_IN_7			
R-0-0h				R/W-0h			
15	14	13	12	11	10	9	8
LCL_MUX_SEL_IN_7	LCL_MUX_SEL_IN_6					LCL_MUX_SEL_IN_5	
R/W-0h	R/W-0h					R/W-0h	
7	6	5	4	3	2	1	0
LCL_MUX_SEL_IN_5			LCL_MUX_SEL_IN_4				
R/W-0h			R/W-0h				

**Table 8-71. CLB\_LCL\_MUX\_SEL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MISC_INPUT_SEL_7	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
30	MISC_INPUT_SEL_6	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
29	MISC_INPUT_SEL_5	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
28	MISC_INPUT_SEL_4	R/W	0h	When this bit is set to 1, the corresponding LCL_MUX_SEL_IN has a range of 32 to 63 Reset type: SYSRSn
27-20	RESERVED	R-0	0h	Reserved
19-15	LCL_MUX_SEL_IN_7	R/W	0h	5 bit MUX Select for Local MUX control for Input 7 See Local Signals and Mux Selection Table Reset type: SYSRSn
14-10	LCL_MUX_SEL_IN_6	R/W	0h	5 bit MUX Select for Local MUX control for Input 6 See Local Signals and Mux Selection Table Reset type: SYSRSn
9-5	LCL_MUX_SEL_IN_5	R/W	0h	5 bit MUX Select for Local MUX control for Input 5 See Local Signals and Mux Selection Table Reset type: SYSRSn
4-0	LCL_MUX_SEL_IN_4	R/W	0h	5 bit MUX Select for Local MUX control for Input 4 See Local Signals and Mux Selection Table Reset type: SYSRSn

### 8.10.3.8 CLB\_BUF\_PTR Register (Offset = Eh) [Reset = 0000000h]

CLB\_BUF\_PTR is shown in [Figure 8-69](#) and described in [Table 8-72](#).

Return to the [Summary Table](#).

PUSH and PULL pointers

**Figure 8-69. CLB\_BUF\_PTR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								PUSH								RESERVED								PULL							
R-0-0h								R/W-0h								R-0-0h								R/W-0h							

**Table 8-72. CLB\_BUF\_PTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R-0	0h	Reserved
23-16	PUSH	R/W	0h	8 bit pointer which indicates the number of data values which have been pulled from the buffer by the High Level Controller. This counter will wrap around after 0xff. The Least significant 2 bits are used as the actual pointer for the operation. Reset type: SYSRSn
15-8	RESERVED	R-0	0h	Reserved
7-0	PULL	R/W	0h	8 bit pointer which indicates the number of data values that have been written by the High Level controller into the buffer. The Least significant 2 bits are used as the actual pointer for the operation. Reset type: SYSRSn

### 8.10.3.9 CLB\_GP\_REG Register (Offset = 10h) [Reset = 0000000h]

CLB\_GP\_REG is shown in [Figure 8-70](#) and described in [Table 8-73](#).

Return to the [Summary Table](#).

General purpose register for CELL inputs

**Figure 8-70. CLB\_GP\_REG Register**

31	30	29	28	27	26	25	24
SW_RLS_CTRL_L_7	SW_RLS_CTRL_L_6	SW_RLS_CTRL_L_5	SW_RLS_CTRL_L_4	SW_RLS_CTRL_L_3	SW_RLS_CTRL_L_2	SW_RLS_CTRL_L_1	SW_RLS_CTRL_L_0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
SW_GATING_CTRL_TRL_7	SW_GATING_CTRL_TRL_6	SW_GATING_CTRL_TRL_5	SW_GATING_CTRL_TRL_4	SW_GATING_CTRL_TRL_3	SW_GATING_CTRL_TRL_2	SW_GATING_CTRL_TRL_1	SW_GATING_CTRL_TRL_0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
REG							
R/W-0h							

**Table 8-73. CLB\_GP\_REG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SW_RLS_CTRL_7	R/W	0h	Software release control for output 7 of the asynchronous output conditioning block Reset type: SYSRSn
30	SW_RLS_CTRL_6	R/W	0h	Software release control for output 6 of the asynchronous output conditioning block Reset type: SYSRSn
29	SW_RLS_CTRL_5	R/W	0h	Software release control for output 5 of the asynchronous output conditioning block Reset type: SYSRSn
28	SW_RLS_CTRL_4	R/W	0h	Software release control for output 4 of the asynchronous output conditioning block Reset type: SYSRSn
27	SW_RLS_CTRL_3	R/W	0h	Software release control for output 3 of the asynchronous output conditioning block Reset type: SYSRSn
26	SW_RLS_CTRL_2	R/W	0h	Software release control for output 2 of the asynchronous output conditioning block Reset type: SYSRSn
25	SW_RLS_CTRL_1	R/W	0h	Software release control for output 1 of the asynchronous output conditioning block Reset type: SYSRSn
24	SW_RLS_CTRL_0	R/W	0h	Software release control for output 0 of the asynchronous output conditioning block Reset type: SYSRSn
23	SW_GATING_CTRL_7	R/W	0h	Software gating control for output 7 of the asynchronous output conditioning block Reset type: SYSRSn

**Table 8-73. CLB\_GP\_REG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	SW_GATING_CTRL_6	R/W	0h	Software gating control for output 6 of the asynchronous output conditioning block Reset type: SYSRSn
21	SW_GATING_CTRL_5	R/W	0h	Software gating control for output 5 of the asynchronous output conditioning block Reset type: SYSRSn
20	SW_GATING_CTRL_4	R/W	0h	Software gating control for output 4 of the asynchronous output conditioning block Reset type: SYSRSn
19	SW_GATING_CTRL_3	R/W	0h	Software gating control for output 3 of the asynchronous output conditioning block Reset type: SYSRSn
18	SW_GATING_CTRL_2	R/W	0h	Software gating control for output 2 of the asynchronous output conditioning block Reset type: SYSRSn
17	SW_GATING_CTRL_1	R/W	0h	Software gating control for output 1 of the asynchronous output conditioning block Reset type: SYSRSn
16	SW_GATING_CTRL_0	R/W	0h	Software gating control for output 0 of the asynchronous output conditioning block Reset type: SYSRSn
15-8	RESERVED	R-0	0h	Reserved
7-0	REG	R/W	0h	8 bits which are directly connected to the 8 inputs of the CELL if that corresponding bit is selected in the CLB_IN_MUX_SEL_0 register Reset type: SYSRSn

### 8.10.3.10 CLB\_OUT\_EN Register (Offset = 12h) [Reset = 0000000h]

CLB\_OUT\_EN is shown in [Figure 8-71](#) and described in [Table 8-74](#).

Return to the [Summary Table](#).

CELL output enable register

**Figure 8-71. CLB\_OUT\_EN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OUT0																															
R/W-0h																															

**Table 8-74. CLB\_OUT\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	OUT0	R/W	0h	32 bits which are directly driven out as OUTPUT_EN signals. Enabling bit x (x = 0:31) will override the corresponding peripheral signal muxed on the CLB OUTx. Reset type: SYSRSn

### 8.10.3.11 CLB\_GLBL\_MUX\_SEL\_1 Register (Offset = 14h) [Reset = 0000000h]

CLB\_GLBL\_MUX\_SEL\_1 is shown in [Figure 8-72](#) and described in [Table 8-75](#).

Return to the [Summary Table](#).

Global Mux select for CELL inputs

**Figure 8-72. CLB\_GLBL\_MUX\_SEL\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				GLBL_MUX_SEL_IN_3							GLBL_MUX_SEL_IN_2				
R-0-0h				R/W-0h							R/W-0h				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GLBL_MUX_SEL_IN_2		GLBL_MUX_SEL_IN_1							GLBL_MUX_SEL_IN_0						
R/W-0h		R/W-0h							R/W-0h						

**Table 8-75. CLB\_GLBL\_MUX\_SEL\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R-0	0h	Reserved
27-21	GLBL_MUX_SEL_IN_3	R/W	0h	7 bit MUX Select for Global MUX control for Input 3 See Global Signals and Mux Selection Table Reset type: SYSRSn
20-14	GLBL_MUX_SEL_IN_2	R/W	0h	7 bit MUX Select for Global MUX control for Input 2 See Global Signals and Mux Selection Table Reset type: SYSRSn
13-7	GLBL_MUX_SEL_IN_1	R/W	0h	7 bit MUX Select for Global MUX control for Input 1 See Global Signals and Mux Selection Table Reset type: SYSRSn
6-0	GLBL_MUX_SEL_IN_0	R/W	0h	7 bit MUX Select for Global MUX control for Input 0 See Global Signals and Mux Selection Table Reset type: SYSRSn



### 8.10.3.12 CLB\_GLBL\_MUX\_SEL\_2 Register (Offset = 16h) [Reset = 0000000h]

CLB\_GLBL\_MUX\_SEL\_2 is shown in [Figure 8-73](#) and described in [Table 8-76](#).

Return to the [Summary Table](#).

Global Mux select for CELL inputs

**Figure 8-73. CLB\_GLBL\_MUX\_SEL\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				GLBL_MUX_SEL_IN_7							GLBL_MUX_SEL_IN_6				
R-0-0h				R/W-0h							R/W-0h				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GLBL_MUX_SEL_IN_6		GLBL_MUX_SEL_IN_5							GLBL_MUX_SEL_IN_4						
R/W-0h		R/W-0h							R/W-0h						

**Table 8-76. CLB\_GLBL\_MUX\_SEL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R-0	0h	Reserved
27-21	GLBL_MUX_SEL_IN_7	R/W	0h	7 bit MUX Select for Global MUX control for Input 7 See Global Signals and Mux Selection Table Reset type: SYSRSn
20-14	GLBL_MUX_SEL_IN_6	R/W	0h	7 bit MUX Select for Global MUX control for Input 6 See Global Signals and Mux Selection Table Reset type: SYSRSn
13-7	GLBL_MUX_SEL_IN_5	R/W	0h	7 bit MUX Select for Global MUX control for Input 5 See Global Signals and Mux Selection Table Reset type: SYSRSn
6-0	GLBL_MUX_SEL_IN_4	R/W	0h	7 bit MUX Select for Global MUX control for Input 4 See Global Signals and Mux Selection Table Reset type: SYSRSn

### 8.10.3.13 CLB\_PRESCALE\_CTRL Register (Offset = 18h) [Reset = 0000000h]

CLB\_PRESCALE\_CTRL is shown in [Figure 8-74](#) and described in [Table 8-77](#).

Return to the [Summary Table](#).

Prescaler register control

**Figure 8-74. CLB\_PRESCALE\_CTRL Register**

31	30	29	28	27	26	25	24	
PRESCALE								
R/W-0h								
23	22	21	20	19	18	17	16	
PRESCALE								
R/W-0h								
15	14	13	12	11	10	9	8	
RESERVED								
R-0-0h								
7	6	5	4	3	2	1	0	
RESERVED		TAP				STRB	CLKEN	
R-0-0h		R/W-0h				R/W-0h	R/W-0h	

**Table 8-77. CLB\_PRESCALE\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	PRESCALE	R/W	0h	16-bit Value of prescaler to be used for the counter as reference to reset when reaching this value. The counter is a simple incrementing counter which will count up to the reference value and reset to 0 and this cycle will continue as long as the counter is enabled. This 16-bit register value is used as a reference for the 16-bit counter to reset to zero whenever count reaches this value. Reset type: SYSRSn
15-6	RESERVED	R-0	0h	Reserved
5-2	TAP	R/W	0h	TAP Select value. These 4 bits will be used as a select to tap one of the 16 register bit position of the counter as the output. 0000 selects Counter Bit position 0 0001 selects Counter Bit position 1 .... 1111 selects Counter Bit position 15 Reset type: SYSRSn
1	STRB	R/W	0h	When set to 0, a strobe output will be sent out whenever the counter value matches the PRESCALE_VALUE. When set to 1, the output of the counter register bit position as selected by TAP_SELECT_VALUE will be sent out. Reset type: SYSRSn
0	CLKEN	R/W	0h	Enable the prescale clock/strobe generator. A 16-bit counter is used to either generate a strobe or send out a selected counter bit position to the CLB CELL. This is meant to be a general purpose strobe/prescaled clock which can be used by the CELL logic if needed. This will be sent to the CELL through one of the LCL_IN MUX ports. Reset type: SYSRSn

### 8.10.3.14 CLB\_INTR\_TAG\_REG Register (Offset = 20h) [Reset = 0000h]

CLB\_INTR\_TAG\_REG is shown in [Figure 8-75](#) and described in [Table 8-78](#).

Return to the [Summary Table](#).

Interrupt Tag register

**Figure 8-75. CLB\_INTR\_TAG\_REG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				TAG			
R-0-0h				R/W-0h			

**Table 8-78. CLB\_INTR\_TAG\_REG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-6	RESERVED	R-0	0h	Reserved
5-0	TAG	R/W	0h	6 bits which are used by the High Level Controller to set a tag value on flagging interrupts. This can be cleared through the VBUS interface since it is writeable through the VBUS. Reset type: SYSRSn

### 8.10.3.15 CLB\_LOCK Register (Offset = 22h) [Reset = 0000000h]

CLB\_LOCK is shown in [Figure 8-76](#) and described in [Table 8-79](#).

Return to the [Summary Table](#).

Lock control register

**Figure 8-76. CLB\_LOCK Register**

31	30	29	28	27	26	25	24
KEY							
WSonce-0h							
23	22	21	20	19	18	17	16
KEY							
WSonce-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/W-0h

**Table 8-79. CLB\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	WSonce	0h	These 16 bits act as a key to enable writes to Bit 0 of this register. The only time a '1' can be written to Bit 0 is by a single 32-bit write where bits 31:16 equal 0x5a5a and bit 0 is '1'. All other writes are ignored including separate 16-bit writes. This is EALLOW protected. Reset type: SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/W	0h	This bit is used as a one-time write bit (Set Once). Once it is set to '1', only a reset (SYSRSN 0) will clear this bit back to 0. Reset type: SYSRSn

### 8.10.3.16 CLB\_HLC\_INSTR\_READ\_PTR Register (Offset = 24h) [Reset = 0000h]

CLB\_HLC\_INSTR\_READ\_PTR is shown in [Figure 8-77](#) and described in [Table 8-80](#).

Return to the [Summary Table](#).

HLC instruction read pointer

**Figure 8-77. CLB\_HLC\_INSTR\_READ\_PTR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				READ_PTR			
R-0-0h				R/W-0h			

**Table 8-80. CLB\_HLC\_INSTR\_READ\_PTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R-0	0h	Reserved
4-0	READ_PTR	R/W	0h	This is a 5 bit value which will be used as an address pointer to read out HLC instruction memory. Reset type: SYSRSn

### 8.10.3.17 CLB\_HLC\_INSTR\_VALUE Register (Offset = 26h) [Reset = 0000h]

CLB\_HLC\_INSTR\_VALUE is shown in [Figure 8-78](#) and described in [Table 8-81](#).

Return to the [Summary Table](#).

HLC instruction read value

**Figure 8-78. CLB\_HLC\_INSTR\_VALUE Register**

15	14	13	12	11	10	9	8
RESERVED				INSTR			
R-0-0h				R-0h			
7	6	5	4	3	2	1	0
INSTR							
R-0h							

**Table 8-81. CLB\_HLC\_INSTR\_VALUE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-0	INSTR	R	0h	This is a 12 bit value which will read the content of the HLC instruction memory address pointed by CLB_HLC_INSTR_READ_PTR register. Reset type: SYSRSn

### 8.10.3.18 CLB\_DBG\_OUT\_2 Register (Offset = 2Eh) [Reset = 0000000h]

CLB\_DBG\_OUT\_2 is shown in [Figure 8-79](#) and described in [Table 8-82](#).

Return to the [Summary Table](#).

Visibility for CLB inputs and final asynchronous outputs

**Figure 8-79. CLB\_DBG\_OUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																IN								OUT							
R/W1C-0h																R/W-0h								R/W-0h							

**Table 8-82. CLB\_DBG\_OUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R/W1C	0h	Reserved
15-8	IN	R/W	0h	These bits reflect the state of the 8 inputs finally going to the CELL after selection and input conditioning. Reset type: SYSRSn
7-0	OUT	R/W	0h	These bits reflect the state of the 8 outputs of the Output Conditioning Block. Reset type: SYSRSn

### 8.10.3.19 CLB\_DBG\_R0 Register (Offset = 30h) [Reset = 0000000h]

CLB\_DBG\_R0 is shown in [Figure 8-80](#) and described in [Table 8-83](#).

Return to the [Summary Table](#).

R0 of High level Controller

**Figure 8-80. CLB\_DBG\_R0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 8-83. CLB\_DBG\_R0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_R0 Reset type: SYSRSn



### 8.10.3.20 CLB\_DBG\_R1 Register (Offset = 32h) [Reset = 0000000h]

CLB\_DBG\_R1 is shown in [Figure 8-81](#) and described in [Table 8-84](#).

Return to the [Summary Table](#).

R1 of High level Controller

**Figure 8-81. CLB\_DBG\_R1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																DBG															
																R-0h															

**Table 8-84. CLB\_DBG\_R1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_R1 Reset type: SYSRSn

### 8.10.3.21 CLB\_DBG\_R2 Register (Offset = 34h) [Reset = 0000000h]

CLB\_DBG\_R2 is shown in [Figure 8-82](#) and described in [Table 8-85](#).

Return to the [Summary Table](#).

R2 of High level Controller

**Figure 8-82. CLB\_DBG\_R2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 8-85. CLB\_DBG\_R2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_R2 Reset type: SYSRSn

### 8.10.3.22 CLB\_DBG\_R3 Register (Offset = 36h) [Reset = 0000000h]

CLB\_DBG\_R3 is shown in [Figure 8-83](#) and described in [Table 8-86](#).

Return to the [Summary Table](#).

R3 of High level Controller

**Figure 8-83. CLB\_DBG\_R3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																DBG															
																R-0h															

**Table 8-86. CLB\_DBG\_R3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_R3 Reset type: SYSRSn

### 8.10.3.23 CLB\_DBG\_C0 Register (Offset = 38h) [Reset = 0000000h]

CLB\_DBG\_C0 is shown in [Figure 8-84](#) and described in [Table 8-87](#).

Return to the [Summary Table](#).

Count of Unit 0

**Figure 8-84. CLB\_DBG\_C0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 8-87. CLB\_DBG\_C0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_C0 Reset type: SYSRSn

### 8.10.3.24 CLB\_DBG\_C1 Register (Offset = 3Ah) [Reset = 0000000h]

CLB\_DBG\_C1 is shown in [Figure 8-85](#) and described in [Table 8-88](#).

Return to the [Summary Table](#).

Count of Unit 1

**Figure 8-85. CLB\_DBG\_C1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																DBG															
																R-0h															

**Table 8-88. CLB\_DBG\_C1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_C1 Reset type: SYSRSn

### 8.10.3.25 CLB\_DBG\_C2 Register (Offset = 3Ch) [Reset = 0000000h]

CLB\_DBG\_C2 is shown in [Figure 8-86](#) and described in [Table 8-89](#).

Return to the [Summary Table](#).

Count of Unit 2

**Figure 8-86. CLB\_DBG\_C2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	DBG														
																	R-0h														

**Table 8-89. CLB\_DBG\_C2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG	R	0h	CLB_DBG_C2 Reset type: SYSRSn

### 8.10.3.26 CLB\_DBG\_OUT Register (Offset = 3Eh) [Reset = 00010100h]

CLB\_DBG\_OUT is shown in [Figure 8-87](#) and described in [Table 8-90](#).

Return to the [Summary Table](#).

Outputs of various units in the Cell

**Figure 8-87. CLB\_DBG\_OUT Register**

31		30		29		28		27		26		25		24	
OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0								
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h								
23		22		21		20		19		18		17		16	
LUT42_OUT	FSM2_LUTOUT	FSM2_S1	FSM2_S0	COUNT2_MAT CH1	COUNT2_ZER O	COUNT2_MAT CH2	RESERVED								
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-1-1h								
15		14		13		12		11		10		9		8	
LUT41_OUT	FSM1_LUTOUT	FSM1_S1	FSM1_S0	COUNT1_MAT CH1	COUNT1_ZER O	COUNT1_MAT CH2	RESERVED								
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-1-1h								
7		6		5		4		3		2		1		0	
LUT40_OUT	FSM0_LUTOUT	FSM0_S1	FSM0_S0	COUNT0_MAT CH1	COUNT0_ZER O	COUNT0_MAT CH2	RESERVED								
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0-0h								

**Table 8-90. CLB\_DBG\_OUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	OUT7	R	0h	CELL Output 7 Reset type: SYSRSn
30	OUT6	R	0h	CELL Output 6 Reset type: SYSRSn
29	OUT5	R	0h	CELL Output 5 Reset type: SYSRSn
28	OUT4	R	0h	CELL Output 4 Reset type: SYSRSn
27	OUT3	R	0h	CELL Output 3 Reset type: SYSRSn
26	OUT2	R	0h	CELL Output 2 Reset type: SYSRSn
25	OUT1	R	0h	CELL Output 1 Reset type: SYSRSn
24	OUT0	R	0h	CELL Output 0 Reset type: SYSRSn
23	LUT42_OUT	R	0h	LUT4_OUT UNIT 2 Reset type: SYSRSn
22	FSM2_LUTOUT	R	0h	FSM_LUT_OUT UNIT 2 Reset type: SYSRSn
21	FSM2_S1	R	0h	FSM_S1 UNIT 2 Reset type: SYSRSn
20	FSM2_S0	R	0h	FSM_S0 UNIT 2 Reset type: SYSRSn

**Table 8-90. CLB\_DBG\_OUT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	COUNT2_MATCH1	R	0h	COUNT_MATCH1 UNIT 2 Reset type: SYSRSn
18	COUNT2_ZERO	R	0h	COUNT_ZERO UNIT 2 Reset type: SYSRSn
17	COUNT2_MATCH2	R	0h	COUNT_MATCH2 UNIT 2 Reset type: SYSRSn
16	RESERVED	R-1	1h	Reserved
15	LUT41_OUT	R	0h	LUT4_OUT UNIT 1 Reset type: SYSRSn
14	FSM1_LUTOUT	R	0h	FSM_LUT_OUT UNIT 1 Reset type: SYSRSn
13	FSM1_S1	R	0h	FSM_S1 UNIT 1 Reset type: SYSRSn
12	FSM1_S0	R	0h	FSM_S0 UNIT 1 Reset type: SYSRSn
11	COUNT1_MATCH1	R	0h	COUNT_MATCH1 UNIT 1 Reset type: SYSRSn
10	COUNT1_ZERO	R	0h	COUNT_ZERO UNIT 1 Reset type: SYSRSn
9	COUNT1_MATCH2	R	0h	COUNT_MATCH2 UNIT 1 Reset type: SYSRSn
8	RESERVED	R-1	1h	Reserved
7	LUT40_OUT	R	0h	LUT4_OUT UNIT 0 Reset type: SYSRSn
6	FSM0_LUTOUT	R	0h	FSM_LUT_OUT UNIT 0 Reset type: SYSRSn
5	FSM0_S1	R	0h	FSM_S1 UNIT 0 Reset type: SYSRSn
4	FSM0_S0	R	0h	FSM_S0 UNIT 0 Reset type: SYSRSn
3	COUNT0_MATCH1	R	0h	COUNT_MATCH1 UNIT 0 Reset type: SYSRSn
2	COUNT0_ZERO	R	0h	COUNT_ZERO UNIT 0 Reset type: SYSRSn
1	COUNT0_MATCH2	R	0h	COUNT_MATCH2 UNIT 0 Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved



### 8.10.4 CLB\_DATA\_EXCHANGE\_REGS Registers

Table 8-91 lists the memory-mapped registers for the CLB\_DATA\_EXCHANGE\_REGS registers. All register offset addresses not listed in Table 8-91 should be considered as reserved locations and the register contents should not be modified.

**Table 8-91. CLB\_DATA\_EXCHANGE\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CLB_PUSH	CLB_PUSH FIFO Registers (from HLC)		<a href="#">Go</a>
40h	CLB_PULL	CLB_PULL FIFO Registers (TO HLC)		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 8-92 shows the codes that are used for access types in this section.

**Table 8-92. CLB\_DATA\_EXCHANGE\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 8.10.4.1 CLB\_PUSH Register (Offset = 0h) [Reset = 00000000h]

CLB\_PUSH is shown in [Figure 8-88](#) and described in [Table 8-93](#).

Return to the [Summary Table](#).

CLB\_PUSH FIFO Registers (from HLC)

**Figure 8-88. CLB\_PUSH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUSH																															
R-0h																															

**Table 8-93. CLB\_PUSH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	PUSH	R	0h	FIFO TO System From CLB Reset type: SYSRSn

### 8.10.4.2 CLB\_PULL Register (Offset = 40h) [Reset = 0000000h]

CLB\_PULL is shown in [Figure 8-89](#) and described in [Table 8-94](#).

Return to the [Summary Table](#).

CLB\_PULL FIFO Registers (TO HLC)

**Figure 8-89. CLB\_PULL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PULL																															
R/W-0h																															

**Table 8-94. CLB\_PULL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	PULL	R/W	0h	FIFO From system TO CLB Reset type: SYSRSn

### 8.10.5 CLB Registers to Driverlib Functions

**Table 8-95. CLB Registers to Driverlib Functions**

File	Driverlib Function
<b>COUNT_RESET</b>	
clb.h	CLB_selectCounterInputs
<b>COUNT_MODE_1</b>	
clb.h	CLB_selectCounterInputs
<b>COUNT_MODE_0</b>	
clb.h	CLB_selectCounterInputs
<b>COUNT_EVENT</b>	
clb.h	CLB_selectCounterInputs
<b>FSM_EXTRA_IN0</b>	
clb.h	CLB_selectFSMInputs
<b>FSM_EXTERNAL_IN0</b>	
clb.h	CLB_selectFSMInputs
<b>FSM_EXTERNAL_IN1</b>	
clb.h	CLB_selectFSMInputs
<b>FSM_EXTRA_IN1</b>	
clb.h	CLB_selectFSMInputs
<b>LUT4_IN0</b>	
clb.h	CLB_selectLUT4Inputs
<b>LUT4_IN1</b>	
clb.h	CLB_selectLUT4Inputs
<b>LUT4_IN2</b>	
clb.h	CLB_selectLUT4Inputs
<b>LUT4_IN3</b>	
clb.h	CLB_selectLUT4Inputs
<b>FSM_LUT_FN1_0</b>	
clb.h	CLB_configFSMLUTFunction
<b>FSM_LUT_FN2</b>	
clb.h	CLB_configFSMLUTFunction
<b>LUT4_FN1_0</b>	

**Table 8-95. CLB Registers to Driverlib Functions (continued)**

File	Driverlib Function
clb.h	CLB_configLUT4Function
<b>LUT4_FN2</b>	
clb.h	CLB_configLUT4Function
<b>FSM_NEXT_STATE_0</b>	
clb.h	CLB_configFSMNextState
<b>FSM_NEXT_STATE_1</b>	
clb.h	CLB_configFSMNextState
<b>FSM_NEXT_STATE_2</b>	
clb.h	CLB_configFSMNextState
<b>MISC_CONTROL</b>	
clb.h	CLB_configMiscCtrlModes
<b>OUTPUT_LUT_0</b>	
clb.h	CLB_configOutputLUT
<b>OUTPUT_LUT_1</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_2</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_3</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_4</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_5</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_6</b>	
-	See OUTPUT_LUT_0
<b>OUTPUT_LUT_7</b>	
-	See OUTPUT_LUT_0
<b>HLC_EVENT_SEL</b>	
clb.h	CLB_configHLCEventSelect
<b>COUNT_MATCH_TAP_SEL</b>	
clb.h	CLB_configCounterTapSelects
<b>OUTPUT_COND_CTRL_0</b>	
clb.h	CLB_configAOC
<b>OUTPUT_COND_CTRL_1</b>	
-	
<b>OUTPUT_COND_CTRL_2</b>	
-	
<b>OUTPUT_COND_CTRL_3</b>	
-	
<b>OUTPUT_COND_CTRL_4</b>	
-	
<b>OUTPUT_COND_CTRL_5</b>	
-	
<b>OUTPUT_COND_CTRL_6</b>	
-	

**Table 8-95. CLB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>OUTPUT_COND_CTRL_7</b>	
-	
<b>MISC_ACCESS_CTRL</b>	
clb.h	CLB_disableOutputMaskUpdates
clb.h	CLB_enableOutputMaskUpdates
clb.h	CLB_disableSPIBufferAccess
clb.h	CLB_enableSPIBufferAccess
<b>SPI_DATA_CTRL_HI</b>	
clb.h	CLB_configSPIBufferLoadSignal
clb.h	CLB_configSPIBufferShift
clb.h	CLB_enableSPIStrobeDelay
clb.h	CLB_disableSPIStrobeDelay
<b>LOAD_EN</b>	
clb.h	CLB_enableCLB
clb.h	CLB_disableCLB
clb.h	CLB_enableNMI
clb.h	CLB_disableNMI
clb.h	CLB_writeInterface
clb.h	CLB_enablePipelineMode
clb.h	CLB_disablePipelineMode
<b>LOAD_ADDR</b>	
clb.h	CLB_writeInterface
<b>LOAD_DATA</b>	
clb.h	CLB_writeInterface
<b>INPUT_FILTER</b>	
clb.h	CLB_selectInputFilter
clb.h	CLB_enableSynchronization
clb.h	CLB_disableSynchronization
clb.h	CLB_enableInputPipelineMode
clb.h	CLB_disableInputPipelineMode
<b>IN_MUX_SEL_0</b>	
clb.h	CLB_configGPInputMux
<b>LCL_MUX_SEL_1</b>	
clb.h	CLB_configLocalInputMux
<b>LCL_MUX_SEL_2</b>	
clb.h	CLB_configLocalInputMux
<b>BUF_PTR</b>	
clb.c	CLB_clearFIFOs
<b>GP_REG</b>	
clb.h	CLB_writeSWReleaseControl
clb.h	CLB_writeSWGateControl
clb.h	CLB_setGPREG
clb.h	CLB_getGPREG
<b>OUT_EN</b>	
clb.h	CLB_setOutputMask

**Table 8-95. CLB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>GLBL_MUX_SEL_1</b>	
clb.h	CLB_configGlobalInputMux
<b>GLBL_MUX_SEL_2</b>	
clb.h	CLB_configGlobalInputMux
<b>PRESCALE_CTRL</b>	
clb.h	CLB_configureClockPrescalar
clb.h	CLB_configureStrobeMode
<b>INTR_TAG_REG</b>	
clb.h	CLB_getInterruptTag
clb.h	CLB_clearInterruptTag
<b>LOCK</b>	
clb.h	CLB_enableLock
<b>HLC_INSTR_READ_PTR</b>	
-	
<b>HLC_INSTR_VALUE</b>	
-	
<b>DBG_OUT_2</b>	
-	
<b>DBG_R0</b>	
-	
<b>DBG_R1</b>	
-	
<b>DBG_R2</b>	
-	
<b>DBG_R3</b>	
-	
<b>DBG_C0</b>	
-	
<b>DBG_C1</b>	
-	
<b>DBG_C2</b>	
-	
<b>DBG_OUT</b>	
clb.h	CLB_getOutputStatus
<b>PUSH(i)</b>	
clb.c	CLB_readFIFOs
<b>PULL(i)</b>	
clb.c	CLB_clearFIFOs
clb.c	CLB_writeFIFOs

Chapter 9  
**Dual-Clock Comparator (DCC)**

---



This chapter describes the Dual-Clock Comparator (DCC) module.

<b>9.1 Introduction</b> .....	<b>1669</b>
<b>9.2 Module Operation</b> .....	<b>1670</b>
<b>9.3 Interrupts</b> .....	<b>1676</b>
<b>9.4 Software</b> .....	<b>1677</b>
<b>9.5 DCC Registers</b> .....	<b>1678</b>

## 9.1 Introduction

The dual-clock comparator module is used for evaluating and monitoring the clock input based on a second clock, which can be a more accurate and reliable version. This instrumentation is used to detect faults in clock source or clock structures, thereby enhancing the system's safety metrics.

### 9.1.1 Features

The main features of each of the DCC modules are:

- Allows the application to make sure that a fixed ratio is maintained between frequencies of two clock signals.
- Supports the definition of a programmable tolerance window in terms of the number of reference clock cycles.
- Supports continuous monitoring without requiring application intervention.
- Supports a single-sequence mode for spot measurements.
- Allows the selection of a clock source for each of the counters, resulting in several specific use cases.

### 9.1.2 Block Diagram

Figure 9-1 shows how the DCC connects to the rest of the system. Figure 9-2 shows the main concept of the DCC module.





Figure 9-1. DCC Module Overview





**Figure 9-2. DCC Operation**

## 9.2 Module Operation

As shown in [Figure 9-2](#), DCC contains three counters – Counter0, Valid0 and Counter1. Initially, all counters are loaded with the user-defined, pre-load value. Counter0 and Counter1 start decrementing once the DCC is enabled at rates determined by the frequencies of Clock0 and Clock1, respectively. When Counter0 equals 0 (expires), the Valid0 counter decrements at a rate determined by Clock0. If Counter1 decrements to 0 in the valid window, then no error is generated and Clock1 is considered to be good within allowable tolerance as configured by the user.

### 9.2.1 Configuring DCC Counters

Counter0 and Counter1 are configured based on the ratio between the frequencies of Clock0 and Clock1 ( $F_{clk1} \times \text{Counter0} = F_{clk0} \times \text{Counter1}$ ). The Valid0 counter provides tolerance and is configured based on the error in DCC. Since Clock0 and Clock1 are asynchronous, the start and stop of the counters do not occur synchronously. Hence, while configuring the counters, two different sources of errors must be accounted for:

- DCC Errors due to the asynchronous timing of Clock0 and Clock1: this depends on the frequency of Clock0 and Clock1:
  - If  $F_{clk1} > F_{clk0}$ , then Async. Error (in Clock0 cycles) =  $2 + 2 \times (F_{sysclk}/F_{clk0})$
  - If  $F_{clk1} < F_{clk0}$ , then Async. Error (in Clock0 cycles) =  $2 \times (F_{clk0}/F_{clk1}) + 2 \times (F_{sysclk}/F_{clk0})$
  - If  $F_{clk1}$  is unknown, then Async. Error (in Clock0 cycles) =  $2 + 2 \times (F_{sysclk}/F_{clk0})$
- Digitization Error = 8 Clock0 cycles

#### DCC Error (in Clock0 Cycles) = Async. Error + Digitization Error

DCC error shows up as a frequency error for clock under measurement. This error is DCC induced and does not represent error in frequency of clock under measurement. The application needs to take this into consideration while configuring the counters, and determine a desirable tolerance for DCC error that defines the window of measurement. To illustrate:

#### Window (in Clock0 Cycles) = (DCC Error)/(0.01 × Tolerance)

For example, if DCC Error is 10 and the tolerance desired is  $\pm 0.1\%$ , then:

$$\text{Window (in Clock0 Cycles)} = 10 / (0.01 \times 0.1) = 10000$$

Based on above formula for Window, if the desired tolerance is low, then the counter values are large and increase the window of measurement. This means that counter values for a tolerance of 0.1% are larger than that of 0.2%. So, based on the application defined tolerance, define the window of measurement in terms of Clock0 cycles.

The clock under measurement can have an allowed frequency error. If this error is expected, then the error can also be accounted while configuring counters. For example, if measuring INTOSC1/2 frequency using an external crystal as a reference clock, the allowable tolerance of INTOSC1/2 (for example,  $\pm 1\%$ ) can be accounted for and factored into the counter configuration. The formula is:

$$\text{Frequency Error Allowed (in Clock0 Cycles)} = \text{Window} \times (\text{Allowable Frequency Tolerance (in \%)} / 100)$$

$$\text{Total Error (in Clock0 Cycles)} = \text{DCC Error} + \text{Frequency Error Allowed}$$

The following equations are used to configure counter values:

$$\text{Counter0 (DCCNTSEED0)} = \text{Window} - \text{Total Error}$$

$$\text{Valid0 (DCCVALIDSEED0)} = 2 \times \text{Total Error}$$

$$\text{Counter1 (DCCNTSEED1)} = \text{Window} \times (F_{clk1}/F_{clk0})$$

#### Note

Counter1 is a 20-bit counter, so the maximum possible value cannot exceed 1048575. If the value does exceed, then increase the desired Tolerance for DCC error, so that Window of measurement is lowered. The following formula can be used to compute minimum tolerance possible:

$$\text{Tolerance (\%)} = (100 \times \text{DCC Error} \times (F_{clk1}/F_{clk0})) / 1048575$$

### 9.2.2 Single-Shot Measurement Mode

The DCC module can be programmed to count down one time by enabling the single-shot mode. In this mode, the DCC stops operating when the down counter0 and the valid counter0 reach 0.

At the end of one sequence of counting down in this single-shot mode, the DCC gets disabled automatically, which prevents further counting. This mode is typically used for spot-checking the frequency of a signal.

#### Example-1: Validating PLLRAWCLK frequency

A practical example of the usage is to validate the PLL output clock frequency using the XTAL as the reference clock. Assume XTAL is 10MHz, PLL output frequency is 100MHz, SYSCLK is 100MHz, allowable Frequency Tolerance is 0.1%, and DCC Tolerance required is 0.1%. The measurement sequence proceeds as follows:

- Set Clock0 source for Counter0 and Valid0 as XTAL, and Clock1 source for Counter1 as PLL output clock.
- Based on the equations defined in [Section 9.2.1](#), calculated seed values for Counters can be Counter0 = 29940; Valid0 = 120; Counter1 = 300000
- Once the DCC is enabled, the counters Counter0 and Counter1 both start counting down from the seed values.
- When Counter0 reaches zero, Counter0 automatically triggers the Valid0 counter.
- When Valid0 reaches zero and Counter1 is not zero, an ERROR status flag is set and a "DCC error" is sent to the PIE. Counter1 is frozen so that the counter stops counting down any further. The application can enable an interrupt to be generated from the PIE whenever this DCC error is indicated.
- The application then needs to clear the ERROR status flag and restart the DCC module so that the module is ready for the next spot measurement.

If there is no error generated at the end of the sequence, then the DONE status flag is set and a DONE interrupt is generated. The application must clear the DONE flag before restarting the DCC.

#### Error Conditions:

An error condition is generated by any one of the following:

1. Counter1 counts down to 0 before Counter0 reaches 0. This means that Clock1 is faster than expected, or Clock0 is slower than expected. This error includes the case when Clock0 is stuck at 1 or 0.
2. Counter1 does not reach 0 even when Counter0 and Valid0 have both reached 0. This means that Clock1 is slower than expected. This error includes the case when Clock1 is stuck at 1 or 0.

Any error freezes the counters from counting. An application can then read out the counter values to help determine what caused the error.

### Example-2: Measuring AUXCLKIN frequency

Another example of single-shot mode is to measure the frequency of AUXCLKIN (unknown frequency) using INTOSC1 (10MHz) as the reference clock and SYSClk is 10MHz. The measurement sequence proceeds as follows:

- Set Clock0 source for Counter0 and Valid0 as INTOSC1 (10MHz), and Clock1 source for Counter1 as AUXCLKIN.
- Now configure counter values using equations in [Section 9.2.1](#). For tolerance = ±0.1%, Total Error = 10 clock0 cycles; Window = 10000 clock0 cycles; Counter0 = 9990; Valid0 = 20. Since Clock1 frequency (Fclk1) is unknown, the Counter1 value can be set to the maximum value, 1048575 (0xFFFFF).
- Once the DCC is enabled, the counters Counter0 and Counter1 both start counting down from the seed values.
- Since Counter1 is set to the maximum value, 1048575, the counter does not expire when Counter0 and Valid0 have expired. This generates an error that is expected and the application ignores this error and uses Counter1 values to compute the frequency of Clock1 (Fclk1).
- Knowing the frequency of Clock0 (INTOSC1), Fclk0 = 10MHz, and using [Equation 1](#), the frequency of AUXCLKIN, Fclk1, can be measured:

$$F_{clk1} = \frac{F_{clk0} \times (1048575 - Meas. Counter1)}{(Counter0 + Valid0)} = \frac{10 \times (1048575 - Meas. Counter1)}{(9990 + 20)} \quad (1)$$

### 9.2.3 Continuous Monitoring Mode

In this mode, the DCC is used by the application to make sure that two clock signals maintain the correct frequency ratio. Suppose the application wants to make sure that the PLL output signal always maintains a fixed frequency relationship with the XTAL:

- In this case, the application can use the XTAL as the Clock0 signal (for Counter0 and Valid0) and the PLL output as the Clock1 (for Counter1).
- The seed values of Counter0, Valid0 and Counter1 are selected based on the equations defined in [Section 9.2.1](#) such that if the actual frequencies of Clock0 and Clock1 are equal to the expected frequencies, then the Counter1 reaches zero during the count down of the Valid0 counter.
- If the Counter1 reaches zero during the count down of the Valid0 counter, then all the counters (Counter0, Valid0, Counter1) are reloaded with the initial seed values.
- This sequence of counting down and checking then continues as long as there is no error, or until the DCC module is disabled.
- The counters must get reloaded if the application resets and restarts the DCC module.

#### Error Conditions:

An error condition is generated by one of the following:


1. Counter1 counts down to 0 before Counter0 reaches 0. This means that Clock1 is faster than expected or Clock0 is slower than expected. This condition includes the case when Clock0 is stuck at 1 or 0.
2. Counter1 does not reach 0 even when Counter0 and Valid0 have both reached 0. This means that Clock1 is slower than expected. This condition includes the case when Clock1 is stuck at 1 or 0.

Any error freezes the counters from counting. An application can then read out the counter values to help determine what caused the error.


### 9.2.4 Error Conditions

While operating in continuous mode, the counters get reloaded with the seed values and continue counting down under the following conditions:


- The module is reset or restarted by the application, OR
- Counter0, Valid 0, and Counter1 all reach 0 without any error.




**Figure 9-3. Counter Relationship**




**Figure 9-4. Clock1 Slower Than Clock0 - Results in an Error and Stops Counting**



**Figure 9-5. Clock1 Faster Than Clock0 - Results in an Error and Stops Counting**



**Figure 9-6. Clock1 Not Present - Results in an Error and Stops Counting**



**Figure 9-7. Clock0 Not Present - Results in an Error and Stops Counting**

### 9.3 Interrupts

DCC generates an interrupt on either of two events:

- DCC finishes counting and all the counters expire within a defined window indicating DONE operation, provided `DCCGCTRL.DONENA = 1`.
- DCC finishes counting with error where counters do not expire in a defined window. This indicates an ERROR event, and sets an interrupt provided `DCCGCTRL.ERRENA = 1`.

## 9.4 Software

### 9.4.1 DCC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/dcc

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 9.4.1.1 DCC Single shot Clock verification - SINGLE\_CORE

FILE: dcc\_ex1\_single\_shot\_verification.c

This program uses the XTAL oscillator as a reference clock to verify the frequency of the PLL.

The Dual-Clock Comparator Module 1 is used for the clock verification. The clocksource0 is the reference clock (Fclk0 = 20Mhz) and the clocksource1 is the clock that needs to be verified (Fclk1 = 200Mhz). Seed is the value that gets loaded into the Counter.

Please refer to the TRM for details on counter seed values to be set.

##### *External Connections*

- None

##### *Watch Variables*

- *result* - Status of the clock verification

#### 9.4.1.2 DCC Single shot Clock measurement - SINGLE\_CORE

FILE: dcc\_ex2\_single\_shot\_measurement.c

This program demonstrates Single Shot measurement of the INTOSC1 clock post trim using XTAL as the reference clock.

The Dual-Clock Comparator Module 1 is used for the clock measurement. The clocksource0 is the reference clock (Fclk0 = 20Mhz) and the clocksource1 is the clock that needs to be measured (Fclk1 = 10Mhz). Since the frequency of clock1 needs to be measured, an initial seed is set to the max value of the counter.

Please refer to the TRM for details on counter seed values to be set.

##### *External Connections*

- None

##### *Watch Variables*

- *result* - Status if the INTOSC1 clock measurement completed successfully.
- *meas\_freq1* - measured clock frequency, in this case for INTOSC1.

#### 9.4.1.3 DCC Continuous clock monitoring - SINGLE\_CORE

FILE: dcc\_ex3\_continuous\_monitoring\_of\_clock.c

This program demonstrates continuous monitoring of PLL Clock in the system using INTOSC1 as the reference clock. This would trigger an error signal on any error, causing the decrement/ reload of counters to stop. The Dual-Clock Comparator Module 1 is used for the clock monitoring. The clocksource0 is the reference clock (Fclk0 = 10Mhz) and the clocksource1 is the clock that needs to be monitored (Fclk1 = 200Mhz). The clock0 and clock1 seed are set automatically by the error tolerances defined in the sysconfig file included in this project. For the sake of demo an un-realistic tolerance is assumed to generate an error on continuous monitoring.

Please refer to the TRM for details on counter seed values to be set. Note : When running in flash configuration it is good to do a reset & restart after loading the example to remove any stale flags/states.

##### *External Connections*

- None

##### *Watch Variables*



- *result* - Status of the PLLRAW clock monitoring
- *cnt0* - Counter0 Value measure when error is generated
- *cnt1* - Counter1 Value measure when error is generated
- *valid* - Valid0 Value measure when error is generated

## 9.5 DCC Registers

This section describes the Dual Clock Comparator Registers.

### Note

The DCC is used by Boot ROM; hence, the register values can be different than the hardware reset value. You need to make sure to configure the values of these registers to the desired value before enabling the DCC.

### 9.5.1 DCC Base Address Table

**Table 9-1. DCC Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
Dcc0Regs	<a href="#">DCC_REGS</a>	DCC0_BASE	0x0005_E700	YES	-	-	YES	-	YES
Dcc1Regs	<a href="#">DCC_REGS</a>	DCC1_BASE	0x0005_E740	YES	-	-	YES	-	YES
Dcc2Regs	<a href="#">DCC_REGS</a>	DCC2_BASE	0x0005_E780	YES	-	-	YES	-	YES

### 9.5.2 DCC\_REGS Registers

Table 9-2 lists the memory-mapped registers for the DCC\_REGS registers. All register offset addresses not listed in Table 9-2 should be considered as reserved locations and the register contents should not be modified.

**Table 9-2. DCC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DCCGCTRL	Starts / stops the counters. Clears the error signal.		<a href="#">Go</a>
8h	DCCCNTSEED0	Seed value for the counter attached to Clock Source 0.		<a href="#">Go</a>
Ch	DCCVALIDSEED0	Seed value for the timeout counter attached to Clock Source 0.		<a href="#">Go</a>
10h	DCCCNTSEED1	Seed value for the counter attached to Clock Source 1.		<a href="#">Go</a>
14h	DCCSTATUS	Specifies the status of the DCC Module.		<a href="#">Go</a>
18h	DCCCNT0	Value of the counter attached to Clock Source 0.		<a href="#">Go</a>
1Ch	DCCVALID0	Value of the valid counter attached to Clock Source 0.		<a href="#">Go</a>
20h	DCCCNT1	Value of the counter attached to Clock Source 1.		<a href="#">Go</a>
24h	DCCCLKSRC1	Selects the clock source for Counter 1.		<a href="#">Go</a>
28h	DCCCLKSRC0	Selects the clock source for Counter 0.		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 9-3 shows the codes that are used for access types in this section.

**Table 9-3. DCC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
R-1	R -1	Read Returns 1s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 9.5.2.1 DCCGCTRL Register (Offset = 0h) [Reset = 00005555h]

DCCGCTRL is shown in [Figure 9-8](#) and described in [Table 9-4](#).

Return to the [Summary Table](#).

Starts / stops the counters. Clears the error signal.

**Figure 9-8. DCCGCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DONEENA				SINGLESHOT				ERRENA				DCCENA			
R/W-5h				R/W-5h				R/W-5h				R/W-5h			

**Table 9-4. DCCGCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	DONEENA	R/W	5h	DONE Enable Enables/disables the done interrupt signal, but has no effect on the done status flag in DCCSTAT register. 0101 The done signal is disabled Others The done signal is enabled Reset type: SYSRSn
11-8	SINGLESHOT	R/W	5h	Single-Shot Enable Enables/disables repetitive operation of the DCC. 1010: Stop counting when COUNTER0 and VALID0 both reach zero 1011: Reserved Others: Continuously repeat (until error) Reset type: SYSRSn
7-4	ERRENA	R/W	5h	Error Enable Enables/disables the error signal. 0101 The error signal is disabled Others The error signal is enabled Reset type: SYSRSn
3-0	DCCENA	R/W	5h	DCC Enable Starts and stops the operation of the DCC. 0101 Counters are stopped Others Counters are running Reset type: SYSRSn

### 9.5.2.2 DCCNTSEED0 Register (Offset = 8h) [Reset = 0000000h]

DCCNTSEED0 is shown in [Figure 9-9](#) and described in [Table 9-5](#).

Return to the [Summary Table](#).

Seed value for the counter attached to Clock Source 0.

**Figure 9-9. DCCNTSEED0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												COUNTSEED0																			
R-0h												R/W-0h																			

**Table 9-5. DCCNTSEED0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	COUNTSEED0	R/W	0h	Seed Value for Counter 0 Contains the seed value that gets loaded into Counter 0 (Clock Source 0). NOTE: Operating the DCC with '0' in the COUNTSEED0 register will result in undefined operation. Reset type: SYSRSn

### 9.5.2.3 DCCVALIDSEED0 Register (Offset = Ch) [Reset = 0000000h]

DCCVALIDSEED0 is shown in [Figure 9-10](#) and described in [Table 9-6](#).

Return to the [Summary Table](#).

Seed value for the timeout counter attached to Clock Source 0.

**Figure 9-10. DCCVALIDSEED0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALIDSEED															
R-0h																R/W-0h															

**Table 9-6. DCCVALIDSEED0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALIDSEED	R/W	0h	Seed Value for Valid Duration Counter 0 Contains the seed value that gets loaded into the valid duration counter for Clock Source 0. NOTE: Operating the DCC with '0' in the VALIDSEED0 register will result in undefined operation. VALID0 defines a window in which COUNT1 expires. This window is meant to be at least four cycles wide. Do not program a value less than '4' into the VALID0 register. Reset type: SYSRSn

### 9.5.2.4 DCCNTSEED1 Register (Offset = 10h) [Reset = 0000000h]

DCCNTSEED1 is shown in [Figure 9-11](#) and described in [Table 9-7](#).

Return to the [Summary Table](#).

Seed value for the counter attached to Clock Source 1.

**Figure 9-11. DCCNTSEED1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												COUNTSEED1																			
R-0h												R/W-0h																			

**Table 9-7. DCCNTSEED1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	COUNTSEED1	R/W	0h	Seed Value for Counter 1 Contains the seed value that gets loaded into Counter 1 (Clock Source 1). NOTE: Operating the DCC with '0' in the COUNTSEED1 register will result in undefined operation. Reset type: SYSRSn

### 9.5.2.5 DCCSTATUS Register (Offset = 14h) [Reset = 0000000h]

DCCSTATUS is shown in [Figure 9-12](#) and described in [Table 9-8](#).

Return to the [Summary Table](#).

Specifies the status of the DCC Module.

**Figure 9-12. DCCSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						DONE	ERR
R-0h						R/W-0h	R/W-0h

**Table 9-8. DCCSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	DONE	R/W	0h	Single-Shot Done Flag Indicates when single-shot mode is complete without error. Writing a '1' to this bit clears the flag. 0 Single-shot mode has not completed. 1 Single-shot mode has completed. Reset type: SYSRSn
0	ERR	R/W	0h	Error Flag Indicates whether or not an error has occurred. Writing a '1' to this bit clears the flag. 0 No errors have occurred. 1 An error has occurred. Reset type: SYSRSn

### 9.5.2.6 DCCNT0 Register (Offset = 18h) [Reset = 0000000h]

DCCNT0 is shown in [Figure 9-13](#) and described in [Table 9-9](#).

Return to the [Summary Table](#).

Value of the counter attached to Clock Source 0.

**Figure 9-13. DCCNT0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												COUNT0																			
R-0h												R-0h																			

**Table 9-9. DCCNT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	COUNT0	R	0h	Current Value of Counter 0 Reset type: SYSRSn



### 9.5.2.7 DCCVALID0 Register (Offset = 1Ch) [Reset = 0000000h]

DCCVALID0 is shown in [Figure 9-14](#) and described in [Table 9-10](#).

Return to the [Summary Table](#).

Value of the valid counter attached to Clock Source 0.

**Figure 9-14. DCCVALID0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALID0															
R-0h																R-0h															

**Table 9-10. DCCVALID0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALID0	R	0h	Current Value of Valid 0 Reset type: SYSRSn

### 9.5.2.8 DCCNT1 Register (Offset = 20h) [Reset = 0000000h]

DCCNT1 is shown in [Figure 9-15](#) and described in [Table 9-11](#).

Return to the [Summary Table](#).

Value of the counter attached to Clock Source 1.

**Figure 9-15. DCCNT1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												COUNT1																			
R-0h												R-0h																			

**Table 9-11. DCCNT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	COUNT1	R	0h	Current Value of Counter 1 Reset type: SYSRSn

### 9.5.2.9 DCCCLKSRC1 Register (Offset = 24h) [Reset = 0000000h]

DCCCLKSRC1 is shown in [Figure 9-16](#) and described in [Table 9-12](#).

Return to the [Summary Table](#).

Selects the clock source for Counter 1.

**Figure 9-16. DCCCLKSRC1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY				RESERVED						CLKSRC1					
R-0/W-0h				R-0h						R/W-0h					

**Table 9-12. DCCCLKSRC1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	KEY	R-0/W	0h	Enables or Disables Clock Source Write for COUNT1 1010 The CLKSRC field selects the clock source for COUNT1. Others: Previous values retained new writes on register fields has no impact. Reset type: SYSRSn
11-6	RESERVED	R	0h	Reserved

**Table 9-12. DCCCLKSRC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-0	CLKSRC1	R/W	0h	<p>Clock Source Select for Counter 1 Specifies the clock source for COUNT1, when the KEY field enables this feature. Note: Any values not explicitly defined below are reserved. Reset type: SYSRSn</p> <p>0h (R/W) = Direct output of SYSPLL CLKOUT 1h (R/W) = Direct output of AUXPLL CLKOUT 2h (R/W) = INTOSC1 output clock 3h (R/W) = INTOSC2 output clock 4h (R/W) = Reserved 5h (R/W) = EtherCAT PHY clock 6h (R/W) = CPU1 system clock. 7h (R/W) = CPU2 system clock. DCC monitors the point at which the clock to the primary and secondary modules of CPU2 lockstep implementation diverge in the LCM. 8h (R/W) = CPU2 DMA clock. DCC monitors the point at which the clock to the primary and secondary modules of DMA2 lockstep implementation diverge in the LCM. 9h (R/W) = Input 15 of INPUTXBAR1 Ah (R/W) = Auxiliary clock input Bh (R/W) = Clock input to EPWM module Ch (R/W) = Bit clock for SPI and SCI modules Dh (R/W) = ADC conversion clock Eh (R/W) = Watchdog clock after dividers Fh (R/W) = CAN0 bit clock 10h (R/W) = Reserved 11h (R/W) = Reserved 12h (R/W) = Reserved 13h (R/W) = Reserved 14h (R/W) = Reserved 15h (R/W) = Reserved 16h (R/W) = Reserved 17h (R/W) = FCLK (divided clock) output from Flash wrapper 18h (R/W) = Input 11 of INPUTXBAR1 19h (R/W) = Input 12 of INPUTXBAR1 1Ah (R/W) = MCANA bit clock 1Bh (R/W) = MCANB bit clock 1Ch (R/W) = USB bit clock 1Dh (R/W) = Reserved 1Eh (R/W) = Reserved 1Fh (R/W) = Reserved</p>

### 9.5.2.10 DCCCLKSRC0 Register (Offset = 28h) [Reset = 0000000h]

DCCCLKSRC0 is shown in [Figure 9-17](#) and described in [Table 9-13](#).

Return to the [Summary Table](#).

Selects the clock source for Counter 0.

**Figure 9-17. DCCCLKSRC0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY				RESERVED								CLKSRC0			
R-0/W-0h				R-0h								R/W-0h			

**Table 9-13. DCCCLKSRC0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-12	KEY	R-0/W	0h	Enables or Disables Clock Source Write for COUNT0 1010: The CLKSRC0 field written with key gets updated to with new selection to clock COUNT0. Others: Previous values retained new writes on register fields has no impact. Reset type: SYSRSn
11-5	RESERVED	R	0h	Reserved
4-0	CLKSRC0	R/W	0h	Clock Source Select for Counter 0 Specifies the clock source for COUNT0, when the KEY field enables this feature. Note: All values not defined below are reserved. Reset type: SYSRSn 0h (R/W) = Crystal oscillator output 1h (R/W) = INTOSC1 output 2h (R/W) = INTOSC2 output 4h (R/W) = TCK pin input 5h (R/W) = CPU1 system clock 8h (R/W) = Auxiliary clock input Ch (R/W) = Input 16 of INPUTXBAR1 Eh (R/W) = Reserved Fh (R/W) = Reserved

### 9.5.3 DCC Registers to Driverlib Functions

**Table 9-14. DCC Registers to Driverlib Functions**

File	Driverlib Function
<b>DCCGCTRL</b>	
dcc.h	DCC_enableModule
dcc.h	DCC_disableModule
dcc.h	DCC_enableErrorSignal
dcc.h	DCC_enableDoneSignal
dcc.h	DCC_disableErrorSignal
dcc.h	DCC_disableDoneSignal
dcc.h	DCC_enableSingleShotMode
dcc.h	DCC_disableSingleShotMode
<b>DCCNTSEED0</b>	
dcc.h	DCC_setCounterSeeds

**Table 9-14. DCC Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>DCCVALIDSEED0</b>	
dcc.h	DCC_setCounterSeeds
<b>DCCCNTSEED1</b>	
dcc.h	DCC_setCounterSeeds
<b>DCCSTATUS</b>	
dcc.h	DCC_getErrorStatus
dcc.h	DCC_getSingleShotStatus
dcc.h	DCC_clearErrorFlag
dcc.h	DCC_clearDoneFlag
sysctl.c	SysCtl_isPLLValid
<b>DCCCNT0</b>	
dcc.h	DCC_getCounter0Value
<b>DCCVALID0</b>	
dcc.h	DCC_getValidCounter0Value
<b>DCCCNT1</b>	
dcc.h	DCC_getCounter1Value
<b>DCCCLKSRC1</b>	
dcc.h	DCC_setCounter1ClkSource
dcc.h	DCC_getCounter1ClkSource
<b>DCCCLKSRC0</b>	
dcc.h	DCC_setCounter0ClkSource
dcc.h	DCC_getCounter0ClkSource

Chapter 10  
**Direct Memory Access (DMA)**

---



The direct memory access (DMA) module provides a hardware method of transferring data between peripherals and memory without intervention from the CPU; thereby, freeing up bandwidth for other system functions. Additionally, the DMA has the capability to orthogonally rearrange the data as the data is transferred as well as “ping-pong” data between buffers. These features are useful for structuring data into blocks for CPU processing.

<b>10.1 Introduction</b> .....	<b>1693</b>
<b>10.2 Architecture</b> .....	<b>1695</b>
<b>10.3 Address Pointer and Transfer Control</b> .....	<b>1701</b>
<b>10.4 Pipeline Timing and Throughput</b> .....	<b>1707</b>
<b>10.5 CPU and CLA Arbitration</b> .....	<b>1708</b>
<b>10.6 Channel Priority</b> .....	<b>1709</b>
<b>10.7 Overrun Detection Feature</b> .....	<b>1710</b>
<b>10.8 Software</b> .....	<b>1711</b>
<b>10.9 DMA Registers</b> .....	<b>1712</b>

## 10.1 Introduction

The strength of a controller is not measured purely in processor speed, but in total system capabilities. As a part of the equation, any time the CPU bandwidth for a given function can be reduced, the greater the system capabilities. Many times applications spend a significant amount of the bandwidth moving data, whether moving data from off-chip memory to on-chip memory, from a peripheral such as an analog-to-digital converter (ADC) to RAM, or from one peripheral to another. Furthermore, many times this data comes in a format that is not conducive to the optimum processing powers of the CPU. The DMA module described in this chapter has the ability to free up CPU bandwidth and rearrange the data into a pattern for more streamlined processing.

The DMA module is an event-based machine, meaning the DMA module requires a peripheral or software trigger to start a DMA transfer. Although the DMA module can be made into a periodic time-driven machine by configuring a timer as the DMA trigger source, there is no mechanism within the module to start memory transfers periodically. The DMA module has six independent DMA channels that can be configured separately and each channel contains an independent PIE interrupt to let the CPU know when a DMA transfer has either started or completed. Five of the six channels are exactly the same, while Channel 1 has the ability to be configured at a higher priority than the others. At the heart of the DMA is a state machine and tightly coupled address control logic. This address control logic allows for rearrangement of the block of data during the transfer as well as the process of ping-ponging data between buffers. Each of these features is discussed in detail in this chapter.

### 10.1.1 Features

DMA features include:

- Six channels with independent PIE interrupts
- Each DMA channel can be triggered from multiple peripheral trigger sources independently
- Word Size: 16-bit or 32-bit (SPI limited to 16-bit)
- Throughput: 3 cycles/word without arbitration



### 10.1.2 Block Diagram

Figure 10-1 shows a device-level block diagram of the DMA.




Figure 10-1. DMA Block Diagram

## 10.2 Architecture

### 10.2.1 Peripheral Interrupt Event Trigger Sources

Each DMA Channel can be configured to trigger by software and other peripheral triggers events. DMACHSRCSELx register can be used to configure DMA Trigger sources for each DMA channel. CHx.MODE.PERINTSEL register bit field can be set to channel number (CHx.MODE.PERINTSEL = x) as shown in [Figure 10-2](#). Included in these DMA Trigger sources are five external interrupt signals that can be connected to most of the general-purpose input/output (GPIO) pins on the device. This adds significant flexibility to the event trigger capabilities. Upon receipt of a peripheral interrupt event signal, the DMA automatically sends a clear signal to the interrupt source so that subsequent interrupt events occur.

---

#### Note

To use the system-level DMA Trigger source selection, the DMA internal trigger source selection configuration for each channel can be done using the DMACHSRCSELx register and the CHx.MODE.PERINTSEL register. See [Table 10-1](#) or the DMACHSRCSELx register definition for a complete list of DMA trigger sources.

---

Regardless of the value of the MODE.CHx[PERINTSEL] bit field, software can always force a trigger by using the CONTROL.CHx[PERINTFRC] bit. Likewise, software can always clear a pending DMA trigger using the CONTROL.CHx[PERINTCLR] bit.

Once a particular peripheral trigger event sets a channel's PERINTFLG bit, the bit remains pending until the priority logic of the state machine starts the burst transfer for that channel. Once the burst transfer starts, the flag is cleared. If a new peripheral trigger event is generated while a burst is in progress, the burst completes before responding to the new peripheral trigger event (after proper prioritization). If a third peripheral trigger event occurs before the pending event is serviced, an error flag is set in the CONTROL.CHx[OVRFLG] bit. If a peripheral trigger event occurs at the same time as the latched flag is being cleared, the trigger event has priority and the PERINTFLG remains set.

[Figure 10-3](#) shows a diagram of the trigger select circuit.

[Table 10-1](#) shows the peripheral trigger source options that are available for each channel.





Figure 10-2. DMA Trigger Architecture



Note: See Figure 10-2.

Figure 10-3. Peripheral Interrupt Trigger Input Diagram

Table 10-1. DMA Trigger Source Options

Select Index	Trigger Source
0	DMA_SOFTWARE_TRIGGER
1	ADCAINT1_DMA
2	ADCAINT2_DMA
3	ADCAINT3_DMA
4	ADCAINT4_DMA
5	ADCAEVT
6	ADCBINT1_DMA
7	ADCBINT2_DMA
8	ADCBINT3_DMA
9	ADCBINT4_DMA
10	ADCBEVT
11	ADCCINT1_DMA
12	ADCCINT2_DMA
13	ADCCINT3_DMA
14	ADCCINT4_DMA
15	ADCCEVT
16-20	Reserved
21	CPU1_CLA1_1
22	CPU1_CLA1_2
23	CPU1_CLA1_3
24	CPU1_CLA1_4
25	CPU1_CLA1_5
26	CPU1_CLA1_6
27	CPU1_CLA1_7
28	CPU1_CLA1_8
29	XINT1
30	XINT2
31	XINT3
32	XINT4
33	XINT5
34-35	Reserved

**Table 10-1. DMA Trigger Source Options (continued)**

Select Index	Trigger Source
36	EPWM1_SOCA
37	EPWM1_SOCB
38	EPWM2_SOCA
39	EPWM2_SOCB
40	EPWM3_SOCA
41	EPWM3_SOCB
42	EPWM4_SOCA
43	EPWM4_SOCB
44	EPWM5_SOCA
45	EPWM5_SOCB
46	EPWM6_SOCA
47	EPWM6_SOCB
48	EPWM7_SOCA
49	EPWM7_SOCB
50	EPWM8_SOCA
51	EPWM8_SOCB
52	EPWM9_SOCA
53	EPWM9_SOCB
54	EPWM10_SOCA
55	EPWM10_SOCB
56	EPWM11_SOCA
57	EPWM11_SOCB
58	EPWM12_SOCA
59	EPWM12_SOCB
60	EPWM13_SOCA
61	EPWM13_SOCB
62	EPWM14_SOCA
63	EPWM14_SOCB
64	EPWM15_SOCA
65	EPWM15_SOCB
66	EPWM16_SOCA
67	EPWM16_SOCB
68	CPU1_TINT0
69	CPU1_TINT1
70	CPU1_TINT2
71	EPWM17_SOCA
72	EPWM17_SOCB
73	EPWM18_SOCA
74	EPWM18_SOCB
75	ECAP1_DMA
76	ECAP2_DMA
77	ECAP3_DMA
78	ECAP4_DMA
79	ECAP5_DMA
80	ECAP6_DMA

**Table 10-1. DMA Trigger Source Options (continued)**

Select Index	Trigger Source
81	ECAP7_DMA
82-98	Reserved
99	LINA_TXDMA
100	LINA_RXDMA
101	LINB_TXDMA
102	LINB_RXDMA
103	SYNC_DMA_TRIG
104-108	Reserved
109	SPIA_TXDMA
110	SPIA_RXDMA
111	SPIB_TXDMA
112	SPIB_RXDMA
113	SPIC_TXDMA
114	SPIC_RXDMA
115	SPID_TXDMA
116	SPID_RXDMA
117	CLB5_INT
118	CLB6_INT
119-122	Reserved
123	FSITXA_DMA
124	FSIRXA_DATA_TAG_MATCH
125	FSIRXA_DMA
126	FSIRXA_PING_TAG_MATCH
127	CLB1_INT
128	CLB2_INT
129	CLB3_INT
130	CLB4_INT
131	USBA_EPX_RX1
132	USBA_EPX_TX1
133	USBA_EPX_RX2
134	USBA_EPX_TX2
135	USBA_EPX_RX3
136	USBA_EPX_TX3
137-142	Reserved
143	FSIRXC_DMA
144	FSIRXD_DMA
145-148	Reserved
149	FSIRXB_DATA_TAG_MATCH
150	FSIRXB_PING_TAG_MATCH
151	FSIRXC_DATA_TAG_MATCH
152	FSIRXC_PING_TAG_MATCH
153	FSIRXD_DATA_TAG_MATCH
154	FSIRXD_PING_TAG_MATCH
155	FSITXB_DMA
156	Reserved

**Table 10-1. DMA Trigger Source Options (continued)**

Select Index	Trigger Source
157	FSIRXB_DMA
158	UARTA_RX
159	UARTA_TX
160	UARTB_RX
161	UARTB_TX
162-166	Reserved
167	CANA_IF1
168	CANA_IF2
169	CANA_IF3
170-179	Reserved
180	AESA_CONTEXT_IN
181	AESA_DATA_IN
182	AESA_CONTEXT_OUT
183	AESA_DATA_OUT
184	EPG1_INT
185-189	Reserved
190	SD1FLT1_DRINT
191	SD1FLT2_DRINT
192	SD1FLT3_DRINT
193	SD1FLT4_DRINT
194	SD2FLT1_DRINT
195	SD2FLT2_DRINT
196	SD2FLT3_DRINT
197	SD2FLT4_DRINT
198	SD3FLT1_DRINT
199	SD3FLT2_DRINT
200	SD3FLT3_DRINT
201	SD3FLT4_DRINT
202	SD4FLT1_DRINT
203	SD4FLT2_DRINT
204	SD4FLT3_DRINT
205	SD4FLT4_DRINT
206:255	Reserved

### 10.2.2 DMA Bus

The DMA bus architecture consists of a 32-bit address bus, a 32-bit data read bus, and a 32-bit data write bus. Memories and register locations connected to the DMA bus by way of interfaces that sometimes share resources with the CPU memory or peripheral bus.

### 10.3 Address Pointer and Transfer Control

The DMA state machine is, at the most basic level, two nested loops.

#### Burst (Inner) Loop:

The burst (inner) loop transfers a programmable number of words set by (BURST\_SIZE + 1) register when a DMA channel trigger (Peripheral or Software trigger) is received. The BURST\_SIZE register allows a maximum of 32 sixteen-bit words to be transferred in one burst. Each DMA channel supports both 16-bit or 32-bit word burst that can be controlled by MODE.DATASIZE bit field. Each DMA channel contains a shadowed address pointer for the source (SRC\_ADDR\_SHADOW) and the destination (DST\_ADDR\_SHADOW) address. At the beginning of each transfer, the shadowed version of each pointer is copied into the respective active (SRC\_ADDR\_ACTIVE or DST\_ADDR\_ACTIVE) register. During the burst loop, after each word is transferred, the signed value contained in the appropriate source or destination BURST\_STEP register is added to the active register:

$$\text{SRC\_ADDR\_ACTIVE} = \text{SRC\_ADDR\_ACTIVE} + \text{SRC\_BURST\_STEP}$$

$$\text{DST\_ADDR\_ACTIVE} = \text{DST\_ADDR\_ACTIVE} + \text{DST\_BURST\_STEP}$$

The burst (inner) loop transfers a burst of data when a DMA Channel Trigger (Peripheral or Software trigger) is received.

#### Transfer (Outer) Loop:

The Transfer (outer) loop transfers a programmable number of bursts set by (TRANSFER\_SIZE + 1) register for each channel. Since TRANSFER\_SIZE is a 16-bit register, the total size of a transfer allowed is well beyond any practical requirement. During the transfer loop, after each burst is complete, there are two methods that can be used to modify the active address pointer:

**Method 1** (Default): When address wrapping is disabled (SRC\_WRAP\_SIZE or DST\_WRAP\_SIZE is greater than TRANSFER\_SIZE), active address pointer is updated as shown below

$$\text{SRC\_ADDR\_ACTIVE} = \text{SRC\_ADDR\_ACTIVE} + \text{SRC\_TRANSFER\_STEP}$$

$$\text{DST\_ADDR\_ACTIVE} = \text{DST\_ADDR\_ACTIVE} + \text{DST\_TRANSFER\_STEP}$$

**Method 2:** Address wrapping gets enabled when SRC\_WRAP\_SIZE or DST\_WRAP\_SIZE is less than TRANSFER\_SIZE. This allows the channel to wrap multiple times within a single transfer. When the number of bursts is equal to (SRC/DST\_WRAP\_SIZE + 1) register, the state machine modifies the active address pointers as:

$$\text{SRC\_BEG\_ADDR\_ACTIVE} = \text{SRC\_BEG\_ADDR\_ACTIVE} + \text{SRC\_WRAP\_STEP}$$

$$\text{DST\_BEG\_ADDR\_ACTIVE} = \text{DST\_BEG\_ADDR\_ACTIVE} + \text{DST\_WRAP\_STEP}$$

$$\text{SRC\_ADDR\_ACTIVE} = \text{SRC\_BEG\_ADDR\_ACTIVE}$$

$$\text{DST\_ADDR\_ACTIVE} = \text{DST\_BEG\_ADDR\_ACTIVE}$$

At the end of DMA transfer, DMA can have transferred (BURST\_SIZE + 1) x (TRANSFER\_SIZE + 1) words.



### OneShot Mode:

OneShot mode is disabled by default.

When OneShot mode is disabled ( $\text{MODE.CHx}[\text{ONESHOT}] = 0$ ), DMA transfers one burst  $[(\text{BURST\_SIZE} + 1)$  words] of data each time a DMA Channel Trigger is received. After the burst is completed, the state machine moves on to the next pending channel in the priority scheme, even if another trigger for the channel just completed is pending. This feature keeps any single channel from monopolizing the DMA bus.

When OneShot mode is enabled ( $\text{MODE.CHx}[\text{ONESHOT}] = 1$ ), DMA transfers all the bursts  $[(\text{BURST\_SIZE} + 1) \times (\text{TRANSFER\_SIZE} + 1)$  words] on a single DMA channel trigger. Be careful when using this mode, since this can create a condition where one trigger uses up the majority of the DMA bandwidth.

### Continuous Mode:

Continuous mode is disabled by default.

When Continuous mode is disabled ( $\text{MODE.CHx}[\text{CONTINUOUS}] = 0$ ), DMA state machine disables channel after all bursts in a transfer loop ( $\text{TRANSFER\_COUNT} = 0$ ) are complete. The channel must be re-enabled by setting the RUN bit in the CONTROL register before another transfer can be started on that channel.

When Continuous mode is enabled ( $\text{MODE.CHx}[\text{CONTINUOUS}] = 1$ ), DMA state machine keep channel active even after all bursts in a transfer loop ( $\text{TRANSFER\_COUNT} = 0$ ) are complete.

Each DMA channel can trigger an EPIE interrupt for each DMA transfer either at start of DMA transfer or end of DMA transfer using  $\text{MODE.CHx}[\text{CHINTMODE}]$  bit.

**Source/Destination Address Pointers (SRC/DST\_ADDR)** The value written into the shadow register is the start address of the first location where data is read or written to.

At the beginning of a transfer the shadow register ( $\text{SRC/DST\_ADDR\_SHADOW}$ ) is copied into the active register ( $\text{SRC/DST\_ADDR\_ACTIVE}$ ). The active register performs as the current address pointer.

**Source/Destination Begin Address Pointers (SRC/DST\_BEG\_ADDR)** This is the wrap pointer.

The value written into the shadow register ( $\text{SRC/DST\_BEG\_ADDR\_SHADOW}$ ) is loaded into the active register ( $\text{SRC/DST\_BEG\_ADDR\_ACTIVE}$ ) at the start of a transfer. On a wrap condition, the active register ( $\text{SRC/DST\_BEG\_ADDR\_ACTIVE}$ ) is incremented by the signed value in the appropriate  $\text{SRC/DST\_WRAP\_STEP}$  register prior to being loaded into the active register ( $\text{SRC/DST\_ADDR\_ACTIVE}$ ).

For each channel, the transfer process can be controlled with the following size values:

**Source and Destination Burst Size (BURST\_SIZE)**

This specifies the number of words to be transferred in a burst.

This value is loaded into the BURST\_COUNT register at the beginning of each burst. The BURST\_COUNT decrements each word that is transferred and when the register reaches a zero value, the burst is complete, indicating that the next channel can be serviced. The behavior of the current channel is defined by the ONE\_SHOT bit in the MODE register. The maximum size of the burst is dictated by the type of peripheral. For the ADC, the burst size can be all 16 registers (if all 16 registers are used). For RAM, the burst size can be up to the maximum allowed by the BURST\_SIZE register, which is 32. See [Table 10-2](#) to understand how BURST\_SIZE register affects the number of 16-bit words transferred with respect to DATASIZE.

**Table 10-2. BURSTSIZE versus DATASIZE Behavior**

BURSTSIZE	Number of 16-bit words transferred in	
	DataSize = 16-bit data	DataSize = 32-bit data
0	1	2
1	2	2
2	3	4
3	4	4
4	5	6
5	6	6
6	7	8
7	8	8
8	9	10
9	10	10
10	11	12
11	12	12
*	*	*
*	*	*
*	*	*
30	31	32
31	32	32

**Source and Destination Transfer Size (TRANSFER\_SIZE)**

This specifies the number of bursts to be transferred per CPU interrupt (if enabled).

Whether this interrupt is generated at the beginning or the end of the transfer is defined in the CHINTMODE bit in the MODE register. Whether the channel remains enabled or not after the transfer is completed is defined by the CONTINUOUS bit in the MODE register. The TRANSFER\_SIZE register is loaded into the TRANSFER\_COUNT register at the beginning of each transfer. The TRANSFER\_COUNT register keeps track of how many bursts of data the channel has transferred and when the register reaches zero, the DMA transfer is complete.

**Source/Destination Wrap Size (SRC/DST\_WRAP\_SIZE)** This specifies the number of bursts to be transferred before the current address pointer wraps around to the beginning.

This feature is used to implement a circular addressing type function. This value is loaded into the appropriate SRC/DST\_WRAP\_COUNT register at the beginning of each transfer. The SRC/DST\_WRAP\_COUNT registers keep track of how many bursts of data the channel has transferred and when the registers reach zero, the wrap procedure is performed on the appropriate source or destination address pointer. A separate size and count register is allocated for source and destination pointers. To disable the wrap function, assign the value of these registers to be larger than the TRANSFER\_SIZE.

---

#### Note

The value written to the SIZE registers is one less than the intended size. So, to transfer three 16-bit words, the value 2 can be placed in the SIZE register.

Regardless of the state of the DATASIZE bit, the value specified in the SIZE registers are for 16-bit addresses. So, to transfer three 32-bit words, the value 5 can be placed in the SIZE register.

---

For each source/destination pointer, the address changes can be controlled with the following step values:

**Source/Destination Burst Step (SRC/DST\_BURST\_STEP)** Within each burst transfer, the address source and destination step sizes are specified by these registers.

This value is a signed 2s compliment number so that the address pointer can be incremented or decremented as required. If no increment is desired, such as when accessing the data receive or transmit registers in a communication peripheral, the value of these registers can be set to zero.

**Source/Destination Transfer Step (SRC/DST\_TRANSFER\_STEP)** This specifies the address offset to start the next burst transfer after completing the current burst transfer.

This is used in cases where registers or data memory locations are spaced at constant intervals. This value is a signed 2s compliment number so that the address pointer can be incremented or decremented as required.

**Source/Destination Wrap Step (SRC/DST\_WRAP\_STEP)** When the wrap counter reaches zero, this value specifies the number of words to add/subtract from the SRC/DST\_BEG\_ADDR pointer and hence sets the new start address.

This implements a circular type of addressing mode, useful in many applications. This value is a signed 2s compliment number so that the address pointer can be incremented or decremented as required.

---

#### Note

Regardless of the state of the DATASIZE bit, the value specified in the STEP registers are for 16-bit addresses. So, to increment one 32-bit address, a value of 2 can be placed in these registers.

---

**Channel Interrupt Mode (CHINTMODE)** This mode bit selects whether the DMA interrupt from the respective channel is generated at the beginning of a new transfer or at the end of the transfer.

If implementing a ping-pong buffer scheme with continuous mode of operation, then the interrupt can be generated at the beginning, just after the working registers are copied to the shadow set. If the DMA does not operate in continuous mode, then the interrupt is typically generated at the end when the transfer is complete.

All of the previous features and modes are shown in [Figure 10-4](#). The following items are in reference to [Figure 10-4](#).

- The *HALT* points represent where the channel halts operation when interrupted by a high priority channel 1 trigger, or when the HALT command is set, or when an emulation halt is issued and the FREE bit is cleared to 0.
- The SRC/DST\_ADDR\_ACTIVE registers are not affected by SRC/DST\_BEG\_ADDR\_ACTIVE at the start of a transfer. SRC/DST\_BEG\_ADDR\_ACTIVE only affects the SRC/DST\_ADDR\_ACTIVE registers on a wrap. Following is what happens when a transfer first starts:
  - SRC/DST\_BEG\_ADDR\_SHADOW remains unchanged.
  - SRC/DST\_ADDR\_SHADOW remains unchanged.
  - SRC/DST\_BEG\_ADDR\_ACTIVE = SRC/DST\_BEG\_ADDR\_SHADOW
  - SRC/DST\_ADDR\_ACTIVE = SRC/DST\_ADDR\_SHADOW
- The active registers get updated when a wrap occurs. The shadow registers remain unchanged. Specifically:
  - SRC/DST\_BEG\_ADDR\_SHADOW remains unchanged.
  - SRC/DST\_ADDR\_SHADOW remains unchanged.
  - SRC/DST\_BEG\_ADDR\_ACTIVE += SRC/DST\_WRAP\_STEP
  - SRC/DST\_ADDR\_ACTIVE = SRC/DST\_BEG\_ADDR\_ACTIVE
- The best way to remember this is:
  - The shadow registers never change except by software.
  - The active registers never change except by hardware, and a shadow register is only copied into the active register, never an active register by another name.




Figure 10-4. DMA State Diagram

### 10.4 Pipeline Timing and Throughput

In addition to the pipeline there are a few other behaviors of the DMA that affect the total throughput:

- A 1-cycle delay is added at the beginning of each burst
- A 1-cycle delay is added when returning from a CH1 high-priority interrupt
- Collisions with the CPU can add delay slots
- 32-bit transfers run at double the speed of a 16-bit transfer (takes the same amount of time to transfer a 32-bit word as to transfer a 16-bit word)

For example, to transfer 128 16-bit words from GS0 RAM to GS3 RAM, a channel can be configured to transfer 8 bursts of 16 words/burst. This gives:

$$8 \text{ bursts} * [(3 \text{ cycles/word} * 16 \text{ words/burst}) + 1] = 392 \text{ cycles}$$

If instead the channel were configured to transfer the same amount of data 32 bits at a time (the word size is configured to 32 bits), the transfer can take:

$$8 \text{ bursts} * [(3 \text{ cycles/word} * 8 \text{ words/burst}) + 1] = 200 \text{ cycles}$$

The DMA module consists of a 3-stage pipeline as shown in [Figure 10-5](#) and [Figure 10-6](#).




Figure 10-5. 3-Stage Pipeline DMA Transfer




Figure 10-6. 3-stage Pipeline with One Read Stall

## 10.5 CPU and CLA Arbitration

Typically, DMA activity is independent of CPU and CLA activity. However, when the DMA and CPU (or CLA) try to access the same peripheral at the same time, an arbitration procedure is required to resolve the conflict. All instances of the same peripheral type conflict with each other. For instance, CAN-A and CAN-B conflict. Accesses to global shared RAM, across different instances, do not have this conflict. Different peripheral types can share a bus interface, which creates further opportunities for conflicts. These bus interfaces are:

- Peripheral frame 1: ePWM, eCAP, eQEP, CMPSS, DAC , SDFM
- Peripheral frame 2: PMBus, SPI , FSI

**Conflict Example:** The CLA is accessing DAC-A while the DMA is simultaneously accessing DAC-B.

**Conflict Example:** The CPU is accessing an SPI FIFO while the DMA is simultaneously accessing a PMBus register.

**Non-conflict Example:** The CPU is accessing a shared ePWM while the DMA is accessing an SPI.

**Non-conflict Example:** The CPU is accessing GS0 while the DMA is accessing GS1

The exception to all this is the ADC result registers, which are duplicated for each bus controller. The CPU, DMA, and CLA can all simultaneously read these result registers with no stalls or arbitration needed for any controller.

A DMA transfer consists of four phases: send source address, read source data, send destination address, and write destination data (see [Section 10.4](#)). Suppose CPU accesses a peripheral/memory causing conflict in middle of a DMA transfer, CPU is stalled till the current DMA access is complete and not until the completion of whole DMA transfer.

The following priority schemes are implemented for the various interfaces on the device:

- The priority scheme for GSx RAM accesses is round-robin.
- The ADC results are duplicated for CPU, CLA, and DMA so that no arbitration is needed when reading the result registers. This allows all controllers to access the ADC result registers simultaneously without delay.

---

### Note

If the CPU is performing a read-modify-write operation and the DMA performs a write to the same location, the DMA write can be lost if the operation occurs in between the CPU read and the CPU write. Avoid mixing CPU writes with DMA writes to the same locations.

---

Arbitration within DMA channels is based on a round-robin priority or Channel 1 high-priority scheme described in [Section 10.6](#).

## 10.6 Channel Priority

Two priority schemes exist when determining channel priority: Round-robin mode and Channel 1 high-priority mode.

### 10.6.1 Round-Robin Mode

In this mode, all channels have *equal* priority and each enabled channel is serviced in round-robin fashion as:

$$\text{CH1} \rightarrow \text{CH2} \rightarrow \text{CH3} \rightarrow \text{CH4} \rightarrow \text{CH5} \rightarrow \text{CH6} \rightarrow \text{CH1} \rightarrow \text{CH2} \rightarrow \dots$$

In the case above, after each channel has transferred a burst of words, the next channel is serviced. The user can specify the size of the burst for each channel. Once CH6 (or the last enabled channel) has been serviced, and no other channels are pending, the round-robin state machine enters an idle state.

From the idle state, channel 1 (if enabled) is always serviced first. However, if the DMA is currently processing another channel *x*, all other pending channels between *x* and the end of the round are serviced before CH1. All the channels are of *equal* priority. For instance, take an example where CH1, CH4, and CH5 are enabled in round-robin mode and CH4 is currently being processed. Then CH1 and CH5 both receive an interrupt trigger from the respective peripherals before CH4 completes. CH1 and CH5 are now both pending. When CH4 completes the burst, CH5 is serviced next. Only after CH5 completes is CH1 serviced. Upon completion of CH1, if there are no more channels pending, the round-robin state machine enters an idle state.

A more complicated example is:

- Assume all channels are enabled, and the DMA is in an idle state,
- Initially a trigger occurs on CH1, CH3, and CH5 on the same cycle,
- When the CH1 burst transfer starts, requests from CH3 and CH5 are pending,
- Before completion of the CH1 burst, the DMA receives a request from CH2. Now the pending requests are from CH2, CH3, and CH5,
- After completing the CH1 burst, CH2 is serviced since this channel is next in the round-robin scheme after CH1.
- After the burst from CH2 is finished, the CH3 burst is serviced, followed by CH5 burst.
- Now while the CH5 burst is being serviced, the DMA receives a request from CH1, CH3, and CH6.
- The burst from CH6 starts after the completion of the CH5 burst, since this channel is the next channel after CH5 in the round-robin scheme.
- This is followed by the CH1 burst and then the CH3 burst
- After the CH3 burst finishes, assuming no more triggers have occurred, the round-robin state machine enters an idle state.

The round-robin state machine can be reset to the idle state using the DMACTRL[PRIORITYRESET] bit.



### 10.6.2 Channel 1 High-Priority Mode

In this mode, Channel 1 has high priority over all the other channels. Channels 2 to 6 have equal priority and each enabled channel is serviced in a round-robin fashion.

Higher priority: CH1

Lower priority: CH2 → CH3 → CH4 → CH5 → CH6 → CH2 → ...

Given an example where CH1, CH4, and CH5 are enabled in Channel 1 high-priority mode and CH4 is currently being processed. Then CH1 and CH5 both receive an interrupt trigger from the respective peripherals before CH4 completes. CH1 and CH5 are now both pending. When the current CH4 word transfer is completed, regardless of whether the DMA has completed the entire CH4 burst, CH4 execution is suspended and CH1 is serviced. After the CH1 burst completes, CH4 resumes execution.

Upon completion of CH4, CH5 is serviced. After CH5 completes, if there are no more channels pending, the round-robin state machine enters an idle state.


Typically Channel 1 is used in this mode for the ADC, since the data rate is so high. However, Channel 1 high-priority mode can be used in conjunction with any peripheral.

#### Note

High-priority mode and ONESHOT mode cannot be used at the same time on Channel 1. Other channels can use ONESHOT mode when Channel 1 is in high-priority mode.

### 10.7 Overrun Detection Feature

The DMA contains overrun detection logic. When a peripheral event trigger is received by the DMA, the PERINTFLG bit in the CONTROL register is set, pending the channel to the DMA state machine. When the burst for that channel is started, the PERINTFLG is cleared. If however, between the time that the PERINTFLG bit is set by an event trigger and cleared by the start of the burst, an additional event trigger arrives, the second trigger is lost. This condition sets the OVRFLG bit in the CONTROL register as in Figure 10-7. If the overrun interrupt is enabled, the channel interrupt is generated to the PIE module.



**Figure 10-7. Overrun Detection Logic**

## 10.8 Software

### 10.8.1 DMA Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/dma

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 10.8.1.1 DMA GSRAM Transfer (dma\_ex1\_gsram\_transfer)

FILE: dma\_ex1\_gsram\_transfer.c

This example uses one DMA channel to transfer data from a buffer in RAMGS0 to a buffer in RAMGS1. The example sets the DMA channel PERINTFRC bit repeatedly until the transfer of 16 bursts (where each burst is 8 16-bit words) has been completed. When the whole transfer is complete, it will trigger the DMA interrupt.

: This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *Watch Variables*

- *sData* - Data to send
- *rData* - Received data

#### 10.8.1.2 DMA Transfer Shared Peripheral - C28X\_DUAL

FILE: dma\_ex1\_shared\_periph\_cpu1.c

This example shows how to initiate a DMA transfer on CPU1 from a shared peripheral which is owned by CPU2. In this specific example, a timer ISR is used on CPU2 to initiate a SPI transfer which will trigger the CPU1 DMA. CPU1's DMA will then in turn update the ePWM1 CMPA value for the PWM which it owns. The PWM output can be observed on the GPIO pins. It is recommended to run the c28x1 core first, followed by the C28x2 core.

NOTE: In the default CPU2 linker cmd file, GS4, FLASH\_BANK3 and FLASH\_BANK4 are used for allocating various CPU2 sections. The CPU1 application assigns the ownership of these memory regions to CPU2. Please note that CPU2 .out file can be loaded only after CPU1 completes this configuration

The erase setting (CPU1/CPU2 On-Chip Flash -> erase setting) needs to be configured as selected banks only (Choose the corresponding BANKS allocated for CPUs) or necessary sectors only before loading CPU1/ CPU2.out file (This is applicable only for FLASH configuration)

*Watch Pins*

- GPIO0 and GPIO1 - ePWM output can be viewed with oscilloscope

#### 10.8.1.3 DMA Transfer for Shared Peripheral Example (CPU2) - C28X\_DUAL

FILE: dma\_ex1\_shared\_periph\_cpu2.c

This example shows how to initiate a DMA transfer on CPU1 from a shared peripheral that is owned by CPU2. In this specific example, a timer ISR is used on CPU2 to initiate a SPI transfer that triggers the CPU1 DMA. CPU1 DMA then updates the ePWM1 CMPA value for the PWM that the DMA owns. The PWM output can be observed on the GPIO pins. It is recommended to run the c28x1 core first, followed by the C28x2 core.

#### 10.8.1.4 DMA GSRAM Transfer (dma\_ex2\_gsram\_transfer)

FILE: dma\_ex2\_gsram\_transfer.c

This example uses one DMA channel to transfer data from a buffer in RAMGS0 to a buffer in RAMGS1. The example sets the DMA channel PERINTFRC bit repeatedly until the transfer of 16 bursts (where each burst is 8 16-bit words) has been completed. When the whole transfer is complete, it will trigger the DMA interrupt.

*Watch Variables*

- *sData* - Data to send
- *rData* - Received data

## 10.9 DMA Registers

This section describes the C28x Direct Memory Access Registers.

### 10.9.1 DMA Base Address Table

**Table 10-3. DMA Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
DmaRegs	<a href="#">DMA_REGS</a>	DMA_BASE	0x0000_1000	YES	-	-	YES	-	-
Dmach1Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH1_BA SE	0x0000_1020	YES	-	-	YES	-	-
Dmach2Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH2_BA SE	0x0000_1040	YES	-	-	YES	-	-
Dmach3Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH3_BA SE	0x0000_1060	YES	-	-	YES	-	-
Dmach4Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH4_BA SE	0x0000_1080	YES	-	-	YES	-	-
Dmach5Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH5_BA SE	0x0000_10A0	YES	-	-	YES	-	-
Dmach6Regs	<a href="#">DMA_CH_REGS</a>	DMA_CH6_BA SE	0x0000_10C0	YES	-	-	YES	-	-

### 10.9.2 DMA\_REGS Registers

Table 10-4 lists the memory-mapped registers for the DMA\_REGS registers. All register offset addresses not listed in Table 10-4 should be considered as reserved locations and the register contents should not be modified.

**Table 10-4. DMA\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DMACTRL	DMA Control Register	EALLOW	<a href="#">Go</a>
1h	DEBUGCTRL	Debug Control Register	EALLOW	<a href="#">Go</a>
4h	PRIORITYCTRL1	Priority Control 1 Register	EALLOW	<a href="#">Go</a>
6h	PRIORITYSTAT	Priority Status Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 10-5 shows the codes that are used for access types in this section.

**Table 10-5. DMA\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 10.9.2.1 DMACTRL Register (Offset = 0h) [Reset = 0000h]

DMACTRL is shown in [Figure 10-8](#) and described in [Table 10-6](#).

Return to the [Summary Table](#).

DMA Control Register

**Figure 10-8. DMACTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						PRIORITYRES ET	HARDRESET
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 10-6. DMACTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	PRIORITYRESET	R-0/W1S	0h	<p>The priority reset bit resets the round-robin state machine when a 1 is written. Service starts from the first enabled channel. Writes of 0 are ignored and this bit always reads back a 0.</p> <p>When a 1 is written to this bit, any pending burst transfer completes before resetting the channel priority machine. If CH1 is configured as a high-priority channel, and this bit is written to while CH1 is servicing a burst, both the CH1 burst and the next pending low-priority burst are completed before the state machine is reset.</p> <p>If CH1 is high-priority, the state machine restarts from CH2 (or the next highest enabled channel).</p> <p>Reset type: SYSRSn</p>
0	HARDRESET	R-0/W1S	0h	<p>Writing a 1 to the hard reset bit resets the whole DMA and aborts any current access (similar to applying a device reset). Writes of 0 are ignored and this bit always reads back a 0.</p> <p>For a soft reset, a bit is provided for each channel to perform a gentler reset. Refer to the channel control registers.</p> <p>When writing to this bit, there is a one cycle delay before it takes effect. Hence, a one-cycle delay (such as a NOP instruction) is required in software before attempting to access any other DMA register.</p> <p>Reset type: SYSRSn</p>

### 10.9.2.2 DEBUGCTRL Register (Offset = 1h) [Reset = 0000h]

DEBUGCTRL is shown in [Figure 10-9](#) and described in [Table 10-7](#).

Return to the [Summary Table](#).

Debug Control Register

**Figure 10-9. DEBUGCTRL Register**

15	14	13	12	11	10	9	8
FREE	RESERVED						
R/W-0h	R-0h						
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

**Table 10-7. DEBUGCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FREE	R/W	0h	Emulation Control This bit specifies the action when an emulation halt event occurs. Reset type: SYSRSn 0h (R/W) = The DMA completes the current read-write operation, then halts. 1h (R/W) = The DMA continues running during an emulation halt.
14-0	RESERVED	R	0h	Reserved

### 10.9.2.3 PRIORITYCTRL1 Register (Offset = 4h) [Reset = 0000h]

PRIORITYCTRL1 is shown in [Figure 10-10](#) and described in [Table 10-8](#).

Return to the [Summary Table](#).

Priority Control 1 Register

**Figure 10-10. PRIORITYCTRL1 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CH1PRIORITY
R-0h							R/W-0h

**Table 10-8. PRIORITYCTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	CH1PRIORITY	R/W	0h	DMA Channel 1 Priority This bit selects whether CH1 has high priority or not. The priority can only be changed when all channels are disabled. A priority reset should be performed before restarting channels after changing priority Reset type: SYSRSn 0h (R/W) = CH1 has the same priority as the other channels 1h (R/W) = CH1 has a higher priority than the other channels

### 10.9.2.4 PRIORITYSTAT Register (Offset = 6h) [Reset = 0000h]

PRIORITYSTAT is shown in [Figure 10-11](#) and described in [Table 10-9](#).

Return to the [Summary Table](#).

Priority Status Register

**Figure 10-11. PRIORITYSTAT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	ACTIVESTS_SHADOW			RESERVED	ACTIVESTS		
R-0h		R-0h		R-0h		R-0h	

**Table 10-9. PRIORITYSTAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-4	ACTIVESTS_SHADOW	R	0h	<p>Active Channel Status Shadow</p> <p>These bits are only meaningful when CH1 is in high-priority mode. When CH1 is serviced, the ACTIVESTS bits are copied to the shadow bits and indicate which channel was interrupted by CH1. When CH1 service is completed, the shadow bits are copied back to the ACTIVESTS bits. If this bit field is zero or the same as the ACTIVESTS bit field, then no channel is pending due to a CH1 interrupt. When CH1 is not a higher priority channel, these bits should be ignored.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No channel is active            1h (R/W) = CH 1            2h (R/W) = CH 2            3h (R/W) = CH 3            4h (R/W) = CH 4            5h (R/W) = CH 5            6h (R/W) = CH 6            7h (R/W) = Reserved</p>
3	RESERVED	R	0h	Reserved
2-0	ACTIVESTS	R	0h	<p>Active Channel Status</p> <p>These bits indicate which channel (if any) is currently active or performing a transfer.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No channel is active            1h (R/W) = CH 1            2h (R/W) = CH 2            3h (R/W) = CH 3            4h (R/W) = CH 4            5h (R/W) = CH 5            6h (R/W) = CH 6            7h (R/W) = Reserved</p>



### 10.9.3 DMA\_CH\_REGS Registers

Table 10-10 lists the memory-mapped registers for the DMA\_CH\_REGS registers. All register offset addresses not listed in Table 10-10 should be considered as reserved locations and the register contents should not be modified.

**Table 10-10. DMA\_CH\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MODE	Mode Register	EALLOW	<a href="#">Go</a>
1h	CONTROL	Control Register	EALLOW	<a href="#">Go</a>
2h	BURST_SIZE	Burst Size Register	EALLOW	<a href="#">Go</a>
3h	BURST_COUNT	Burst Count Register	EALLOW	<a href="#">Go</a>
4h	SRC_BURST_STEP	Source Burst Step Register	EALLOW	<a href="#">Go</a>
5h	DST_BURST_STEP	Destination Burst Step Register	EALLOW	<a href="#">Go</a>
6h	TRANSFER_SIZE	Transfer Size Register	EALLOW	<a href="#">Go</a>
7h	TRANSFER_COUNT	Transfer Count Register	EALLOW	<a href="#">Go</a>
8h	SRC_TRANSFER_STEP	Source Transfer Step Register	EALLOW	<a href="#">Go</a>
9h	DST_TRANSFER_STEP	Destination Transfer Step Register	EALLOW	<a href="#">Go</a>
Ah	SRC_WRAP_SIZE	Source Wrap Size Register	EALLOW	<a href="#">Go</a>
Bh	SRC_WRAP_COUNT	Source Wrap Count Register	EALLOW	<a href="#">Go</a>
Ch	SRC_WRAP_STEP	Source Wrap Step Register	EALLOW	<a href="#">Go</a>
Dh	DST_WRAP_SIZE	Destination Wrap Size Register	EALLOW	<a href="#">Go</a>
Eh	DST_WRAP_COUNT	Destination Wrap Count Register	EALLOW	<a href="#">Go</a>
Fh	DST_WRAP_STEP	Destination Wrap Step Register	EALLOW	<a href="#">Go</a>
10h	SRC_BEG_ADDR_SHADOW	Source Begin Address Shadow Register	EALLOW	<a href="#">Go</a>
12h	SRC_ADDR_SHADOW	Source Address Shadow Register	EALLOW	<a href="#">Go</a>
14h	SRC_BEG_ADDR_ACTIVE	Source Begin Address Active Register	EALLOW	<a href="#">Go</a>
16h	SRC_ADDR_ACTIVE	Source Address Active Register	EALLOW	<a href="#">Go</a>
18h	DST_BEG_ADDR_SHADOW	Destination Begin Address Shadow Register	EALLOW	<a href="#">Go</a>
1Ah	DST_ADDR_SHADOW	Destination Address Shadow Register	EALLOW	<a href="#">Go</a>
1Ch	DST_BEG_ADDR_ACTIVE	Destination Begin Address Active Register	EALLOW	<a href="#">Go</a>
1Eh	DST_ADDR_ACTIVE	Destination Address Active Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 10-11 shows the codes that are used for access types in this section.

**Table 10-11. DMA\_CH\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 10.9.3.1 MODE Register (Offset = 0h) [Reset = 0000h]

MODE is shown in [Figure 10-12](#) and described in [Table 10-12](#).

Return to the [Summary Table](#).

Mode Register

**Figure 10-12. MODE Register**

15		14		13		12		11		10		9		8	
CHINTE	DATASIZE	RESERVED	RESERVED	CONTINUOUS	ONESHOT	CHINTMODE	PERINTE								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								
7		6		5		4		3		2		1		0	
OVRINTE	RESERVED			PERINTSEL											
R/W-0h	R-0h			R/W-0h											

**Table 10-12. MODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CHINTE	R/W	0h	Channel Interrupt Enable Bit This bit enables the DMA channel's CPU interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled
14	DATASIZE	R/W	0h	Data Size Mode Bit This bit determines whether the DMA channel transfers 16 bits or 32 bits of data per read/write operation. Regardless of this setting, all data lengths and offsets in other DMA registers refer to 16-bit words. The pointer step increments must be configured to accommodate 32-bit words. Reset type: SYSRSn 0h (R/W) = 16-bit data transfer size 1h (R/W) = 32-bit data transfer size
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	CONTINUOUS	R/W	0h	Continuous Mode Bit If this bit is set to 1, then the channel re-initializes when TRANSFER_COUNT is zero and waits for the next event trigger. Otherwise, the DMA stops and clears the RUNSTS bit. Reset type: SYSRSn
10	ONESHOT	R/W	0h	One Shot Mode If this bit is set to 1, each peripheral event trigger causes the channel to perform an entire transfer. Otherwise, the channel only performs one burst per trigger. Reset type: SYSRSn
9	CHINTMODE	R/W	0h	Channel Interrupt Generation Mode This bit specifies when the DMA channel generates a CPU interrupt for a transfer. Reset type: SYSRSn 0h (R/W) = Generate interrupt at beginning of new transfer 1h (R/W) = Generate interrupt at end of transfer.
8	PERINTE	R/W	0h	Peripheral Event Trigger Enable This bit enables peripheral event triggers on the DMA channel. Reset type: SYSRSn 0h (R/W) = Peripheral event trigger disabled. Neither the selected peripheral nor software can start a DMA burst. 1h (R/W) = Peripheral event trigger enabled.

**Table 10-12. MODE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	OVRINTE	R/W	0h	Overflow Interrupt Enable The bit determines whether the DMA module generates a CPU interrupt when it detects an overflow event. Reset type: SYSRSn 0h (R/W) = Overflow interrupt disabled 1h (R/W) = Overflow interrupt enabled
6-5	RESERVED	R	0h	Reserved
4-0	PERINTSEL	R/W	0h	Peripheral Event Trigger Source Select These are legacy bits and should be set to the channel number. The actual source selection is done via the DMACHSRCSELn registers, which are part of the DMA_CLA_SRC_SEL_REGS group. Reset type: SYSRSn

### 10.9.3.2 CONTROL Register (Offset = 1h) [Reset = 0000h]

CONTROL is shown in [Figure 10-13](#) and described in [Table 10-13](#).

Return to the [Summary Table](#).

Control Register

**Figure 10-13. CONTROL Register**

15	14	13	12	11	10	9	8
RESERVED	OVRFLG	RUNSTS	BURSTSTS	TRANSFERSTS	RESERVED	RESERVED	PERINTFLG
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
ERRCLR	RESERVED	RESERVED	PERINTCLR	PERINTFRC	SOFTRESET	HALT	RUN
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 10-13. CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	OVRFLG	R	0h	Overflow Flag This bit indicates that a peripheral event trigger was received while PERINTFLG was already set. It can be cleared by writing to the ERRCLR bit. Reset type: SYSRSn 0h (R/W) = No overflow detected 1h (R/W) = Overflow detected
13	RUNSTS	R	0h	Run Status Flag This bit indicates that the DMA channel is ready to respond to peripheral event triggers. This bit is set when a 1 is written to the RUN bit. It is cleared when a transfer completes (TRANSFER_COUNT = 0) and continuous mode is disabled, or when the HARDRESET, SOFTRESET, or HALT bit is set. Reset type: SYSRSn 0h (R/W) = The channel is disabled 1h (R/W) = The channel is enabled
12	BURSTSTS	R	0h	Burst Status Flag This bit is set when a DMA burst begins. The BURST_COUNT is set to the BURST_SIZE. This bit is cleared when BURST_COUNT reaches zero, or when the HARDRESET or SOFTRESET bit is set. Reset type: SYSRSn 0h (R/W) = No burst activity 1h (R/W) = The DMA is currently servicing or suspending a burst transfer from this channel
11	TRANSFERSTS	R	0h	Transfer Status Flag This bit is set when a DMA transfer begins. The address registers are copied to the shadow set and the TRANSFER_COUNT is set to the TRANSFER_SIZE. This bit is cleared when TRANSFER_COUNT reaches zero, or when the HARDRESET or SOFTRESET bit is set. Reset type: SYSRSn 0h (R/W) = No transfer activity 1h (R/W) = The channel is currently in the middle of a transfer regardless of whether a burst of data is actively being transferred or not
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved

**Table 10-13. CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	PERINTFLG	R	0h	Peripheral Event Trigger Flag This bit indicates whether a peripheral event trigger has arrived. This bit is automatically cleared when the first burst transfer begins. Reset type: SYSRSn 0h (R/W) = Waiting for event trigger 1h (R/W) = Event trigger pending
7	ERRCLR	R-0/W1S	0h	Clear Error Writing a 1 to this bit will clear the OVRFLG bit. This is normally done when initializing the DMA module or if an overflow condition is detected. If an overflow event occurs at the same time this bit is set, the overrun has priority and the OVRFLG bit is set. Reset type: SYSRSn
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	PERINTCLR	R-0/W1S	0h	Clear Peripheral Event Trigger Writing a 1 to this bit clears PERINTFLG, which cancels a pending event trigger. This is normally done when initializing the DMA module. If an event trigger arrives at the same time this bit is set, the trigger has priority and PERINTFLG is set. Reset type: SYSRSn
3	PERINTFRC	R-0/W1S	0h	Force Peripheral Event Trigger If the PERINTE bit of the MODE register is set, writing a 1 to this bit sets PERINTFLG, which triggers a DMA burst. This bit can be used to start a DMA transfer in software. Reset type: SYSRSn
2	SOFTRESET	R-0/W1S	0h	Channel Soft Reset Writing a 1 to this bit places the channel into its default state after the current read/write access has completed: RUNSTS = 0 TRANSFERSTS = 0 BURSTSTS = 0 BURST_COUNT = 0 TRANSFER_COUNT = 0 SRC_WRAP_COUNT = 0 DST_WRAP_COUNT = 0 When writing to this bit, there is a one cycle delay before it takes effect. Hence, a one-cycle delay (such as a NOP instruction) is required in software before attempting to access any other DMA register. Reset type: SYSRSn
1	HALT	R-0/W1S	0h	Halt Channel Writing a 1 to this bit halts the DMA channel in its current state after any ongoing read/write access has completed. Reset type: SYSRSn
0	RUN	R-0/W1S	0h	Run Channel Writing a 1 to this bit enables the DMA channel and sets the RUNSTS bit to 1. This bit is also used to resume after a channel halt. The RUN bit is typically used to start the DMA channel after configuration. The channel will then wait for the first peripheral event trigger (PERINTFLG == 1) to start a burst. Reset type: SYSRSn

### 10.9.3.3 BURST\_SIZE Register (Offset = 2h) [Reset = 0000h]

BURST\_SIZE is shown in [Figure 10-14](#) and described in [Table 10-14](#).

Return to the [Summary Table](#).

Burst Size Register

**Figure 10-14. BURST\_SIZE Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				BURSTSIZE			
R-0h				R/W-0h			

**Table 10-14. BURST\_SIZE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-0	BURSTSIZE	R/W	0h	These bits specify the burst size in 16-bit words. The actual size is equal to BURSTSIZE + 1. Reset type: SYSRSn

### 10.9.3.4 BURST\_COUNT Register (Offset = 3h) [Reset = 0000h]

BURST\_COUNT is shown in [Figure 10-15](#) and described in [Table 10-15](#).

Return to the [Summary Table](#).

Burst Count Register

**Figure 10-15. BURST\_COUNT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				BURSTCOUNT			
R-0h				R-0h			

**Table 10-15. BURST\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-0	BURSTCOUNT	R	0h	These bits indicate the number of words left in the current burst. Reset type: SYSRSn 0h (R/W) = 0 word left in a burst 1h (R/W) = 1 word left in a burst 2h (R/W) = 2 word left in a burst 3h (R/W) = 3 word left in a burst 4h (R/W) = 4 word left in a burst 5h (R/W) = 5 word left in a burst 6h (R/W) = 6 word left in a burst 7h (R/W) = 7 word left in a burst 8h (R/W) = 8 word left in a burst 9h (R/W) = 9 word left in a burst Ah (R/W) = 10 word left in a burst Bh (R/W) = 11 word left in a burst Ch (R/W) = 12 word left in a burst Dh (R/W) = 13 word left in a burst Eh (R/W) = 14 word left in a burst Fh (R/W) = 15 word left in a burst 10h (R/W) = 16 word left in a burst 11h (R/W) = 17 word left in a burst 12h (R/W) = 18 word left in a burst 13h (R/W) = 19 word left in a burst 14h (R/W) = 20 word left in a burst 15h (R/W) = 21 word left in a burst 16h (R/W) = 22 word left in a burst 17h (R/W) = 23 word left in a burst 18h (R/W) = 24 word left in a burst 19h (R/W) = 25 word left in a burst 1Ah (R/W) = 26 word left in a burst 1Bh (R/W) = 27 word left in a burst 1Ch (R/W) = 28 word left in a burst 1Dh (R/W) = 29 word left in a burst 1Eh (R/W) = 30 word left in a burst 1Fh (R/W) = 31 word left in a burst

### 10.9.3.5 SRC\_BURST\_STEP Register (Offset = 4h) [Reset = 0000h]

SRC\_BURST\_STEP is shown in [Figure 10-16](#) and described in [Table 10-16](#).

Return to the [Summary Table](#).

Source Burst Step Register

**Figure 10-16. SRC\_BURST\_STEP Register**

15	14	13	12	11	10	9	8
SRCBURSTSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
SRCBURSTSTEP							
R/W-0h							

**Table 10-16. SRC\_BURST\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SRCBURSTSTEP	R/W	0h	These bits specify the change in the source address after each word in a burst. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the source address after each read/write operation in a burst. Reset type: SYSRSn 0h (R/W) = No address change 1h (R/W) = Add 1 to the address 2h (R/W) = Add 2 to the address FFEh (R/W) = Add 4094 to the address FFFh (R/W) = Add 4095 to the address F000h (R/W) = Subtract 4096 from the address F001h (R/W) = Subtract 4095 from the address FFFEh (R/W) = Subtract 2 from the address FFFFh (R/W) = Subtract 1 from the address



### 10.9.3.6 DST\_BURST\_STEP Register (Offset = 5h) [Reset = 0000h]

DST\_BURST\_STEP is shown in [Figure 10-17](#) and described in [Table 10-17](#).

Return to the [Summary Table](#).

Destination Burst Step Register

**Figure 10-17. DST\_BURST\_STEP Register**

15	14	13	12	11	10	9	8
DSTBURSTSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
DSTBURSTSTEP							
R/W-0h							

**Table 10-17. DST\_BURST\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DSTBURSTSTEP	R/W	0h	These bits specify the change in the destination address after each word in a burst. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the destination address after each read/write operation in a burst. Reset type: SYSRSn 0h (R/W) = No address change 1h (R/W) = Add 1 to the address 2h (R/W) = Add 2 to the address FFEh (R/W) = Add 4094 to the address FFFh (R/W) = Add 4095 to the address F00h (R/W) = Subtract 4096 from the address F01h (R/W) = Subtract 4095 from the address FFFEh (R/W) = Subtract 2 from the address FFFFh (R/W) = Subtract 1 from the address

### 10.9.3.7 TRANSFER\_SIZE Register (Offset = 6h) [Reset = 0000h]

TRANSFER\_SIZE is shown in [Figure 10-18](#) and described in [Table 10-18](#).

Return to the [Summary Table](#).

Transfer Size Register

**Figure 10-18. TRANSFER\_SIZE Register**

15	14	13	12	11	10	9	8
TRANSFERSIZE							
R/W-0h							
7	6	5	4	3	2	1	0
TRANSFERSIZE							
R/W-0h							

**Table 10-18. TRANSFER\_SIZE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TRANSFERSIZE	R/W	0h	These bits specify the transfer size in bursts. The actual size is equal to TRANSFERSIZE + 1. Reset type: SYSRSn

### 10.9.3.8 TRANSFER\_COUNT Register (Offset = 7h) [Reset = 0000h]

TRANSFER\_COUNT is shown in [Figure 10-19](#) and described in [Table 10-19](#).

Return to the [Summary Table](#).

Transfer Count Register

**Figure 10-19. TRANSFER\_COUNT Register**

15	14	13	12	11	10	9	8
TRANSFERCOUNT							
R-0h							
7	6	5	4	3	2	1	0
TRANSFERCOUNT							
R-0h							

**Table 10-19. TRANSFER\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TRANSFERCOUNT	R	0h	These bits indicate the number of bursts left in the current transfer. Reset type: SYSRSn

### 10.9.3.9 SRC\_TRANSFER\_STEP Register (Offset = 8h) [Reset = 0000h]

SRC\_TRANSFER\_STEP is shown in [Figure 10-20](#) and described in [Table 10-20](#).

Return to the [Summary Table](#).

Source Transfer Step Register

**Figure 10-20. SRC\_TRANSFER\_STEP Register**

15	14	13	12	11	10	9	8
SRCTRANSFERSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
SRCTRANSFERSTEP							
R/W-0h							

**Table 10-20. SRC\_TRANSFER\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SRCTRANSFERSTEP	R/W	0h	These bits specify the change in the source address after a burst completes. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the source address after each burst completes. Reset type: SYSRSn 0h (R/W) = No address change 1h (R/W) = Add 1 to the address 2h (R/W) = Add 2 to the address FFEh (R/W) = Add 4094 to the address FFFh (R/W) = Add 4095 to the address F000h (R/W) = Subtract 4096 from the address F001h (R/W) = Subtract 4095 from the address FFFEh (R/W) = Subtract 2 from the address FFFFh (R/W) = Subtract 1 from the address

### 10.9.3.10 DST\_TRANSFER\_STEP Register (Offset = 9h) [Reset = 0000h]

DST\_TRANSFER\_STEP is shown in [Figure 10-21](#) and described in [Table 10-21](#).

Return to the [Summary Table](#).

Destination Transfer Step Register

**Figure 10-21. DST\_TRANSFER\_STEP Register**

15	14	13	12	11	10	9	8
DSTTRANSFERSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
DSTTRANSFERSTEP							
R/W-0h							

**Table 10-21. DST\_TRANSFER\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DSTTRANSFERSTEP	R/W	0h	These bits specify the change in the destination address after a burst completes. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the destination address after each burst completes. Reset type: SYSRSn 0h (R/W) = No address change 1h (R/W) = Add 1 to the address 2h (R/W) = Add 2 to the address FFEh (R/W) = Add 4094 to the address FFFh (R/W) = Add 4095 to the address F000h (R/W) = Subtract 4096 from the address F001h (R/W) = Subtract 4095 from the address FFFEh (R/W) = Subtract 2 from the address FFFFh (R/W) = Subtract 1 from the address

### 10.9.3.11 SRC\_WRAP\_SIZE Register (Offset = Ah) [Reset = FFFFh]

SRC\_WRAP\_SIZE is shown in [Figure 10-22](#) and described in [Table 10-22](#).

Return to the [Summary Table](#).

Source Wrap Size Register

**Figure 10-22. SRC\_WRAP\_SIZE Register**

15	14	13	12	11	10	9	8
WRAPSIZE							
R/W-FFFFh							
7	6	5	4	3	2	1	0
WRAPSIZE							
R/W-FFFFh							

**Table 10-22. SRC\_WRAP\_SIZE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSIZE	R/W	FFFFh	These bits specify the number of bursts to transfer before the source address wraps around to the beginning address. The actual number is equal to WRAPSIZE + 1. To disable the wrapping function, set WRAPSIZE to a value larger than TRANSFERSIZE. Reset type: SYSRSn

### 10.9.3.12 SRC\_WRAP\_COUNT Register (Offset = Bh) [Reset = 0000h]

SRC\_WRAP\_COUNT is shown in [Figure 10-23](#) and described in [Table 10-23](#).

Return to the [Summary Table](#).

Source Wrap Count Register

**Figure 10-23. SRC\_WRAP\_COUNT Register**

15	14	13	12	11	10	9	8
WRAPSIZE							
R-0h							
7	6	5	4	3	2	1	0
WRAPSIZE							
R-0h							

**Table 10-23. SRC\_WRAP\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSIZE	R	0h	These bits indicate the number of bursts left before wrapping the source address. Reset type: SYSRSn

### 10.9.3.13 SRC\_WRAP\_STEP Register (Offset = Ch) [Reset = 0000h]

SRC\_WRAP\_STEP is shown in [Figure 10-24](#) and described in [Table 10-24](#).

Return to the [Summary Table](#).

Source Wrap Step Register

**Figure 10-24. SRC\_WRAP\_STEP Register**

15	14	13	12	11	10	9	8
WRAPSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
WRAPSTEP							
R/W-0h							

**Table 10-24. SRC\_WRAP\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSTEP	R/W	0h	These bits specify the change in the source beginning address when the wrap counter reaches zero. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the source address when wrapping occurs. Reset type: SYSRSn 0h (R/W) = No address change 1h (R/W) = Add 1 to the address 2h (R/W) = Add 2 to the address FFEh (R/W) = Add 4094 to the address FFFh (R/W) = Add 4095 to the address F000h (R/W) = Subtract 4096 from the address F001h (R/W) = Subtract 4095 from the address FFFEh (R/W) = Subtract 2 from the address FFFFh (R/W) = Subtract 1 from the address



### 10.9.3.14 DST\_WRAP\_SIZE Register (Offset = Dh) [Reset = FFFFh]

DST\_WRAP\_SIZE is shown in [Figure 10-25](#) and described in [Table 10-25](#).

Return to the [Summary Table](#).

Destination Wrap Size Register

**Figure 10-25. DST\_WRAP\_SIZE Register**

15	14	13	12	11	10	9	8
WRAPSIZE							
R/W-FFFFh							
7	6	5	4	3	2	1	0
WRAPSIZE							
R/W-FFFFh							

**Table 10-25. DST\_WRAP\_SIZE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSIZE	R/W	FFFFh	These bits specify the number of bursts to transfer before the destination address wraps around to the beginning address. The actual number is equal to WRAPSIZE + 1. To disable the wrapping function, set WRAPSIZE to a value larger than TRANSFERSIZE. Reset type: SYSRSn

### 10.9.3.15 DST\_WRAP\_COUNT Register (Offset = Eh) [Reset = 0000h]

DST\_WRAP\_COUNT is shown in [Figure 10-26](#) and described in [Table 10-26](#).

Return to the [Summary Table](#).

Destination Wrap Count Register

**Figure 10-26. DST\_WRAP\_COUNT Register**

15	14	13	12	11	10	9	8
WRAPSIZE							
R-0h							
7	6	5	4	3	2	1	0
WRAPSIZE							
R-0h							

**Table 10-26. DST\_WRAP\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSIZE	R	0h	These bits indicate the number of bursts left before wrapping the destination address. Reset type: SYSRSn

### 10.9.3.16 DST\_WRAP\_STEP Register (Offset = Fh) [Reset = 0000h]

DST\_WRAP\_STEP is shown in [Figure 10-27](#) and described in [Table 10-27](#).

Return to the [Summary Table](#).

Destination Wrap Step Register

**Figure 10-27. DST\_WRAP\_STEP Register**

15	14	13	12	11	10	9	8
WRAPSTEP							
R/W-0h							
7	6	5	4	3	2	1	0
WRAPSTEP							
R/W-0h							

**Table 10-27. DST\_WRAP\_STEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	WRAPSTEP	R/W	0h	These bits specify the change in the destination beginning address when the wrap counter reaches zero. The size must be a 16-bit two's complement value between -4096 and 4095 (inclusive). This value is added to the destination address when wrapping occurs. Reset type: SYSRSn 0h (R/W) = No address change 1h (R/W) = Add 1 to the address 2h (R/W) = Add 2 to the address FFEh (R/W) = Add 4094 to the address FFFh (R/W) = Add 4095 to the address F000h (R/W) = Subtract 4096 from the address F001h (R/W) = Subtract 4095 from the address FFFEh (R/W) = Subtract 2 from the address FFFFh (R/W) = Subtract 1 from the address

### 10.9.3.17 SRC\_BEG\_ADDR\_SHADOW Register (Offset = 10h) [Reset = 0000000h]

SRC\_BEG\_ADDR\_SHADOW is shown in [Figure 10-28](#) and described in [Table 10-28](#).

Return to the [Summary Table](#).

Source Begin Address Shadow Register

**Figure 10-28. SRC\_BEG\_ADDR\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BEGADDR																															
R/W-0h																															

**Table 10-28. SRC\_BEG\_ADDR\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BEGADDR	R/W	0h	Shadow Source Beginning Address At the start of a transfer, the value in this register is loaded into the SRC_BEG_ADDR_ACTIVE register and used as the beginning value for the source address. This register can be safely updated during a transfer. Reset type: SYSRSn

### 10.9.3.18 SRC\_ADDR\_SHADOW Register (Offset = 12h) [Reset = 0000000h]

SRC\_ADDR\_SHADOW is shown in [Figure 10-29](#) and described in [Table 10-29](#).

Return to the [Summary Table](#).

Source Address Shadow Register

**Figure 10-29. SRC\_ADDR\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	ADDR														
																	R/W-0h														

**Table 10-29. SRC\_ADDR\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R/W	0h	Shadow Source Address At the start of a transfer, the value in this register is loaded into the SRC_ADDR_ACTIVE register and used as the value of the source address. This register can be safely updated during a transfer. Reset type: SYSRSn

### 10.9.3.19 SRC\_BEG\_ADDR\_ACTIVE Register (Offset = 14h) [Reset = 0000000h]

SRC\_BEG\_ADDR\_ACTIVE is shown in [Figure 10-30](#) and described in [Table 10-30](#).

Return to the [Summary Table](#).

Source Begin Address Active Register

**Figure 10-30. SRC\_BEG\_ADDR\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BEGADDR																															
R-0h																															

**Table 10-30. SRC\_BEG\_ADDR\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BEGADDR	R	0h	<p>Active Source Beginning Address</p> <p>If a transfer is ongoing, this register holds the current beginning value for the source address. This address may be updated after wrapping.</p> <p>When a transfer starts, this register is loaded with the shadow address from the SRC_BEG_ADDR_SHADOW register.</p> <p>Reset type: SYSRSn</p>

### 10.9.3.20 SRC\_ADDR\_ACTIVE Register (Offset = 16h) [Reset = 0000000h]

SRC\_ADDR\_ACTIVE is shown in [Figure 10-31](#) and described in [Table 10-31](#).

Return to the [Summary Table](#).

Source Address Active Register

**Figure 10-31. SRC\_ADDR\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR																															
R-0h																															

**Table 10-31. SRC\_ADDR\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R	0h	Active Source Address If a transfer is ongoing, this register holds the current value of the source address. This address may change after a write, a burst, or wrapping. Reset type: SYSRSn

### 10.9.3.21 DST\_BEG\_ADDR\_SHADOW Register (Offset = 18h) [Reset = 00000000h]

DST\_BEG\_ADDR\_SHADOW is shown in [Figure 10-32](#) and described in [Table 10-32](#).

Return to the [Summary Table](#).

Destination Begin Address Shadow Register

**Figure 10-32. DST\_BEG\_ADDR\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BEGADDR																															
R/W-0h																															

**Table 10-32. DST\_BEG\_ADDR\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BEGADDR	R/W	0h	Shadow Destination Beginning Address At the start of a transfer, the value in this register is loaded into the DST_BEG_ADDR_ACTIVE register and used as the beginning value for the destination address. This register can be safely updated during a transfer. Reset type: SYSRSn



### 10.9.3.22 DST\_ADDR\_SHADOW Register (Offset = 1Ah) [Reset = 0000000h]

DST\_ADDR\_SHADOW is shown in [Figure 10-33](#) and described in [Table 10-33](#).

Return to the [Summary Table](#).

Destination Address Shadow Register

**Figure 10-33. DST\_ADDR\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR																															
R/W-0h																															

**Table 10-33. DST\_ADDR\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R/W	0h	Shadow Destination Address At the start of a transfer, the value in this register is loaded into the DST_ADDR_ACTIVE register and used as the value of the destination address. This register can be safely updated during a transfer. Reset type: SYSRSn

### 10.9.3.23 DST\_BEG\_ADDR\_ACTIVE Register (Offset = 1Ch) [Reset = 0000000h]

DST\_BEG\_ADDR\_ACTIVE is shown in [Figure 10-34](#) and described in [Table 10-34](#).

Return to the [Summary Table](#).

Destination Begin Address Active Register

**Figure 10-34. DST\_BEG\_ADDR\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BEGADDR																															
R-0h																															

**Table 10-34. DST\_BEG\_ADDR\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BEGADDR	R	0h	Active Destination Beginning Address If a transfer is ongoing, this register holds the current destination value for the source address. This address may be updated after wrapping. When a transfer starts, this register is loaded with the shadow address from the DST_BEG_ADDR_SHADOW register. Reset type: SYSRSn

### 10.9.3.24 DST\_ADDR\_ACTIVE Register (Offset = 1Eh) [Reset = 0000000h]

DST\_ADDR\_ACTIVE is shown in [Figure 10-35](#) and described in [Table 10-35](#).

Return to the [Summary Table](#).

Destination Address Active Register

**Figure 10-35. DST\_ADDR\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR																															
R-0h																															

**Table 10-35. DST\_ADDR\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDR	R	0h	Active Destination Address If a transfer is ongoing, this register holds the current value of the destination address. This address may change after a write, a burst, or wrapping. Reset type: SYSRSn

### 10.9.4 DMA\_CLA\_SRC\_SEL\_REGS Registers

Table 10-36 lists the memory-mapped registers for the DMA\_CLA\_SRC\_SEL\_REGS registers. All register offset addresses not listed in Table 10-36 should be considered as reserved locations and the register contents should not be modified.

**Table 10-36. DMA\_CLA\_SRC\_SEL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CLA1TASKSRCSELLOCK	CLA1 Task Trigger Source Select Lock Register	EALLOW	<a href="#">Go</a>
4h	DMACHSRCSELLOCK	DMA Channel Trigger Source Select Lock Register	EALLOW	<a href="#">Go</a>
6h	CLA1TASKSRCSEL1	CLA1 Task Trigger Source Select Register-1	EALLOW	<a href="#">Go</a>
8h	CLA1TASKSRCSEL2	CLA1 Task Trigger Source Select Register-2	EALLOW	<a href="#">Go</a>
16h	DMACHSRCSEL1	DMA Channel Trigger Source Select Register-1	EALLOW	<a href="#">Go</a>
18h	DMACHSRCSEL2	DMA Channel Trigger Source Select Register-2	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 10-37 shows the codes that are used for access types in this section.

**Table 10-37. DMA\_CLA\_SRC\_SEL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 10.9.4.1 CLA1TASKSRCSELLOCK Register (Offset = 0h) [Reset = 0h]

CLA1TASKSRCSELLOCK is shown in [Figure 10-36](#) and described in [Table 10-38](#).

Return to the [Summary Table](#).

CLA1 Task Trigger Source Select Lock Register

**Figure 10-36. CLA1TASKSRCSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						CLA1TASKSRC SEL2	CLA1TASKSRC SEL1
R-0h						R/WOnce-0h	R/WOnce-0h

**Table 10-38. CLA1TASKSRCSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	CLA1TASKSRCSEL2	R/WOnce	0h	CLA1TASKSRCSEL2 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn
0	CLA1TASKSRCSEL1	R/WOnce	0h	CLA1TASKSRCSEL1 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn

### 10.9.4.2 DMACHSRCSELLOCK Register (Offset = 4h) [Reset = 0h]

DMACHSRCSELLOCK is shown in [Figure 10-37](#) and described in [Table 10-39](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Lock Register

**Figure 10-37. DMACHSRCSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						DMACHSRCSE L2	DMACHSRCSE L1
R-0h						R/WSoOnce-0h	R/WSoOnce-0h

**Table 10-39. DMACHSRCSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	DMACHSRCSEL2	R/WSoOnce	0h	DMACHSRCSEL2 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn
0	DMACHSRCSEL1	R/WSoOnce	0h	DMACHSRCSEL1 Register Lock bit: 0: Respective register is not locked 1: Respective register is locked. Notes: [1] Any SOnce bit in this register, once set can only be cleared through a SYSRSn. Write of 0 to any bit of this register has no effect [2] The locking mechanism applies to only writes. Reads to the registers which have LOCK protection are always allowed Reset type: SYSRSn

### 10.9.4.3 CLA1TASKSRCSEL1 Register (Offset = 6h) [Reset = 0h]

CLA1TASKSRCSEL1 is shown in [Figure 10-38](#) and described in [Table 10-40](#).

Return to the [Summary Table](#).

CLA1 Task Trigger Source Select Register-1

**Figure 10-38. CLA1TASKSRCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TASK4								TASK3								TASK2								TASK1							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 10-40. CLA1TASKSRCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TASK4	R/W	0h	Selects the Trigger Source for TASK4 of CLA1 Reset type: SYSRSn
23-16	TASK3	R/W	0h	Selects the Trigger Source for TASK3 of CLA1 Reset type: SYSRSn
15-8	TASK2	R/W	0h	Selects the Trigger Source for TASK2 of CLA1 Reset type: SYSRSn
7-0	TASK1	R/W	0h	Selects the Trigger Source for TASK1 of CLA1 Reset type: SYSRSn

#### 10.9.4.4 CLA1TASKSRCSEL2 Register (Offset = 8h) [Reset = 0h]

CLA1TASKSRCSEL2 is shown in [Figure 10-39](#) and described in [Table 10-41](#).

Return to the [Summary Table](#).

CLA1 Task Trigger Source Select Register-2

**Figure 10-39. CLA1TASKSRCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TASK8								TASK7								TASK6								TASK5							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 10-41. CLA1TASKSRCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TASK8	R/W	0h	Selects the Trigger Source for TASK8 of CLA1 Reset type: SYSRSn
23-16	TASK7	R/W	0h	Selects the Trigger Source for TASK7 of CLA1 Reset type: SYSRSn
15-8	TASK6	R/W	0h	Selects the Trigger Source for TASK6 of CLA1 Reset type: SYSRSn
7-0	TASK5	R/W	0h	Selects the Trigger Source for TASK5 of CLA1 Reset type: SYSRSn



#### 10.9.4.5 DMACHSRCSEL1 Register (Offset = 16h) [Reset = 0h]

DMACHSRCSEL1 is shown in [Figure 10-40](#) and described in [Table 10-42](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-1

**Figure 10-40. DMACHSRCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH4								CH3								CH2								CH1							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 10-42. DMACHSRCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	CH4	R/W	0h	Selects the Trigger and Sync Source CH4 of DMA Reset type: SYSRSn
23-16	CH3	R/W	0h	Selects the Trigger and Sync Source CH3 of DMA Reset type: SYSRSn
15-8	CH2	R/W	0h	Selects the Trigger and Sync Source CH2 of DMA Reset type: SYSRSn
7-0	CH1	R/W	0h	Selects the Trigger and Sync Source CH1 of DMA Reset type: SYSRSn

### 10.9.4.6 DMACHSRCSEL2 Register (Offset = 18h) [Reset = 0h]

DMACHSRCSEL2 is shown in [Figure 10-41](#) and described in [Table 10-43](#).

Return to the [Summary Table](#).

DMA Channel Trigger Source Select Register-2

**Figure 10-41. DMACHSRCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CH6						CH5									
R-0h																R/W-0h						R/W-0h									

**Table 10-43. DMACHSRCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	CH6	R/W	0h	Selects the Trigger and Sync Source CH6 of DMA Reset type: SYSRSn
7-0	CH5	R/W	0h	Selects the Trigger and Sync Source CH5 of DMA Reset type: SYSRSn

### 10.9.5 DMA Registers to Driverlib Functions

**Table 10-44. DMA Registers to Driverlib Functions**

File	Driverlib Function
<b>CTRL</b>	
dma.h	DMA_initController
<b>DEBUGCTRL</b>	
dma.h	DMA_setEmulationMode
<b>PRIORITYCTRL1</b>	
dma.h	DMA_setPriorityMode
<b>PRIORITYSTAT</b>	
-	
<b>MODE</b>	
dma.c	DMA_configMode
dma.h	DMA_enableTrigger
dma.h	DMA_disableTrigger
dma.h	DMA_enableInterrupt
dma.h	DMA_disableInterrupt
dma.h	DMA_enableOverrunInterrupt
dma.h	DMA_disableOverrunInterrupt
dma.h	DMA_setInterruptMode
<b>CONTROL</b>	
dma.h	DMA_triggerSoftReset
dma.h	DMA_forceTrigger
dma.h	DMA_clearTriggerFlag
dma.h	DMA_getTransferStatusFlag
dma.h	DMA_getBurstStatusFlag
dma.h	DMA_getRunStatusFlag
dma.h	DMA_getOverflowFlag
dma.h	DMA_getTriggerFlagStatus
dma.h	DMA_startChannel

**Table 10-44. DMA Registers to Driverlib Functions (continued)**

File	Driverlib Function
dma.h	DMA_stopChannel
dma.h	DMA_clearErrorFlag
<b>BURST_SIZE</b>	
dma.c	DMA_configBurst
<b>BURST_COUNT</b>	
-	
<b>SRC_BURST_STEP</b>	
dma.c	DMA_configBurst
<b>DST_BURST_STEP</b>	
dma.c	DMA_configBurst
<b>TRANSFER_SIZE</b>	
dma.c	DMA_configTransfer
<b>TRANSFER_COUNT</b>	
-	
<b>SRC_TRANSFER_STEP</b>	
dma.c	DMA_configTransfer
<b>DST_TRANSFER_STEP</b>	
dma.c	DMA_configTransfer
<b>SRC_WRAP_SIZE</b>	
dma.c	DMA_configWrap
<b>SRC_WRAP_COUNT</b>	
-	
<b>SRC_WRAP_STEP</b>	
dma.c	DMA_configWrap
<b>DST_WRAP_SIZE</b>	
dma.c	DMA_configWrap
<b>DST_WRAP_COUNT</b>	
-	
<b>DST_WRAP_STEP</b>	
dma.c	DMA_configWrap
<b>SRC_BEG_ADDR_SHADOW</b>	
dma.c	DMA_configAddresses
dma.h	DMA_configSourceAddress
<b>SRC_ADDR_SHADOW</b>	
dma.c	DMA_configAddresses
dma.h	DMA_configSourceAddress
<b>SRC_BEG_ADDR_ACTIVE</b>	
-	
<b>SRC_ADDR_ACTIVE</b>	
-	
<b>DST_BEG_ADDR_SHADOW</b>	
dma.c	DMA_configAddresses
dma.h	DMA_configDestAddress
<b>DST_ADDR_SHADOW</b>	
dma.c	DMA_configAddresses

**Table 10-44. DMA Registers to Driverlib Functions (continued)**

File	Driverlib Function
dma.h	DMA_configDestAddress
<b>DST_BEG_ADDR_ACTIVE</b>	
-	
<b>DST_ADDR_ACTIVE</b>	
-	

Chapter 11  
**External Memory Interface (EMIF)**

---



This chapter describes the external memory interface (EMIF).

Further information can be found in the following documents:

[Accessing External SDRAM on the TMS320F2837x/2807x Microcontrollers Using C/C++ Application Report](#)


[Design and Usage Guidelines for the C2000™ External Memory Interface \(EMIF\) Application Report](#)

<b>11.1 Introduction</b> .....	1755
<b>11.2 EMIF Module Architecture</b> .....	1758
<b>11.3 Example Configuration</b> .....	1788
<b>11.4 Software</b> .....	1797
<b>11.5 EMIF Registers</b> .....	1799

## 11.1 Introduction

This device supports one EMIF module — EMIF1, as shown in [Figure 11-1](#).

[Table 11-1](#) gives the configuration for the EMIF module.



**Figure 11-1. EMIF Module Overview**

**Table 11-1. Configuration for the EMIF1 Module**

	EMIF1
Maximum Data Width	32
Maximum Address Width	22 (Some of EMIF1 pins are muxed with each other. Refer to <a href="#">Section 11.2.11</a> for usage)
SDRAM CSx Support	1 (CS0)
ASRAM CSx Support	3 (CS2/CS3/CS4)

### Note

Subsequent sections in this chapter provide the details on the generic EMIF module. Unless otherwise specified, pin names are used from EMIF1 to define the functionality.

### 11.1.1 Purpose of the Peripheral

This EMIF memory controller is compliant with the JESD21-C SDR SDRAM memories utilizing a 32-bit/16-bit data bus. The purpose of this EMIF is to provide a means for the CPU to connect to a variety of external devices including:

- Single data rate (SDR) SDRAM
- Asynchronous devices including NOR Flash and SRAM

A common use for the EMIF is to interface with both a Flash device and an SDRAM device simultaneously. [Section 11.3](#) contains an example of operating the EMIF in this configuration.

### 11.1.2 EMIF Related Collateral

#### Foundational Materials

- [C2000 Academy - EMIF](#)

#### Getting Started Materials

- [Design and Usage Guidelines for the C2000 External Memory Interface \(EMIF\) Application Report](#)

### 11.1.3 Features

The EMIF controller includes many features to enhance the ease and flexibility of connecting to the external SDR SDRAM and asynchronous devices.

#### 11.1.3.1 Asynchronous Memory Support

The EMIF controller supports asynchronous:

- SRAM memories
- NOR Flash memories

There is an external wait input that allows slower asynchronous memories to extend the memory access. The EMIF module supports more than one chip select (enable). Each chip select has the following individually programmable attributes:

- Data bus width
- Read cycle timings: setup, hold, strobe
- Write cycle timings: setup, hold, strobe
- Bus turnaround time
- Extended wait option with programmable timeout
- Select strobe option

#### 11.1.3.2 Synchronous DRAM Memory Support

The EMIF module supports 16-bit/32-bit SDRAM in addition to the asynchronous memories listed in [Section 11.1.3.1](#). The EMIF module has a single SDRAM chip select. SDRAM configurations that are supported are:

- One, two and four bank SDRAM devices
- Devices with eight, nine, ten, and eleven column address
- CAS latency of two or three clock cycles
- 16-bit/32-bit data bus width
- 3.3V LVCMOS interface

Additionally, the EMIF supports placing the SDRAM in self-refresh and power-down modes. The self-refresh mode allows the SDRAM to be put in a low-power state while still retaining memory contents, since the SDRAM continues to refresh itself even without clocks from the microcontroller. The power-down mode achieves even lower power, except the microcontroller must periodically wake up and issue refreshes if data retention is required.

Note that the EMIF module does not support mobile SDRAM devices.

### 11.1.4 Functional Block Diagram

Figure 11-2 shows the connections between the EMIF and the internal requesters, along with the external EMIF pins. Section 11.2.2 contains a description of the entities internal to the MCU that can send requests to the EMIF, along with their prioritization. Section 11.2.3 describes the EMIF external pins and summarizes their purpose when interfacing with the SDRAM and asynchronous devices.




Figure 11-2. EMIF Functional Block Diagram

### 11.1.5 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.



## 11.2 EMIF Module Architecture

This section provides details about the architecture and operation of the EMIF. Both the SDRAM and asynchronous interface are covered, along with other system-related configurations such as clock control.

### 11.2.1 EMIF Clock Control

The EMIF clock is output on the pin and must be used when interfacing to external SDRAM devices. The EMIF module gets the PLLSYSCLK clock domain as the input. The user can choose to run the EMIF at PLLSYSCLK/1 or PLLSYSCLK/2 clock frequency by configuring the field in the PERCLKDIVSEL register in the *Clock Control* module.

### 11.2.2 EMIF Requests

Different sources within the MCU can make requests to the EMIF. These requests consist of accesses to the SDRAM memory, the asynchronous memory, and the EMIF registers. The EMIF can process only one request at a time. Therefore, a high performance controller arbitration block exists within the MCU to provide prioritized requests from the different sources to the EMIF. The sources are:

- CPU1
- CPU1.DMA

If a request is submitted from two or more sources simultaneously, the crossbar switch forwards the highest priority request to the EMIF first. Upon completion of a request, the controller arbitration block again evaluates the pending requests and forwards the highest priority pending request to the EMIF.

The controller arbitration block always allows RD access from any of the controller. But for WR access (or execute access), the controller arbitration block only allows access of controller from a CPU subsystem that takes controller ownership of the EMIF module based on the configuration in the EMIF1MSEL register in the *Memory Controller* module.

When the EMIF receives a request, it is possible that the request is not immediately processed. In some cases, the EMIF performs one or more auto-refresh cycles before processing the request. For details on the EMIF internal arbitration between performing requests and performing auto-refresh cycles, see [Section 11.2.13](#).

### 11.2.3 EMIF Signal Descriptions

This section describes the function of each of the EMIF signals.

**Table 11-2. EMIF Pins Used to Access Both SDRAM and Asynchronous Memories**

Pins	I/O	Description
EM1D[x:0]	I/O	<b>EMIF data bus.</b>
EM1A[x:0]	O	<b>EMIF address bus.</b> When interfacing to an SDRAM device, these pins are primarily used to provide the row and column address to the SDRAM. The mapping from the internal program address to the external values placed on these pins is found in <a href="#">Table 11-14</a> . EM1A[10] is also used during the PRE command to select which banks to deactivate. When interfacing to an asynchronous device, these pins are used in conjunction with the EM1BA pins to form the address that is sent to the device. The mapping from the internal program address to the external values placed on these pins is found in <a href="#">Section 11.2.6.1</a> .
EM1BA[1:0]	O	<b>EMIF bank address.</b> When interfacing to an SDRAM device, these pins are used to provide the bank address inputs to the SDRAM. The mapping from the internal program address to the external values placed on these pins is found in <a href="#">Table 11-14</a> . When interfacing to an asynchronous device, these pins are used in conjunction with the EM1A pins to form the address that is sent to the device. The mapping from the internal program address to the external values placed on these pins is found in <a href="#">Section 11.2.6.1</a> .
EM1DQM[x:0]	O	<b>Active-low byte enables.</b> When interfacing to SDRAM, these pins are connected to the DQM pins of the SDRAM to individually enable/disable each of the bytes in a data access. When interfacing to an asynchronous device, these pins are connected to byte enables. See <a href="#">Section 11.2.6</a> for details.
EM1WE	O	<b>Active-low write enable.</b> When interfacing to SDRAM, this pin is connected to the nWE pin of the SDRAM and is used to send commands to the device. When interfacing to an asynchronous device, this pin provides a signal which is active-low during the strobe period of an asynchronous write access cycle.

**Table 11-3. EMIF Pins Specific to SDRAM**

Pins	I/O	Description
EM1CS0	O	<b>Active-low chip enable pin for SDRAM devices.</b> This pin is connected to the chip-select pin of the attached SDRAM device and is used for enabling/disabling commands. By default, EMIF keeps this SDRAM chip select active, even if EMIF is not interfaced with an SDRAM device. This pin is deactivated when accessing the asynchronous memory bank and is reactivated on completion of the asynchronous access.
EM1RAS	O	<b>Active-low row address strobe pin.</b> This pin is connected to the nRAS pin of the attached SDRAM device and is used for sending commands to the device.
EM1CAS	O	<b>Active-low column address strobe pin.</b> This pin is connected to the nCAS pin of the attached SDRAM device and is used for sending commands to the device.
EM1SDCKE	O	<b>Clock enable pin.</b> This pin is connected to the CKE pin of the attached SDRAM device and is used for issuing the SELF REFRESH command which places the device in self-refresh mode. See <a href="#">Section 11.2.5.7</a> for details.
EM1CLK	O	<b>SDRAM clock pin.</b> This pin is connected to the CLK pin of the attached SDRAM device. See <a href="#">Section 11.2.1</a> for details on the clock signal.

**Table 11-4. EMIF Pins Specific to Asynchronous Memory**

Pins	I/O	Description
EM1CS[4:2]	O	<b>Active-low chip enable pins for asynchronous devices.</b> These pins are meant to be connected to the chip-select pins of the attached asynchronous device. These pins are active only during accesses to the asynchronous memory.
EM1WAIT	I	<b>Wait input with programmable polarity.</b> A connected asynchronous device can extend the strobe period of an access cycle by asserting the EM1WAIT input to EMIF as described in <a href="#">Section 11.2.6.6</a> . To enable this functionality, the EW bit in the asynchronous 1 configuration register (ASYNC_CS2_CFG) must be set to 1. In addition, the WP0 bit in ASYNC_CS2_CFG must be configured to define the polarity of the EM1WAIT pin.
EM1OE	O	<b>Active-low pin enable for asynchronous devices.</b> This pin provides a signal which is active-low during the strobe period of an asynchronous read access cycle.
EM1RNW	O	<b>EMIF asynchronous read/write control.</b> This pin stays high during reads and stays low during writes (same duration as CS).

### 11.2.4 EMIF Signal Multiplexing Control

Several EMIF signals are multiplexed with other functions on this microcontroller. Refer to the multiplexing section of the *General-Purpose Input/Output (GPIO)* chapter for more information on how to enable the output of these EMIF signals.

### 11.2.5 SDRAM Controller and Interface

The EMIF controller provides a glueless interface to most standard SDR SDRAM devices and supports features like self-refresh mode and prioritized refresh. In addition, the EMIF controller provides flexibility through programmable parameters such as the refresh rate, CAS latency, and many SDRAM timing parameters. The following sections include details on how to interface and properly configure the EMIF to perform read and write operations to externally connected SDR SDRAM devices. Also, [Section 11.3](#) provides a detailed example of interfacing the EMIF to a common SDRAM device.

#### 11.2.5.1 SDRAM Commands


The EMIF controller supports the SDRAM commands described in [Table 11-5](#). [Table 11-6](#) shows the truth table for the SDRAM commands, and an example timing waveform of the PRE command is shown in [Figure 11-3](#). EM1A[10] is pulled low in this example to deactivate only the bank specified by the EM1BA pins.

**Table 11-5. EMIF SDRAM Commands**

Command	Function
PRE	<b>Precharge.</b> Depending on the value of EM1A[10], the PRE command either deactivates the open row in all banks (EM1A[10] = 1) or only the bank specified by the EM1BA[1:0] pins (EM1A[10] = 0).
ACTV	<b>Activate.</b> The ACTV command activates the selected row in a particular bank for the current access.
READ	<b>Read.</b> The READ command outputs the starting column address and signals the SDRAM to begin the burst read operation. Address EM1A[10] is always pulled low to avoid auto precharge. This allows for better bank interleaving performance.
WRT	<b>Write.</b> The WRT command outputs the starting column address and signals the SDRAM to begin the burst write operation. Address EM1A[10] is always pulled low to avoid auto precharge. This allows for better bank interleaving performance.
BT	<b>Burst terminate.</b> The BT command is used to truncate the current read or write burst request. On this device, all the SDRAM accesses are single access except when EMIF controller splits a single access into multiple access (for example, a 32-bit access from CPU is split into two 16-bit accesses if external SDRAM device is 16 bit (NM =1)).
LMR	<b>Load mode register.</b> The LMR command sets the mode register of the attached SDRAM devices and is only issued during the SDRAM initialization sequence described in <a href="#">Section 11.2.5.4</a> .
REFR	<b>Auto refresh.</b> The REFR command signals the SDRAM to perform an auto refresh according to the internal address.
SLFR	<b>Self refresh.</b> The self-refresh command places the SDRAM into self-refresh mode, during which the SDRAM provides a clock signal and auto refresh cycles.
NOP	<b>No operation.</b> The NOP command is issued during all cycles in which one of the above commands is not issued.

**Table 11-6. Truth Table for SDRAM Commands**

SDRAM Pins:	CKE	nCS	nRAS	nCAS	nWE	BA[1:0]	A[12:11]	A[10]	A[9:0]
EMIF Pins:	EM1SDCKE	$\overline{\text{EM1CS}}[0]$	EM1RAS	EM1CAS	$\overline{\text{EM1WE}}$	EM1BA[1:0]	EM1A[12:11]	EM1A[10]	EM1A[9:0]
PRE	H	L	L	H	L	Bank/X	X	L/H	X
ACTV	H	L	L	H	H	Bank	Row	Row	Row
READ	H	L	H	L	H	Bank	Column	L	Column
WRT	H	L	H	L	L	Bank	Column	L	Column
BT	H	L	H	H	L	X	X	X	X
LMR	H	L	L	L	L	X	Mode	Mode	Mode
REFR	H	L	L	L	H	X	X	X	X
SLFR	L	L	L	L	H	X	X	X	X
NOP	H	L	H	H	H	X	X	X	X




**Figure 11-3. Timing Waveform of SDRAM PRE Command**

### 11.2.5.2 Interfacing to SDRAM


The EMIF supports a glueless interface to SDRAM devices with the following characteristics:

- Pre-charge bit is A[10]
- The number of column address bits is 8, 9, 10, or 11.
- The number of row address bits is 13, 14, 15, or 16.
- The number of internal banks is 1, 2, or 4.

Figure 11-4 shows an interface between the EMIF and a  $2\text{M} \times 16 \times 4$  bank SDRAM device, and Figure 11-5 shows an interface between the EMIF and a  $512\text{K} \times 16 \times 2$  bank SDRAM device. For devices supporting 16-bit interface, refer to Table 11-7 for list of commonly-supported SDRAM devices and the required connections for the address pins.



**Figure 11-4. EMIF to  $2\text{M} \times 16 \times 4$  Bank SDRAM Interface**



**Figure 11-5. EMIF to  $512\text{K} \times 16 \times 2$  Bank SDRAM Interface**

**Table 11-7. 16-bit EMIF Address Pin Connections**

SDRAM Size	Width	Banks	Device	Address Pins
16M bits	×16	2	SDRAM	A[10:0]
			EMIF	EM1A[10:0]
64M bits	×16	4	SDRAM	A[11:0]
			EMIF	EM1A[11:0]
128M bits	×16	4	SDRAM	A[11:0]
			EMIF	EM1A[11:0]
256M bits	×16	4	SDRAM	A[12:0]
			EMIF	EM1A[12:0]
512M bits	×16	4	SDRAM	A[12:0]
			EMIF	EM1A[12:0]

### 11.2.5.3 SDRAM Configuration Registers

The operation of the EMIF SDRAM interface is controlled by programming the appropriate configuration registers. This section describes the purpose and function of each configuration register, but [Section 11.5](#) can be referred to for a more detailed description of each register, including the default registers values and bit-field positions. The following tables list the four such configuration registers, along with a description of each of their programmable fields.

---

#### Note

Writing to any of the fields: NM, CL, IBANK, and PAGESIZE in the SDRAM configuration register (SDRAM\_CR) causes the EMIF to abandon whatever the EMIF is currently doing and trigger the SDRAM initialization procedure described in [Section 11.2.5.4](#).

---

**Table 11-8. Description of the SDRAM Configuration Register (SDRAM\_CR)**

Parameter	Description
SR	This bit controls entering and exiting of the self-refresh mode
PD	This bit controls entering and exiting of the power-down mode. If both SR and PD bits are set, the EMIF goes into self-refresh mode.
PDWR	Perform refreshes during power down. Writing a 1 to this bit causes the EMIF to exit the power-down state and issue an AUTO REFRESH command every time Refresh May level is set. This bit must be set along with PD when entering power-down mode.
NM	<b>Narrow Mode.</b> This bit defines the width of the data bus between the EMIF and the attached SDRAM device. When set to 1, the data bus is set to 16-bits. When set to 0, the data bus is set to 32-bits.
CL	<b>CAS latency.</b> This field defines the number of clock cycles between when an SDRAM issues a READ command and when the first piece of data appears on the bus. The value in this field is sent to the attached SDRAM device using the LOAD MODE REGISTER command during the SDRAM initialization procedure as described in <a href="#">Section 11.2.5.4</a> . Only, values of 2h (CAS latency = 2) and 3h (CAS latency = 3) are supported and must be written to this field. While updating the CL field, BIT11_9LOCK bit field must be set to 1 simultaneously.
IBANK	<p><b>Number of Internal SDRAM Banks.</b> This field defines the number of banks inside the attached SDRAM devices in the following way:</p> <ul style="list-style-type: none"> <li>• When IBANK = 0, 1 internal bank is used</li> <li>• When IBANK = 1h, 2 internal banks are used</li> <li>• When IBANK = 2h, 4 internal banks are used</li> </ul> <p>This field value affects the mapping of logical addresses to the SDRAM row, column, and bank addresses. See <a href="#">Section 11.2.5.11</a> for details.</p>
PAGESIZE	<p><b>Page Size.</b> This field defines the internal page size of the attached SDRAM devices in the following way:</p> <ul style="list-style-type: none"> <li>• When PAGESIZE = 0, 256-word pages are used</li> <li>• When PAGESIZE = 1h, 512-word pages are used</li> <li>• When PAGESIZE = 2h, 1024-word pages are used</li> <li>• When PAGESIZE = 3h, 2048-word pages are used</li> </ul> <p>This field value affects the mapping of logical addresses to the SDRAM row, column, and bank addresses. See <a href="#">Section 11.2.5.11</a> for details.</p>

**Table 11-9. Description of the SDRAM Refresh Control Register (SDRAM\_RCR)**

Parameter	Description
RR	<p><b>Refresh Rate.</b> This field controls the rate at which attached SDRAM devices are refreshed. The following equation can be used to determine the required value of RR for an SDRAM device:</p> <ul style="list-style-type: none"> <li>• <math>RR = f_{EM1CLK} / (\text{Required SDRAM Refresh Rate})</math></li> </ul> <p>More information about the operation of the SDRAM refresh controller is found in <a href="#">Section 11.2.5.6</a>.</p>

**Table 11-10. Description of the SDRAM Timing Register (SDRAM\_TR)**

Parameter	Description
T_RFC	<b>SDRAM Timing Parameters.</b> These fields configure the EMIF to comply with the AC timing requirements of the attached SDRAM devices. This allows the EMIF to avoid violating SDRAM timing constraints and to more efficiently schedule operations. More details about each of these parameters can be found in the SDRAM_TR register description. These parameters must be set to satisfy the corresponding timing requirements found in the SDRAM data sheet.
T_RP	
T_RCD	
T_WR	
T_RAS	
T_RC	
T_RRD	

**Table 11-11. Description of the SDRAM Self Refresh Exit Timing Register (SDR\_EXT\_TMNG)**

Parameter	Description
T_XS	<b>Self Refresh Exit Parameter.</b> The T_XS field of this register informs the EMIF about the minimum number of EM1CLK cycles required between exiting self-refresh and issuing any command. This parameter must be set to satisfy the $t_{XSR}$ value for the attached SDRAM device.

#### 11.2.5.4 SDRAM Auto-Initialization Sequence

The EMIF automatically performs an SDRAM initialization sequence, regardless of whether the EMIF is interfaced to an SDRAM device, when either of the following two events occur:

- The EMIF comes out of reset. No memory accesses to the SDRAM and asynchronous interfaces are performed until this auto-initialization is complete.
- A write is performed to any of the three least-significant bytes of the SDRAM configuration register (SDRAM\_CR)

An SDRAM initialization sequence consists of the following steps:

1. If the initialization sequence is activated by a write to SDRAM\_CR, and if any of the SDRAM banks are open, the EMIF issues a PRE command with EM1A[10] held high to indicate all banks. This is done so that the maximum ACTV to PRE timing for an SDRAM is not violated.
2. The EMIF drives EM1SDCKE high and begins continuously issuing NOP commands until eight SDRAM refresh intervals have elapsed. An SDRAM refresh interval is equal to the value of the RR field of the SDRAM refresh control register (SDRAM\_RCR), divided by the frequency of EM1CLK ( $RR/f_{EM1CLK}$ ). This step is used to avoid violating the power-up constraint of most SDRAM devices that requires 200 $\mu$ s (sometimes 100 $\mu$ s) between receiving stable Vdd and CLK and the issuing of a PRE command. Depending on the frequency of EM1CLK, this step can be insufficient to avoid violating the SDRAM constraint. See [Section 11.2.5.5](#) for more information.
3. After the refresh intervals have elapsed, the EMIF issues a PRE command with EM1A[10] held high to indicate all banks.
4. The EMIF issues eight AUTO REFRESH commands.
5. The EMIF issues the LMR command with the EM1A[9:0] pins set as described in [Table 11-12](#).
6. Finally, the EMIF performs a refresh cycle, which consists of the following steps:
  - a. Issuing a PRE command with EM1A[10] held high if any banks are open
  - b. Issuing an REF command

**Table 11-12. SDRAM LOAD MODE REGISTER Command**

EM1A[9:7]	EM1A[6:4]	EM1A[3]	EM1A[2:0]
0 (Write bursts are of the programmed burst length in EM1A[2:0])	These bits control the CAS latency of the SDRAM and are set according to CL field in the SDRAM configuration register (SDRAM_CR) as follows: <ul style="list-style-type: none"> <li>• If CL = 2, EM1A[6:4] = 2h (CAS latency = 2)</li> <li>• If CL = 3, EM1A[6:4] = 3h (CAS latency = 3)</li> </ul>	0 (Sequential Burst Type. Interleaved Burst Type not supported)	These bits control the burst length of the SDRAM and are set according to the NM field in the SDRAM configuration register (SDRAM_CR) as follows: <ul style="list-style-type: none"> <li>• If NM = 0, EM1A[2:0] = 2h (Burst Length = 4)</li> <li>• If NM = 1, EM1A[2:0] = 3h (Burst Length = 8)</li> </ul>



### 11.2.5.5 SDRAM Configuration Procedure

There are two different SDRAM configuration procedures. Although the EMIF automatically performs the SDRAM initialization sequence described in [Section 11.2.5.4](#) when coming out of reset, follow one of the procedures before performing any EMIF memory requests.

Procedure A must be followed if the SDRAM power-up constraint was not violated during the SDRAM auto-initialization sequence detailed in [Section 11.2.5.4](#) on coming out of Reset. The SDRAM power-up constraint specifies that 200µs (sometimes 100µs) must exist between receiving stable Vdd and CLK and the issuing of a PRE command.

Procedure B must be followed if the SDRAM power-up constraint was violated. The 200µs (100µs) SDRAM power-up constraint is violated, if the frequency of EM1CLK is greater than 50MHz (100MHz for 100µs SDRAM power-up constraint) during SDRAM Auto-Initialization Sequence. Procedure B must be followed if there is any doubt that the power-up constraint was not met.

**Procedure A** — Following is the procedure to be followed if the SDRAM power-up constraint was not violated:

1. Place the SDRAM into self-refresh mode by setting the SR bit of SDRAM\_CR to 1. The SDRAM can be placed into self-refresh mode when changing the frequency of the EM1CLK to avoid incurring the 200µs power-up constraint again.
2. Configure the desired EMIF1 clock (EM1CLK) frequency. The frequency of the memory clock must meet the timing requirements in the SDRAM manufacturer's documentation and the timing limitations shown in the electrical specifications of the device data sheet.
3. Remove the SDRAM from self-refresh mode by clearing the SR bit of the SDRAM\_CR to 0.
4. Program SDRAM\_TR and SDR\_EXT\_TMNG to satisfy the timing requirements for the attached SDRAM device. The timing parameters must be taken from the SDRAM data sheet.
5. Program the RR field of SDRAM\_RCR to match that of the attached device's refresh interval. See [Section 11.2.5.6.1](#) details on determining the appropriate value.
6. Program the SDRAM\_CR to match the characteristics of the attached SDRAM device. This causes the auto-initialization sequence in [Section 11.2.5.4](#) to be re-run. This second initialization generally takes much less time due to the increased frequency of EM1CLK.

**Procedure B** — Following is the procedure to be followed if the SDRAM power-up constraint was violated:

1. Configure the desired EM1CLK clock frequency. The frequency of the memory clock must meet the timing requirements in the SDRAM manufacturer's documentation and the timing limitations shown in the electrical specifications of the device data sheet.
2. Program SDRAM\_TR and SDR\_EXT\_TMNG to satisfy the timing requirements for the attached SDRAM device. The timing parameters must be taken from the SDRAM data sheet.
3. Program the RR field of the SDRAM\_RCR such that the following equation is satisfied:  $(RR \times 8) / (f_{EM1CLK}) > 200\mu s$  (sometimes 100µs). For example, an EM1CLK frequency of 100MHz requires setting RR to 2501 (9C5h) or higher to meet a 200µs constraint.
4. Program the SDRAM\_CR to match the characteristics of the attached SDRAM device. This causes the auto-initialization sequence in [Section 11.2.5.4](#) to be re-run with the new value of RR.
5. Perform a read from the SDRAM to make sure that step 5 of this procedure occurs after the initialization process has completed. Alternatively, wait for 200µs instead of performing a read.
6. Finally, program the RR field to match that of the attached device's refresh interval. See [Section 11.2.5.6.1](#) details on determining the appropriate value.

After following the above procedure, the EMIF is ready to perform accesses to the attached SDRAM device.

### 11.2.5.6 EMIF Refresh Controller

An SDRAM device requires that each of the rows be refreshed at a minimum required rate. The EMIF can meet this constraint by performing auto refresh cycles at or above this required rate. An auto-refresh cycle consists of issuing a PRE command to all banks of the SDRAM device followed by issuing a REFR command. To inform the EMIF of the required rate for performing auto refresh cycles, the RR field of the SDRAM refresh control register (SDRAM\_RCR) must be programmed. The EMIF uses this value along with two internal counters to automatically perform auto refresh cycles at the required rate. The auto-refresh cycles cannot be disabled, even if the EMIF is not interfaced with an SDRAM. The remainder of this section details the EMIF's refresh scheme and provides an example for determining the appropriate value to place in the RR field of the SDRAM\_RCR.

The two counters used to perform auto-refresh cycles are a 13-bit refresh interval counter and a 4-bit refresh backlog counter. At reset and upon writing to the RR field, the refresh interval counter is loaded with the value from RR field and begins decrementing, by one, each EMIF clock cycle. When the refresh interval counter reaches zero, the following actions occur:

- The refresh interval counter is reloaded with the value from the RR field and restarts decrementing.
- The 4-bit refresh backlog counter increments unless the counter has already reached the maximum value.

The refresh backlog counter records the number of auto refresh cycles that the EMIF currently has outstanding. This counter is decremented by one each time an auto refresh cycle is performed and incremented by one each time the refresh interval counter expires. The refresh backlog counter saturates at the values of 0000b and 1111b. The EMIF uses the refresh backlog counter to determine the urgency with which an auto refresh cycle must be performed. The four levels of urgency are described in [Table 11-13](#). This refresh scheme allows the required refreshes to be performed with minimal impact on access requests.

**Table 11-13. Refresh Urgency Levels**

Urgency Level	Refresh Backlog Counter Range	Action Taken
Refresh May	1-3	An auto-refresh cycle is performed only if the EMIF has no requests pending and none of the SDRAM banks are open.
Refresh Release	4-7	An auto-refresh cycle is performed if the EMIF has no requests pending, regardless of whether any SDRAM banks are open.
Refresh Need	8-11	An auto-refresh cycle is performed at the completion of the current access unless there are read requests pending.
Refresh Must	12-15	Multiple auto-refresh cycles are performed at the completion of the current access until the Refresh Release urgency level is reached. At that point, the EMIF can begin servicing any new read or write requests.

### 11.2.5.6.1 Determining the Appropriate Value for the RR Field

The value that must be programmed into the RR field of the SDRAM\_RCR must can be calculated by using the frequency of the EM1CLK signal ( $f_{EM1CLK}$ ) and the required refresh rate of the SDRAM ( $f_{Refresh}$ ). The following formula can be used:

$$RR = f_{EM1CLK} / f_{Refresh}$$

The SDRAM data sheet often communicates the required SDRAM Refresh Rate in terms of the number of REFR commands required in a given time interval. The required SDRAM Refresh Rate in the formula above can therefore be calculated by dividing the number of required cycles per time interval ( $n_{cycles}$ ) by the time interval given in the data sheet ( $t_{Refresh\ Period}$ ):

$$f_{Refresh} = n_{cycles} / t_{Refresh\ Period}$$

Combining these formulas, the value that must be programmed into the RR field can be computed as:

$$RR = f_{EM1CLK} \times t_{Refresh\ Period} / n_{cycles}$$

The following example illustrates calculating the value of RR. Given that:

- $f_{EM1CLK} = 100\text{MHz}$  (frequency of EMIF clock)
- $t_{Refresh\ Period} = 64\text{ms}$  (required refresh interval of the SDRAM)
- $n_{cycles} = 8192$  (number of cycles in a refresh interval for the SDRAM)

RR can be calculated as:

$$RR = 100\text{MHz} \times 64\text{ms}/8192$$

$$RR = 781.25$$

$$RR = 782\text{ cycles} = 30\text{Eh cycles}$$

### 11.2.5.7 Self-Refresh Mode

The EMIF can be programmed to enter the self-refresh state by setting the SR bit of SDRAM\_CR to 1. This causes the EMIF to issue the SLFR command after completing any outstanding SDRAM access requests and clearing the refresh backlog counter by performing one or more auto refresh cycles. This places the attached SDRAM device into self-refresh mode in which the EMIF consumes a minimal amount of power while performing the refresh cycles.

While in the self-refresh state, the EMIF continues to service asynchronous bank requests and register accesses as normal, with one caveat. The EMIF does not park the data bus following a read to asynchronous memory while in the self-refresh state. Instead, the EMIF tri-states the data bus. Therefore, it is not recommended to perform asynchronous read operations while the EMIF is in the self-refresh state to prevent floating inputs on the data bus. More information about data bus parking can be found in [Section 11.2.7](#).

The EMIF exits from the self-refresh state, if either of the following events occur:

- The SR bit of SDRAM\_CR is cleared to 0.
- An SDRAM accesses is requested.

The EMIF exits from the self-refresh state by driving EM1SDCKE high and performing an auto refresh cycle.

The attached SDRAM device must also be placed into self-refresh mode when changing the frequency of EM1CLK. If the frequency of EM1CLK changes while the SDRAM is not in self-refresh mode, Procedure B in [Section 11.2.5.5](#) must be followed to reinitialize the device.

#### 11.2.5.8 Power-Down Mode

To support low-power modes, the EMIF can be requested to issue a POWER DOWN command to the SDRAM by setting the PD bit in the SDRAM configuration register (SDRAM\_CR). When this bit is set, the EMIF continues normal operation until all outstanding memory access requests have been serviced and the SDRAM refresh backlog (if there is one) has been cleared. At this point, the EMIF enters the power-down state. Upon entering this state, the EMIF issues a POWER DOWN command (same as a NOP command but driving the EM1SDCKE low on the same cycle). The EMIF then maintains the EM1SDCKE low until the EMIF exits the power-down state.

Since the EMIF services the refresh backlog before the EMIF enters the power-down state, all internal banks of the SDRAM are closed (precharged) prior to issuing the POWER DOWN command. Therefore, the EMIF only supports precharge power-down. The EMIF does not support active power-down, where internal banks of the SDRAM are open (active) before the POWER DOWN command is issued.

During the power-down state, the EMIF services the SDRAM, asynchronous memory, and register accesses as normal, returning to the power-down state upon completion.

The PDWR bit in the SDRAM\_CR indicates whether the EMIF must perform refreshes in power-down state. If the PDWR bit is set, the EMIF exits the power-down state every time the Refresh Must level is set, performs AUTO REFRESH commands to the SDRAM, and returns back to the power-down state. This evenly distributes the refreshes to the SDRAM in power-down state. If the PDWR bit is not set, the EMIF does not perform any refreshes to the SDRAM. Therefore, the data integrity of the SDRAM is not maintained upon power-down exit, if the PDWR bit is not set.


If the PD bit is cleared while in the power-down state, the EMIF comes out of the power-down state. The EMIF:

- Drives EM1SDCKE high
- Enters the idle state

### 11.2.5.9 SDRAM Read Operation

When the EMIF receives a read request to the SDRAM from one of the requesters listed in [Section 11.2.2](#), the EMIF performs one or more read access cycles. A read access cycle begins with the issuing of the ACTV command to select the desired bank and row of the SDRAM device. After the row has been opened, the EMIF proceeds to issue a READ command while specifying the desired bank and column address. EM1A[10] is held low during the READ command to avoid auto-precharging. The READ command signals the SDRAM device to output data from the specified address while EMIF issues NOP commands. Following a READ command, the CL field of the SDRAM configuration register (SDRAM\_CR) defines how many delay cycles are present before the read data appears on the data bus. This is referred to as the CAS latency.

[Figure 11-6](#) shows the signal waveforms for a basic SDRAM read operation in which multiple data is read from a single page. On this device, burst accesses are not supported; hence, the EMIF issues a READ command for each data access. Only when the EMIF SDRAM interface is configured to 16-bit by setting the NM bit of the SDRAM configuration register (SDRAM\_CR) to 1 and CPU (or any other controller) does a 32-bit READ access, a burst access is issued with a size of two.



**Figure 11-6. Timing Waveform for Basic SDRAM Read Operation**


Several other pins are also active during a read access. The EM1DQM[x:0] pins are driven low during the READ commands and are kept low during the NOP commands that correspond to the burst request. The state of the other EMIF pins during each command can be found in [Table 11-6](#).

The EMIF schedules the commands based on the timing information that is provided to the EMIF in the SDRAM timing register (SDRAM\_TR). The values for the timing parameters in this register must be chosen to satisfy the timing requirements listed in the SDRAM data manual. The EMIF uses this timing information to avoid violating any timing constraints related to issuing commands. This is commonly accomplished by inserting NOP commands between various commands during an access. Refer to the register description of SDRAM\_TR in the SDTIMER register for more details on the various timing parameters.

### 11.2.5.10 SDRAM Write Operations

When the EMIF receives a write request to SDRAM from one of the requesters listed in [Section 11.2.2](#), the EMIF performs one or more write-access cycles. A write-access cycle begins with the issuing of the ACTV command to select the desired bank and row of the SDRAM device. After the row has been opened, the EMIF proceeds to issue a WRT command while specifying the desired bank and column address. EM1A[10] is held low during the WRT command to avoid auto-precharging. The WRT command signals the SDRAM device to start writing the given data to the specified address while the EMIF issues NOP commands. On this device, burst accesses are not supported; hence, the EMIF issues a WRITE command for each data access. Only when the EMIF SDRAM interface is configured to 16-bit by setting the NM bit of the SDRAM configuration register (SDRAM\_CR) to 1 and CPU (or any other controller) does a 32bit WRITE access, a burst access is issued with size of two.

Figure 11-7 shows the signal waveforms for a basic SDRAM write operation.



**Figure 11-7. Timing Waveform for Basic SDRAM Write Operation**

The EMIF truncates a series of bursting data if the remaining addresses of the burst are not part of the write request. The EMIF can truncate the burst in three ways:

- By issuing another WRT to the same page
- By issuing a PRE command to prepare for accessing a different page of the same bank
- By issuing a BT command to prepare for accessing a page in a different bank

Several other pins are also active during a write access. The EM1DQM[x:0] pins are driven to select which bytes of the data word are written to the SDRAM device. The pins are also used to mask out entire undesired data words during a burst access. The state of the other EMIF pins during each command can be found in [Table 11-6](#).

The EMIF schedules the commands based on the timing information that is provided to the EMIF in the SDRAM timing register (SDRAM\_TR). The values for the timing parameters in this register must be chosen to satisfy the timing requirements listed in the SDRAM data sheet. The EMIF uses this timing information to avoid violating any timing constraints related to issuing commands. This is commonly accomplished by inserting NOP commands during various cycles of an access. Refer to the register description of SDRAM\_TR in the SDTMR register for more details on the various timing parameters.

### 11.2.5.11 Mapping from Logical Address to EMIF Pins

When the EMIF receives an SDRAM access request, the EMIF must convert the address of the access into the appropriate signals to send to the SDRAM device. The details of this address mapping are shown in [Table 11-14](#) for 32-bit operation and in [Table 11-15](#) for 16-bit operation. Using the settings of the IBANK and PAGESIZE fields of the SDRAM configuration register (SDRAM\_CR), the EMIF determines which bits of the logical address are mapped to the SDRAM row, column, and bank addresses.

As the logical address is incremented by one halfword (16-bit operation), the column address is likewise incremented by one until a page boundary is reached. When the logical address increments across a page boundary, the EMIF moves into the same page in the next bank of the attached device by incrementing the bank address EM1BA and resetting the column address. The page in the previous bank is left open until necessary to close the page. This method of traversal through the SDRAM banks helps maximize the number of open banks inside of the SDRAM and results in an efficient use of the device. There is no limitation on the number of banks that can be open at one time, but only one page within a bank can be open at a time.

The EMIF uses the EM1DQM[3:0] pins during a WRT command to mask out selected bytes or entire words. The EM1DQM[3:0] pins are always low during a READ command.

**Table 11-14. Mapping from Logical Address to EMIF Pins for 32-bit SDRAM**

IBANK	PAGESIZE	Logical Address														
		31:27	26	25	24	23	22	21:14	13	12	11	10	9	8:1	0	
0	0	-						Row Address						Col Address	EM1DQM[2]/EM1DQM[3]	
1	0	-						Row Address						EM1BA[0]	Col Address	EM1DQM[2]/EM1DQM[3]
2	0	-						Row Address						EM1BA[1:0]	Col Address	EM1DQM[2]/EM1DQM[3]
0	1	-						Row Address						Column Address		EM1DQM[2]/EM1DQM[3]
1	1	-						Row Address						EM1BA[0]	Column Address	EM1DQM[2]/EM1DQM[3]
2	1	-						Row Address						EM1BA[1:0]	Column Address	EM1DQM[2]/EM1DQM[3]
0	2	-						Row Address						Column Address		EM1DQM[2]/EM1DQM[3]
1	2	-						Row Address						EM1BA[0]	Column Address	EM1DQM[2]/EM1DQM[3]
2	2	-						Row Address						EM1BA[1:0]	Column Address	EM1DQM[2]/EM1DQM[3]
0	3	-						Row Address						Column Address		EM1DQM[2]/EM1DQM[3]
1	3	-						Row Address						EM1BA[0]	Column Address	EM1DQM[2]/EM1DQM[3]
2	3	-						Row Address						EM1BA[1:0]	Column Address	EM1DQM[2]/EM1DQM[3]

**Table 11-15. Mapping from Logical Address to EMIF Pins for 16-bit SDRAM**

IBANK	PAGESIZE	Logical Address													
		31:26	25	24	23	22	21	20:13	12	11	10	9	8	7:0	
0	0	-						Row Address						Col Address	
1	0	-						Row Address						EM1BA[0]	Col Address
2	0	-						Row Address						EM1BA[1:0]	Col Address
0	1	-						Row Address						Column Address	
1	1	-						Row Address						EM1BA[0]	Column Address
2	1	-						Row Address						EM1BA[1:0]	Column Address
0	2	-						Row Address						Column Address	
1	2	-						Row Address						EM1BA[0]	Column Address
2	2	-						Row Address						EM1BA[1:0]	Column Address
0	3	-						Row Address						Column Address	
1	3	-						Row Address						EM1BA[0]	Column Address
2	3	-						Row Address						EM1BA[1:0]	Column Address



**Note**

The upper bit of the row address is used only when addressing 256-Mbit and 512-Mbit SDRAM memories.

**11.2.6 Asynchronous Controller and Interface**

The EMIF easily interfaces to a variety of asynchronous devices including NOR Flash and SRAM. The EMIF can be operated in two major modes (see Table 11-16):

- Normal Mode
- Select Strobe Mode

**Table 11-16. Normal Mode vs. Select Strobe Mode**

Mode	Function of EM1DQM pins	Operation of EM1CS[4:2]
Normal Mode	Byte enables	Active during the entire asynchronous access cycle
Select Strobe Mode	Byte enables	Active only during the strobe period of an access cycle


The first mode of operation is normal mode, in which the EM1DQM pins of the EMIF function as byte enables. In this mode, the  $\overline{\text{EM1CS}}[4:2]$  pins behave as typical chip select signals, remaining active for the duration of the asynchronous access. See Section 11.2.6.1 for an example interface with multiple 8-bit devices.

The second mode of operation is select strobe mode, in which the  $\overline{\text{EM1CS}}[4:2]$  pins act as a strobe, active only during the strobe period of an access. In this mode, the EM1DQM pins of the EMIF function as standard byte enables for reads and writes. A summary of the differences between the two modes of operation are shown in Table 11-16. Refer to Section 11.2.6.4 for the details of asynchronous operations in normal mode, and to Section 11.2.6.5 for the details of asynchronous operations in select strobe mode. The EMIF hardware defaults to normal mode, but can be manually switched to select strobe mode by setting the SS bit in the asynchronous  $m$  ( $m = 1, 2, 3, \text{ or } 4$ ) configuration register (CENCFG) ( $n = 2, 3, \text{ or } 4$ ). Throughout the chapter,  $m$  can hold the values 1, 2, 3 or 4; and  $n$  can hold the values 2, 3, or 4.

The EMIF also provides configurable cycle timing parameters and an extended wait mode that allows the connected device to extend the strobe period of an access cycle. The following sections describe the features related to interfacing with external asynchronous devices.

**11.2.6.1 Interfacing to Asynchronous Memory**

Figure 11-8 shows the EMIF's external pins used in interfacing with an asynchronous device. In  $\overline{\text{EM1CS}}[n]$ ,  $n = 2, 3, \text{ or } 4$ .




**Figure 11-8. EMIF Asynchronous Interface**




Of special note is the connection between the EMIF and the external device's address bus. The EMIF address pin EM1A[0] always provides the least-significant bit of a 32-bit word address. Therefore, when interfacing to a 16-bit or 8-bit asynchronous device, the EM1BA[1] and EM1BA[0] pins provide the least-significant bits of the halfword or byte address, respectively. Figure 11-9 and Figure 11-10 show the mapping between the EMIF and the connected device's data and address pins for various programmed data bus widths. The data bus width can be configured in the asynchronous  $n$  configuration register (ASYNC\_CS $n$ \_CR).


Figure 11-10 shows an interface between the EMIF and an external memory with byte enables. The EMIF must be operated in either normal mode or select strobe mode when using this interface, so that the EM1DQM signals operate as byte enables.



a) EMIF to 8-bit memory interface



b) EMIF to 16-bit memory interface

**Figure 11-9. EMIF to 8-bit/16-bit Memory Interface**

**Figure 11-10. Common Asynchronous Interface**

### 11.2.6.2 Accessing Larger Asynchronous Memories

If a device such as a large asynchronous Flash needs to be attached to the EMIF, then GPIO pins can be used to control the Flash device upper address lines.

### 11.2.6.3 Configuring EMIF for Asynchronous Accesses

The operation of the EMIF's asynchronous interface can be configured by programming the appropriate register fields. The reset value and bit position for each register field can be found in [Section 11.5](#). The following tables list the register fields that can be programmed and describe the purpose of each field. These registers can be programmed prior to accessing the external memory, and the transfer following a write to these registers uses the new configuration.

**Table 11-17. Description of the Asynchronous *m* Configuration Register (ASYNC\_CS<sub>*n*</sub>\_CR)**

Parameter	Description
SS	<p><b>Select Strobe mode.</b> This bit selects the EMIF's mode of operation in the following way:</p> <ul style="list-style-type: none"> <li>SS = 0 selects Normal Mode <ul style="list-style-type: none"> <li>EM1DQM pins function as byte enables</li> <li><math>\overline{\text{EM1CS}}[4:2]</math> active for duration of access</li> </ul> </li> <li>SS = 1 selects Select Strobe Mode <ul style="list-style-type: none"> <li>EM1DQM pins function as byte enables</li> <li><math>\overline{\text{EM1CS}}[4:2]</math> acts as a strobe.</li> </ul> </li> </ul>
EW	<p><b>Extended Wait Mode enable.</b></p> <ul style="list-style-type: none"> <li>EW = 0 disables extended wait mode</li> <li>EW = 1 enables extended wait mode</li> </ul> <p>When set to 1, the EMIF enables the extended wait mode in which the strobe width of an access cycle can be extended in response to the assertion of the EM1WAIT pin. The WP<sub><i>n</i></sub> bit in the asynchronous wait cycle configuration register (ASYNC_WCCR) controls the polarity of the EM1WAIT pin. See <a href="#">Section 11.2.6.6</a> for more details on this mode of operation.</p>
W_SETUP/R_SETUP	<p><b>Read/Write setup widths.</b></p> <p>These fields define the number of EMIF clock cycles of setup time for the address pins (EM1A), byte enables (EM1DQM), and asynchronous chip enable (<math>\overline{\text{EM1CS}}[4:2]</math>) before the read strobe pin (EM103) or write strobe pin (EM1WE) falls, minus one cycle. For writes, the W_SETUP field also defines the setup time for the data pins (EM1D). Refer to the asynchronous device's data sheet to determine the appropriate setting for this field.</p>
W_STROBE/R_STROBE	<p><b>Read/Write strobe widths.</b></p> <p>These fields define the number of EMIF clock cycles between the falling and rising of the read strobe pin (EM103) or write strobe pin (EM1WE<sub><i>n</i></sub>), minus one cycle. If Extended Wait Mode is enabled by setting the EW field in the asynchronous <i>n</i> configuration register (ASYNC_CS<sub><i>n</i></sub>_CR), these fields must be set to a value greater than zero. Refer to the data manual of the external asynchronous device to determine the appropriate setting for this field.</p>
W_HOLD/R_HOLD	<p><b>Read/Write hold widths.</b></p> <p>These fields define the number of EMIF clock cycles of hold time for the address pins (EM1A and EM1BA), byte enables (EM1DQM), and asynchronous chip enable (<math>\overline{\text{EM1CS}}[4:2]</math>) after the read strobe pin (EM103) or write strobe pin (<math>\overline{\text{EM1WE}}</math>) rises, minus one cycle. For writes, the W_HOLD field also defines the hold time for the data pins (EM1D). Refer to the data manual of the external asynchronous device to determine the appropriate setting for this field.</p>
TA	<p><b>Minimum turnaround time.</b></p> <p>This field defines the minimum number of EMIF clock cycles between asynchronous reads and writes, minus one cycle. The purpose of this feature is to avoid contention on the bus. The value written to this field also determines the number of cycles that are inserted between asynchronous accesses and SDRAM accesses. Refer to the data manual of the external asynchronous device to determine the appropriate setting for this field.</p>

**Table 11-17. Description of the Asynchronous *m* Configuration Register (ASYNC\_CS<sub>n</sub>\_CR) (continued)**

Parameter	Description
ASIZE	<p><b>Asynchronous Device Bus Width.</b> This field determines the data bus width of the asynchronous interface in the following way:</p> <ul style="list-style-type: none"> <li>ASIZE = 0 selects an 8-bit bus</li> <li>ASIZE = 1 selects a 16-bit bus</li> <li>ASIZE = 2 selects a 32-bit bus</li> </ul> <p>The configuration of ASIZE determines the function of the EM1A and EM1BA pins as described in <a href="#">Section 11.2.6.1</a>. This field also determines the number of external accesses required to fulfill a request generated by one of the sources mentioned in <a href="#">Section 11.2.2</a>. For example, a request for a 32-bit word requires four external access when ASIZE = 0. Refer to the data manual of the external asynchronous device to determine the appropriate setting for this field.</p>

**Table 11-18. Description of the Asynchronous Wait Cycle Configuration Register (ASYNC\_WCCR)**

Parameter	Description
WP <sub>n</sub>	<p><b>EM_WAIT Polarity.</b></p> <ul style="list-style-type: none"> <li>WP<sub>n</sub> = 0 selects active-low polarity</li> <li>WP<sub>n</sub> = 1 selects active-high polarity</li> </ul> <p>When set to 1, the EMIF waits if the EM1WAIT pin is high. When cleared to 0, the EMIF waits if the EM1WAIT pin is low. The EMIF must have the Extended Wait Mode enabled for the EM1WAIT pin to affect the width of the strobe period.</p>
MAX_EXT_WAIT	<p><b>Maximum Extended Wait Cycles.</b> This field configures the number of EMIF clock cycles the EMIF waits for the EM1WAIT pin to be deactivated during the strobe period of an access cycle. The maximum number of EMIF clock cycles the EMIF waits is determined by the following formula: Maximum Extended Wait Cycles = (MAX_EXT_WAIT + 1) × 16 If the EM1WAIT pin is not deactivated within the time specified by this field, the EMIF resumes the access cycle, registering whatever data is on the bus and proceeding to the hold period of the access cycle. This situation is referred to as an Asynchronous Timeout. An Asynchronous Timeout generates an interrupt, if the interrupt has been enabled in the EMIF interrupt mask set register (INT_MSK_SET). Refer to <a href="#">Section 11.2.9.1</a> for more information about EMIF interrupts.</p>

**Table 11-19. Description of EMIF Interrupt Mask Set Register (INT\_MSK\_SET)**

Parameter	Description
WR_MASK_SET	<p><b>Wait Rise Mask Set.</b> Writing a 1 enables an interrupt to be generated when a rising edge on EM1WAIT occurs.</p>
AT_MASK_SET	<p><b>Asynchronous Timeout Mask Set.</b> Writing a 1 to this bit enables an interrupt to be generated when an Asynchronous Timeout occurs.</p>

**Table 11-20. Description of EMIF Interrupt Mast Clear Register (INT\_MSK\_CLR)**

Parameter	Description
WR_MASK_CLR	<b>Wait Rise Mask Clear.</b> Writing a 1 to this bit disables the interrupt, clearing the WR_MASK_SET bit in EMIF interrupt mask set register (INT_MSK_SET).
AT_MASK_CLR	<b>Asynchronous Timeout Mask Clear.</b> Writing a 1 to this bit prevents an interrupt from being generated when an Asynchronous Timeout occurs.

**Note**

The EMIF performs SDRAM refreshes even if the SDRAM interface is not used. If using only the ASRAM interface, then SDRAM refreshes impact the ASRAM performance. To avoid this, set PD = 1 in the SDRAM\_CR register (Emif1Regs.SDRAM\_CR.PD = 1). This bit can be updated only if there are no pending EMIF accesses.

**11.2.6.4 Read and Write Operations in Normal Mode**

Normal mode is the asynchronous interface default mode of operation. Normal mode is selected when the SS bit in the asynchronous  $n$  configuration register (ASYNC\_CS $n$ \_CR) is cleared to 0. In this mode, the EM1DQM pins operate as byte enables. [Section 11.2.6.4.1](#) and [Section 11.2.6.4.2](#) explain the details of read and write operations while in normal mode.

**11.2.6.4.1 Asynchronous Read Operations (Normal Mode)****Note**

During an entire asynchronous read operation, the EM1WE pin is driven high.


An asynchronous read is performed when any of the requesters mentioned in [Section 11.2.2](#) request a read from the attached asynchronous memory. After the request is received, a read operation is initiated once the request becomes the EMIF's highest priority task, according to the priority scheme detailed in [Section 11.2.13](#). In the event that the read request cannot be serviced by a single access cycle to the external device, multiple access cycles are performed by EMIF until the entire request is fulfilled. The details of an asynchronous read operation in normal mode are described in [Table 11-21](#). Also, [Figure 11-11](#) shows an example timing diagram of a basic read operation.

**Table 11-21. Asynchronous Read Operation in Normal Mode**

Time Interval	Pin Activity in Normal Mode
Turnaround period	Once the read operation becomes the highest priority task for EMIF, the EMIF waits for the programmed number of turn-around cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the asynchronous $n$ configuration register (ASYNC_CS $n$ _CR). Between each access (write or read), the EMIF inserts two cycles of delay even though TA field is programmed as 0. After the EMIF has waited for the turnaround cycles to complete, the EMIF again checks to make sure that the read operation is still the highest priority task. If so, the EMIF proceeds to the setup period of the operation. If the read operation is no longer the highest priority task, the EMIF terminates the operation.
Start of the setup period	The following actions occur at the start of the setup period: <ul style="list-style-type: none"> <li>The setup, strobe, and hold values are set according to the R_SETUP, R_STROBE, and R_HOLD values in ASYNC_CS<math>n</math>_CR.</li> <li>The address pins EM1A and EM1BA become valid and carry the values described in <a href="#">Section 11.2.6.1</a>.</li> <li>EM1CS[4:2] falls to enable the external device (if not already low from a previous operation)</li> </ul>

**Table 11-21. Asynchronous Read Operation in Normal Mode (continued)**

Time Interval	Pin Activity in Normal Mode
Strobe period	<p>The following actions occur during the strobe period of a read operation:</p> <ol style="list-style-type: none"> <li>1. <math>\overline{\text{EM1OE}}</math> falls at the start of the strobe period</li> <li>2. On the rising edge of the clock that is concurrent with the end of the strobe period:                             <ul style="list-style-type: none"> <li>• <math>\overline{\text{EM1OE}}</math> rises</li> <li>• The data on the EM1Dx bus is sampled by EMIF.</li> </ul> </li> </ol> <p>In <a href="#">Figure 11-11</a>, EM1WAIT is inactive. If EM1WAIT is instead activated, the strobe period can be extended by the external device to give it more time to provide the data. <a href="#">Section 11.2.6.6</a> contains more details on using the EM1WAIT pin.</p>
End of the hold period	<p>At the end of the hold period:</p> <ul style="list-style-type: none"> <li>• The address pins EM1A and EM1BA become invalid</li> <li>• <math>\overline{\text{EM1CS}}[4:2]</math> rises (if no more operations are required to complete the current request)</li> </ul> <p>The EMIF can be required to issue additional read operations to a device with a small data bus width to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turn-round cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to the previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, EMIF instead enters directly into the turnaround period for the pending read or write operation.</p>


**Figure 11-11. Timing Waveform of an Asynchronous Read Cycle in Normal Mode**

### 11.2.6.4.2 Asynchronous Write Operations (Normal Mode)

#### Note

During an entire asynchronous write operation, the EM1OE pin is driven high.

An asynchronous write is performed when any of the requesters mentioned in [Section 11.2.2](#) request a write to memory in the asynchronous bank of EMIF. After the request is received, a write operation is initiated once the request becomes the EMIF's highest priority task, according to the priority scheme detailed in [Section 11.2.13](#). In the event that the write request cannot be serviced by a single access cycle to the external device, multiple access cycles are performed by the EMIF until the entire request is fulfilled. The details of an asynchronous write operation in normal mode are described in [Table 11-22](#). Also, [Figure 11-12](#) shows an example timing diagram of a basic write operation.

**Table 11-22. Asynchronous Write Operation in Normal Mode**

Time Interval	Pin Activity in Normal Mode
Turnaround period	Once the write operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turn-around cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the asynchronous <i>n</i> configuration register (ASYNC_CS <i>n</i> _CR). Between each access (write or read) EMIF inserts two cycles of delay even though TA field is programmed as 0. After the EMIF has waited for the turn-around cycles to complete, the EMIF again checks to make sure that the write operation is still the highest priority task. If so, the EMIF proceeds to the setup period of the operation. If the write operation is no longer the highest priority task, EMIF terminates the operation.
Start of the setup period	The following actions occur at the start of the setup period: <ul style="list-style-type: none"> <li>The setup, strobe, and hold values are set according to the W_SETUP, W_STROBE, and W_HOLD values in ASYNC_CS<i>n</i>_CR.</li> <li>The address pins EM1A and EM1BA and the data pins EM1D<i>x</i> become valid. The EM1A and EM1BA pins carry the values described in <a href="#">Section 11.2.6.1</a>.</li> <li><math>\overline{\text{EM1CS}}[4:2]</math> falls to enable the external device (if not already low from a previous operation).</li> </ul>
Strobe period	The following actions occur at the start of the strobe period of a write operation: <ol style="list-style-type: none"> <li><math>\overline{\text{EM1WE}}</math> falls</li> <li>The EM1DQM pins become valid as byte enables.</li> </ol> <p>The following actions occur on the rising edge of the clock that is concurrent with the end of the strobe period:</p> <ol style="list-style-type: none"> <li><math>\overline{\text{EM1WE}}</math> rises</li> <li>The EM1DQM pins deactivate</li> </ol> <p>In <a href="#">Figure 11-12</a>, EM1WAIT is inactive. If EM1WAIT is instead activated, the strobe period can be extended by the external device to give it more time to accept the data. <a href="#">Section 11.2.6.6</a> contains more details on using the EM1WAIT pin.</p>
End of the hold period	At the end of the hold period: <ul style="list-style-type: none"> <li>The address pins EM1A<i>x</i> and EM1BA<i>x</i> become invalid</li> <li>The data pins become invalid</li> <li><math>\overline{\text{EM1CS}}[n]</math> (<i>n</i> = 2, 3, or 4) rises (if no more operations are required to complete the current request)</li> </ul> <p>The EMIF can be required to issue additional write operations to a device with a small data bus width to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turnaround cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to the previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turnaround period for the pending read or write operation.</p>




Figure 11-12. Timing Waveform of an Asynchronous Write Cycle in Normal Mode

### 11.2.6.5 Read and Write Operation in Select Strobe Mode

Select Strobe mode is the EMIF's second mode of operation. Select Strobe mode is selected when the SS bit of the asynchronous  $n$  configuration register (ASYNC\_CS $_n$ \_CR) is set to 1. In this mode, the EM1DQM pins operate as byte enables and the  $\overline{\text{EM1CS}}[n]$  ( $n = 2, 3, \text{ or } 4$ ) pin is only active during the strobe period of an access cycle. [Section 11.2.6.4.1](#) and [Section 11.2.6.4.2](#) explain the details of read and write operations while in select strobe mode.

#### 11.2.6.5.1 Asynchronous Read Operations (Select Strobe Mode)

##### Note

During the entirety of an asynchronous read operation, the EM1WEn pin is driven high.

An asynchronous read is performed when any of the requesters mentioned in [Section 11.2.2](#) request a read from the attached asynchronous memory. After the request is received, a read operation is initiated once the request becomes the EMIF's highest priority task, according to the priority scheme detailed in [Section 11.2.13](#). In the event that the read request cannot be serviced by a single access cycle to the external device, multiple access cycles are performed by the EMIF until the entire request is fulfilled. The details of an asynchronous read operation in select strobe mode are described in [Table 11-23](#). Also, [Figure 11-13](#) shows an example timing diagram of a basic read operation.

**Table 11-23. Asynchronous Read Operation in Select Strobe Mode**

Time Interval	Pin Activity in Select Strobe Mode
Turnaround period	Once the read operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turnaround cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the asynchronous $n$ configuration register (ASYNC_CS $_n$ _CR). Between each access (Write or Read) EMIF inserts two cycles of delay even though TA field is programmed as 0. After the EMIF has waited for the turn-around cycles to complete, the EMIF again checks to make sure that the read operation is still the highest priority task. If so, the EMIF proceeds to the setup period of the operation. If the read operation is no longer the highest priority task, the EMIF terminates the operation.
Start of the setup period	The following actions occur at the start of the setup period: <ul style="list-style-type: none"> <li>The setup, strobe, and hold values are set according to the R_SETUP, R_STROBE, and R_HOLD values in ASYNC_CS<math>_n</math>_CR.</li> <li>The address pins EM1A and EM1BA become valid and carry the values described in <a href="#">Section 11.2.6.1</a>.</li> <li>The EM1DQM pins become valid as byte enables.</li> </ul>
Strobe period	The following actions occur during the strobe period of a read operation: <ol style="list-style-type: none"> <li><math>\overline{\text{EM1CS}}[n]</math> (<math>n = 2, 3, \text{ or } 4</math>) and <math>\overline{\text{EM1OE}}</math> fall at the start of the strobe period</li> <li>On the rising edge of the clock that is concurrent with the end of the strobe period: <ul style="list-style-type: none"> <li><math>\overline{\text{EM1CS}}[n]</math> (<math>n = 2, 3, \text{ or } 4</math>) and <math>\overline{\text{EM1OE}}</math> rise</li> <li>The data on the EM1D bus is sampled by EMIF.</li> </ul> </li> </ol> <p>In <a href="#">Figure 11-13</a>, EM1WAIT is inactive. If EM1WAIT is instead activated, the strobe period can be extended by the external device to give more time to provide the data. <a href="#">Section 11.2.6.6</a> contains more details on using the EM1WAIT pin.</p>
End of the hold period	At the end of the hold period: <ul style="list-style-type: none"> <li>The address pins EM1A and EM1BA become invalid</li> <li>The EM1DQM pins become invalid</li> </ul> <p>The EMIF can be required to issue additional read operations to a device with a small data bus width to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turnaround cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to the previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turnaround period for the pending read or write operation.</p>






Figure 11-13. Timing Waveform of an Asynchronous Read Cycle in Select Strobe Mode

### 11.2.6.5.2 Asynchronous Write Operations (Select Strobe Mode)


#### Note

During the entirety of an asynchronous write operation, the  $\overline{\text{EM1OE}}$  pin is driven high.

An asynchronous write is performed when any of the requesters mentioned in [Section 11.2.2](#) request a write to memory in the asynchronous bank of EMIF. After the request is received, a write operation is initiated once the request becomes the EMIF's highest priority task, according to the priority scheme detailed in [Section 11.2.13](#). In the event that the write request cannot be serviced by a single access cycle to the external device, multiple access cycles are performed by the EMIF until the entire request is fulfilled. The details of an asynchronous write operation in select strobe mode are described in [Table 11-24](#). Also, [Figure 11-14](#) shows an example timing diagram of a basic write operation.

**Table 11-24. Asynchronous Write Operation in Select Strobe Mode**

Time Interval	Pin Activity in Select Strobe Mode
Turnaround period	<p>Once the write operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turnaround cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the asynchronous <i>n</i> configuration register (ASYNC_CS<sub>n</sub>_CR). Between each access (Write or Read) EMIF inserts two cycles of delay even though TA field is programmed as 0.</p> <p>After the EMIF has waited for the turnaround cycles to complete, the EMIF again checks to make sure that the write operation is still the highest priority task. If so, the EMIF proceeds to the setup period of the operation. If the write operation is no longer the highest priority task, the EMIF terminates the operation.</p>
Start of the setup period	<p>The following actions occur at the start of the setup period:</p> <ul style="list-style-type: none"> <li>The setup, strobe, and hold values are set according to the W_SETUP, W_STROBE, and W_HOLD values in ASYNC_CS<sub>n</sub>_CR.</li> <li>The address pins EM1A and EM1BA and the data pins EM1D become valid. The EM1A and EM1BA pins carry the values described in <a href="#">Section 11.2.6.1</a>.</li> <li>The EM1DQM pins become active as byte enables.</li> </ul>
Strobe period	<p>The following actions occur at the start of the strobe period of a write operation:</p> <ul style="list-style-type: none"> <li><math>\overline{\text{EM1CS}}[n]</math> (<i>n</i> = 2, 3, or 4) and <math>\overline{\text{EM1WE}}</math> fall</li> </ul> <p>The following actions occur on the rising edge of the clock which is concurrent with the end of the strobe period:</p> <ul style="list-style-type: none"> <li><math>\overline{\text{EM1CS}}[n]</math> (<i>n</i> = 2, 3, or 4) and <math>\overline{\text{EM1WE}}</math> rise</li> </ul> <p>In <a href="#">Figure 11-14</a>, EM1WAIT is inactive. If EM1WAIT is instead activated, the strobe period can be extended by the external device to give more time to accept the data. <a href="#">Section 11.2.6.6</a> contains more details on using the EM1WAIT pin.</p>
End of the hold period	<p>At the end of the hold period:</p> <ul style="list-style-type: none"> <li>The address pins EM1A and EM1BA become invalid</li> <li>The data pins become invalid</li> <li>The EM1DQM pins become invalid</li> </ul> <p>The EMIF can be required to issue additional write operations to a device with a small data bus width to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turnaround cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to the previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turnaround period for the pending read or write operation.</p>



**Figure 11-14. Timing Waveform of an Asynchronous Write Cycle in Select Strobe Mode**

#### 11.2.6.6 Extended Wait Mode and the EM1WAIT Pin

The EMIF supports the extended wait mode. This is a mode that the external asynchronous device can assert control over the length of the strobe period. The extended wait mode can be entered by setting the EW bit in the asynchronous  $n$  configuration register (ASYNC\_CS $n$ \_CR ( $n = 2, 3, \text{ or } 4$ )). When this bit is set, the EMIF monitors the EM1WAIT pin to determine if the attached device wishes to extend the strobe period of the current access cycle beyond the programmed number of clock cycles.

When the EMIF detects that the EM1WAIT pin has been asserted, the EMIF begins inserting extra strobe cycles into the operation until the EM1WAIT pin is deactivated by the external device. The EMIF then returns to the last cycle of the programmed strobe period and the operation proceeds as usual from this point. Refer to the device data sheet for details on the timing requirements of the EM1WAIT signal.

The EM1WAIT pin cannot be used to extend the strobe period indefinitely. The programmable MAX\_EXT\_WAIT field in the asynchronous wait cycle configuration register (AWCC) determines the maximum number of EM1CLK cycles the strobe period can be extended beyond the programmed length. When the counter expires, the EMIF proceeds to the hold period of the operation regardless of the state of the EM1WAIT pin. The EMIF can also generate an interrupt upon expiration of this counter. See [Section 11.2.9.1](#) for details on enabling this interrupt.

For the EMIF to function properly in the extended wait mode, the WP $n$  bit of AWCC must be programmed to match the polarity of the EM1WAIT pin. In the reset state of 1, the EMIF inserts wait cycles when the EM1WAIT pin is sampled high. When set to 0, the EMIF inserts wait cycles only when EM1WAIT is sampled low. This programmability allows for a glueless connection to larger variety of asynchronous devices.

Finally, a restriction is placed on the strobe period timing parameters when operating in extended wait mode. Specifically, the sum of the W\_SETUP and W\_STROBE fields must be greater than four, and the sum of the R\_SETUP and R\_STROBE fields must be greater than four for the EMIF to recognize the EM1WAIT pin has been asserted. The W\_SETUP, W\_STROBE, R\_SETUP, and R\_STROBE fields are in ASYNC\_CS $n$ \_CR.

### 11.2.7 Data Bus Parking

The EMIF always drives the data bus to the previous write data value when the EMIF is idle. This feature is called data bus parking. Only when the EMIF issues a read command to the external memory does the EMIF stop driving the data bus. After the EMIF latches the last read data, the EMIF immediately parks the data bus again.

The one exception to this behavior occurs after performing an asynchronous read operation while the EMIF is in the self-refresh state. In this situation, the read operation is not followed by the EMIF parking the data bus. Instead, the EMIF tri-states the data bus. Therefore, it is not recommended to perform asynchronous read operations while the EMIF is in the self-refresh state, to prevent floating inputs on the data bus. External pull-ups, such as 10-kohm resistors, must be placed on the 16 EMIF data bus pins (that do not have internal pull-ups) if required to perform reads in this situation. The precise resistor value must be chosen so that the worst case combined off-state leakage currents do not cause the voltage levels on the associated pins to drop below the high-level input voltage requirement.

For information about the self-refresh state, see [Section 11.2.5.7](#).

### 11.2.8 Reset and Initialization Considerations

The EMIF memory controller has two active-low reset signals, `CHIP_RST_n` and `MOD_G_RST_n`. Both these reset signals are driven by the device system reset signal. This device does not offer the flexibility to reset just the EMIF state machine without also resetting the EMIF controller's memory-mapped registers. As soon as the device system reset is released (driven high), the EMIF memory controller immediately begins its initialization sequence. Command and data stored in the EMIF memory controller FIFOs are lost. Refer to [Section 11.2](#) for more information on conditions that can cause a device system reset to be asserted.

When system reset is released, the EMIF automatically begins running the SDRAM initialization sequence described in [Section 11.2.5.4](#). Even though the initialization procedure is automatic, a special procedure, found in [Section 11.2.5.5](#) must still be followed.

### 11.2.9 Interrupt Support

The EMIF supports a single interrupt to the CPU. [Section 11.2.9.1](#) details the generation and internal masking of EMIF interrupts.

#### 11.2.9.1 Interrupt Events

There are three conditions that can cause the EMIF to generate an interrupt to the CPU. These conditions are:

- A rising edge on the EM1WAIT signal (wait rise interrupt)
- An asynchronous time out
- Usage of unsupported addressing mode (line trap interrupt)

The wait rise interrupt occurs when a rising edge is detected on EM1WAIT signal. This interrupt generation is not affected by the `WPn` bit in the asynchronous wait cycle configuration register (`ASYNC_WCCR`). The asynchronous time out interrupt condition occurs when the attached asynchronous device fails to deassert the EM1WAIT pin within the number of cycles defined by the `MAX_EXT_WAIT` bit in `AWCC` (this happens only in extended wait mode). The EMIF supports only linear incrementing and cache line wrap addressing modes. If an access request for an unsupported addressing mode is received, the EMIF sets the `LT` bit in the EMIF interrupt raw register (`INT_RAW`) and treats the request as a linear incrementing request.

Only when the interrupt is enabled by setting the appropriate bit (`WR_MASK_SET/AT_MASK_SET/LT_MASK_SET`) in the EMIF interrupt mask set register (`INT_MSK_SET`) to 1, is the interrupt sent to the CPU. Once enabled, the interrupt can be disabled by writing a 1 to the corresponding bit in the EMIF interrupt mask clear register (`INT_MSK_CLR`). The bit fields in both the `INT_MSK_SET` and `INT_MSK_CLR` can be used to indicate whether the interrupt is enabled. When the interrupt is enabled, the corresponding bit field in both the `INT_MSK_SET` and `INT_MSK_CLR` have a value of 1; when the interrupt is disabled, the corresponding bit field has a value of 0.

The EMIF interrupt raw register (INT\_RAW) and the IF interrupt mask register (INT\_MSK) indicate the status of each interrupt. The appropriate bit (WR/AT/LT) in INT\_RAW is set when the interrupt condition occurs, whether or not the interrupt has been enabled. However, the appropriate bit (WR\_MASKED/AT\_MASKED/LT\_MASKED) in INT\_MSK is set only when the interrupt condition occurs and the interrupt is enabled. Writing a 1 to the bit in INT\_RAW clears the INT\_RAW bit as well as the corresponding bit in INT\_MSK. [Table 11-25](#) contains a brief summary of the interrupt status and control bit fields. See [Section 11.5](#) for complete details on the register fields.

**Table 11-25. Interrupt Monitor and Control Bit Fields**

Register Name	Bit Name	Description
EMIF interrupt raw register (INT_RAW)	WR	This bit is set when a rising edge on the EM1WAIT signal occurs. Writing a 1 clears the WR bit as well as the WR_MASKED bit in INT_MSK.
	AT	This bit is set when an asynchronous timeout occurs. Writing a 1 clears the AT bit as well as the AT_MASKED bit in INT_MSK.
	LT	This bit is set when an unsupported addressing mode is used. Writing a 1 clears LT bit as well as the LT_MASKED bit in INT_MSK.
EMIF interrupt mask register (INT_MSK)	WR_MASKED	This bit is set only when a rising edge on the EM1WAIT signal occurs and the interrupt has been enabled by writing a 1 to the WR_MASK_SET bit in INT_MSK_SET.
	AT_MASKED	This bit is set only when an asynchronous timeout occurs and the interrupt has been enabled by writing a 1 to the AT_MASK_SET bit in INT_MSK_SET.
	LT_MASKED	This bit is set only when line trap interrupt occurs and the interrupt has been enabled by writing a 1 to the LT_MASK_SET bit in INT_MSK_SET.
EMIF interrupt mask set register (INT_MSK_SET)	WR_MASK_SET	Writing a 1 to this bit enables the wait rise interrupt.
	AT_MASK_SET	Writing a 1 to this bit enables the asynchronous timeout interrupt.
	LT_MASK_SET	Writing a 1 to this bit enables the line trap interrupt.
EMIF interrupt mask clear register (INT_MSK_CLR)	WR_MASK_CLR	Writing a 1 to this bit disables the wait rise interrupt.
	AT_MASK_CLR	Writing a 1 to this bit disables the asynchronous timeout interrupt.
	LT_MASK_CLR	Writing a 1 to this bit disables the line trap interrupt.

### 11.2.10 DMA Event Support

The EMIF memory controller is a DMA target peripheral and therefore does not generate DMA events. Data read and write requests can be made directly, by controllers and the DMA.

### 11.2.11 EMIF Signal Multiplexing

For details on the EMIF signal multiplexing, see the *GPIO* chapter, I/O Multiplexing Module section, of this technical reference manual.

### 11.2.12 Memory Map

For information describing the device memory-map, see the data sheet.

### 11.2.13 Priority and Arbitration

[Section 11.2.2](#) describes the external prioritization and arbitration among requests from different sources within the microcontroller. The result of this external arbitration is that only one request is presented to the EMIF at a time. Once the EMIF completes a request, the external arbiter then provides the EMIF with the next pending request.

Internally, the EMIF undertakes memory device transactions according to a strict priority scheme. The highest priority events are:

- A device reset.
- A write to any of the three least significant bytes of the SDRAM configuration register (SDRAM\_CR).

Either of these events causes the EMIF to immediately commence the initialization sequence as described in [Section 11.2.5.4](#).

Once the EMIF has completed its initialization sequence, the EMIF performs memory transactions according to the following priority scheme (highest priority listed first):

1. If the EMIF's backlog refresh counter is at the Refresh Must urgency level, the EMIF performs multiple SDRAM auto-refresh cycles until the Refresh Release urgency level is reached.
2. If an SDRAM or asynchronous read has been requested, the EMIF performs a read operation.
3. If the EMIF's backlog refresh counter is at the Refresh Need urgency level, the EMIF performs an SDRAM auto-refresh cycle.
4. If an SDRAM or asynchronous write has been requested, the EMIF performs a write operation.
5. If the EMIF's backlog refresh counter is at the Refresh May or Refresh Release urgency level, the EMIF performs an SDRAM auto-refresh cycle.
6. If the value of the SR bit in SDRAM\_CR has been set to 1, the EMIF enters the self-refresh state as described in [Section 11.2.5.7](#).

After taking one of the actions listed above, the EMIF then returns to the top of the priority list to determine the next action.

Because the EMIF does not issue auto-refresh cycles when in the self-refresh state, the above priority scheme does not apply when in this state. See [Section 11.2.5.7](#) for details on the operation of the EMIF when in the self-refresh state.

### 11.2.14 System Considerations

This section describes various system considerations to keep in mind when operating the EMIF.

#### 11.2.14.1 Asynchronous Request Times

In a system that interfaces to both SDRAM and asynchronous memory, the asynchronous requests must not take longer than the smaller of the following two values:

- $t_{RAS}$  (typically 120 $\mu$ s) - to avoid violating the maximum time allowed between issuing an ACTV and PRE command to the SDRAM.
- $t_{Refresh\ Rate} \times 11$  (typically 15.7 $\mu$ s  $\times$  11 = 172.7 $\mu$ s) - to avoid refresh violations on the SDRAM.

The length of an asynchronous request is controlled by multiple factors, the primary factor being the number of access cycles required to complete the request. For example, an asynchronous request for 4 bytes requires four access cycles using an 8-bit data bus and only two access cycle using a 16-bit data bus. The maximum request size that the EMIF can be sent is 16 words; therefore, the maximum number of access cycles per memory request is 64 when the EMIF is configured with an 8-bit data bus. The length of the individual access cycles that make up the asynchronous request is determined by the programmed setup, strobe, hold, and turnaround values, but can also be extended with the assertion of the EM1WAIT input signal up to a programmed maximum limit. The user must make sure that an entire asynchronous request does not exceed the timing values listed above when also interfacing to an SDRAM device. This can be done by limiting the asynchronous timing parameters.

### 11.2.15 Power Management

Power dissipation from the EMIF memory controller can be managed by following methods:

- Self-refresh mode
- Power-down mode
- Gating input clocks to the module off

Gating input clocks off to the EMIF memory controller achieves higher power savings when compared to the power savings of self-refresh or power down mode. The input clock to EMIF can be turned off through the use of the Global Clock Module (GCM). Before gating clocks off, the EMIF memory controller must place the SDR SDRAM memory in self-refresh mode. If the external memory requires a continuous clock, the VCLK3 clock domain must not be turned off because this can result in data corruption. See the following subsections for the proper procedures to follow when stopping EMIF memory controller clocks.

#### 11.2.15.1 Power Management Using Self-Refresh Mode

The EMIF memory controller can be placed into a self-refresh state in order to place the attached SDRAM devices into self-refresh mode, which consumes less power for most SDRAM devices. In this state, the attached SDRAM device uses an internal clock to perform its own auto refresh cycles. This maintains the validity of the data in the SDRAM without the need for any external commands. Refer to [Section 11.2.5.7](#) for more details on placing the EMIF into the self-refresh state.

#### 11.2.15.2 Power Management Using Power Down Mode

In the power down mode, the EMIF drives EM1SDCKE low to lower the power consumption. EM1SDCKE goes high when there is a need to send refresh (REFR) commands, after which EM1SDCKE is again driven low. EM1SDCKE remains low until any request arrives. Refer to [Section 11.2.5.8](#) for more details on placing the EMIF in power-down mode.

### 11.2.16 Emulation Considerations

The EMIF remains fully functional during emulation halts in order to allow emulation access to external memory.

## 11.3 Example Configuration

This section presents an example of interfacing the EMIF1 to both an SDR SDRAM device and an asynchronous Flash device.

### 11.3.1 Hardware Interface

[Figure 11-15](#) shows the hardware interface between the EMIF, a Samsung K4S641632H-TC(L)70 64Mb SDRAM device, and a SHARP LH28F800BJE-PTTL90 8Mb Flash memory. The connection between EMIF and the SDRAM is straightforward, but the connection between the EMIF and the Flash deserves a detailed look.

The address inputs for the Flash are provided by three sources. The A[18:0] address inputs are provided by a combination of the EM1A and EM1BA pins according to [Section 11.2.6.1](#), and a set of GPIO pins. The RD/nBY signal from Flash is connected to EM1WAIT pin of the EMIF.

Finally, this example configuration connects the  $\overline{\text{EM1WE}}$  pin to the nWE input of the Flash and operates the EMIF in select strobe mode.




Figure 11-15. Example Configuration Interface

### 11.3.2 Software Configuration

The following sections describe how to configure the EMIF registers and bit fields to interface the EMIF with the Samsung K4S641632H-TC(L)70 SDRAM and the SHARP LH28F800BJE-PTTL90 8Mb Flash memory.

#### 11.3.2.1 Configuring the SDRAM Interface

This section describes how to configure the EMIF to interface with the Samsung K4S641632H-TC(L)70 SDRAM with a clock frequency of  $f_{EM1CLK} = 100\text{MHz}$ . Procedure A described in Section 11.2.5.5 is followed that assumes that the SDRAM power-up timing constraints were met during the SDRAM auto-initialization sequence after reset.

##### 11.3.2.1.1 PLL Programming for EMIF to K4S641632H-TC(L)70 Interface

If the system PLL is programmed to provide a SYSCLK frequency  $> 100\text{MHz}$ , then configure the EMIF1CLKDIV field in the PERSYSCLKDIVSEL register to make  $EM1CLK = SYSCLK/2$  (default configuration). Before doing this, the SDRAM must be placed in self-refresh mode by setting the SR bit in the SDRAM configuration register. Once the EM1CLK frequency has been configured, remove the SDRAM from self-refresh by clearing the SR bit in SDRAM\_CR.

Table 11-26. SR Field Value For EMIF to K4S641632H-TC(L)70 Interface

Field	Value	Purpose
SR	1 then 0	To place the EMIF into the self-refresh state



### 11.3.2.1.2 SDRAM Timing Register (SDRAM\_TR) Settings for EMIF to K4S641632H-TC(L)70 Interface

The fields of the SDRAM timing register (SDRAM\_TR) must be programmed first as described in [Table 11-27](#) to satisfy the required timing parameters for the K4S641632H-TC(L)70. Based on these calculations, a value of 6111 4610h must be written to the SDRAM\_TR. [Figure 11-16](#) shows a graphical description of how the SDRAM\_TR must be programmed.

**Table 11-27. SDRAM\_TR Field Calculations for EMIF to K4S641632H-TC(L)70 Interface**

Field Name	Formula	Value from K4S641632H-TC(L)70 Data Sheet	Value Calculated for Field
T_RFC	$T\_RFC \geq (t_{RFC} \times f_{EM1CLK}) - 1$	$t_{RC} = 68\text{ns}$ (minimum) <sup>(1)</sup>	6
T_RP	$T\_RP \geq (t_{RP} \times f_{EM1CLK}) - 1$	$t_{RP} = 20\text{ns}$ (minimum)	1
T_RCD	$T\_RCD \geq (t_{RCD} \times f_{EM1CLK}) - 1$	$t_{RCD} = 20\text{ns}$ (minimum)	1
T_WR	$T\_WR \geq (t_{WR} \times f_{EM1CLK}) - 1$	$t_{RDL} = 2 \text{ CLK} = 20\text{ns}$ (minimum) <sup>(2)</sup>	1
T_RAS	$T\_RAS \geq (t_{RAS} \times f_{EM1CLK}) - 1$	$t_{RAS} = 49\text{ns}$ (minimum)	4
T_RC	$T\_RC \geq (t_{RC} \times f_{EM1CLK}) - 1$	$t_{RC} = 68\text{ns}$ (minimum)	6
T_RRD	$T\_RRD \geq (t_{RRD} \times f_{EM1CLK}) - 1$	$t_{RRD} = 14\text{ns}$ (minimum)	1

(1) The Samsung data sheet does not specify a  $t_{RFC}$  value. Instead, Samsung specifies  $t_{RC}$  as the minimum auto refresh period.

(2) The Samsung data sheet does not specify a  $t_{WR}$  value. Instead, Samsung specifies  $t_{RDL}$  as last data in to row precharge minimum delay.

**Figure 11-16. SDRAM Timing Register (SDRAM\_TR)**

31	30	29	28	27	26	24	23	22	21	20	19	18	17	16	
0 0110				001		0	001		0	001					
T_RFC				T_RP		Rsvd	T_RCD		Rsvd	T_WR					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0100				0110		0	001		0000						
T_RAS				T_RC		Rsvd	T_RRD		Reserved						

### 11.3.2.1.3 SDRAM Self Refresh Exit Timing Register (SDR\_EXT\_TMNG) Settings for EMIF to K4S641632H-TC(L)70 Interface

The SDRAM self-refresh exit timing register (SDSRETR) must be programmed second to satisfy the  $t_{XSR}$  timing requirement from the K4S641632H-TC(L)70 data sheet. [Table 11-28](#) shows the calculation of the proper value to program into the T\_XS field of this register. Based on this calculation, a value of 6h must be written to the SDSRETR. [Figure 11-17](#) shows how the SDSRETR must be programmed.

**Table 11-28. RR Calculation for EMIF to K4S641632H-TC(L)70 Interface**

Field Name	Formula	Value from K4S641632H-TC(L)70 Data Sheet	Value Calculated for Field
T_XS	$T_{XS} \geq (t_{XSR} \times f_{EM1CLK}) - 1$	$t_{RC} = 68\text{ns}$ (minimum) <sup>(1)</sup>	6

(1) The Samsung data sheet does not specify a  $t_{XSR}$  value. Instead, Samsung specifies  $t_{RC}$  as the minimum required time after CKE going high to complete self-refresh exit.

**Figure 11-17. SDRAM Self Refresh Exit Timing Register (SDR\_EXT\_TMNG)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0000 0000 0000 0000															
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
000 0000 0000												0 0110			
Reserved												T_XS			

### 11.3.2.1.4 SDRAM Refresh Control Register (SDRAM\_RCR) Settings for EMIF to K4S641632H-TC(L)70 Interface

The SDRAM refresh control register (SDRAM\_RCR) can next be programmed to satisfy the required refresh rate of the K4S641632H-TC(L)70. [Table 11-29](#) shows the calculation of the proper value to program into the RR field of this register. Based on this calculation, a value of 61Ah must be written to the SDRAM\_RCR. [Figure 11-18](#) shows how the SDRAM\_RCR must be programmed.

**Table 11-29. RR Calculation for EMIF to K4S641632H-TC(L)70 Interface**

Field Name	Formula	Values	Value Calculated for Field
RR	$RR \leq f_{EM1CLK} \times t_{Refresh\ Period} / n_{cycles}$	From SDRAM data sheet: $t_{Refresh\ Period} = 64\text{ms}$ ; $n_{cycles} = 4096$ EMIF clock rate: $f_{EM1CLK} = 100\text{MHz}$	$RR = 1562$ cycles = 61Ah cycles

**Figure 11-18. SDRAM Refresh Control Register (SDRAM\_RCR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0 0000 0000 0000												000			
Reserved												Reserved			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
000				0 0110 0001 1010 (61Ah)											
Reserved								RR							

### 11.3.2.1.5 SDRAM Configuration Register (SDRAM\_CR) Settings for EMIF to K4S641632H-TC(L)70 Interface

Finally, the fields of the SDRAM configuration register (SDRAM\_CR) must be programmed as described in [Table 11-30](#) to properly interface with the K4S641632H-TC(L)70 device. Based on these settings, a value of 4720h must be written to the SDRAM\_CR. [Figure 11-19](#) shows how the SDRAM\_CR must be programmed. The EMIF is now ready to perform read and write accesses to the SDRAM.

**Table 11-30. SDRAM\_CR Field Values For EMIF to K4S641632H-TC(L)70 Interface**

Field	Value	Purpose
SR	0	To avoid placing the EMIF into the self-refresh state
NM	1	To configure the EMIF for a 16-bit data bus
CL	011b	To select a CAS latency of 3
BIT11_9LOCK	1	To allow the CL field to be written
IBANK	010b	To select 4 internal SDRAM banks
PAGESIZE	0	To select a page size of 256 words

**Figure 11-19. SDRAM Configuration Register (SDRAM\_CR)**

31	30	29	28	27	26	25	24
0	0	0	0 0000				
SR	Reserved	Reserved	Reserved				
23	22	21	20	19	18	17	16
00 0000						0	0
Reserved						Reserved	Reserved
15	14	13	12	11	10	9	8
0	1	0	0	011		1	
Reserved	NM	Reserved	Reserved	CL		BIT11_9LOCK	
7	6	5	4	3	2	1	0
0	010			0	000		
Reserved	IBANK			Reserved	PAGESIZE		

### 11.3.2.2 Configuring the Flash Interface

This section describes how to configure the EMIF to interface with the SHARP LH28F800BJE-PTTL90 8Mb Flash memory with a clock frequency of  $f_{EM1CLK} = 100\text{MHz}$ .

#### 11.3.2.2.1 Asynchronous 1 Configuration Register (ASYNC\_CS2\_CFG) Settings for EMIF to LH28F800BJE-PTTL90 Interface


The asynchronous 1 configuration register (ASYNC\_CS2\_CFG) is the only register that is necessary to program for this asynchronous interface. The SS bit must be set to 1 to enable select strobe command and the ASIZE field can be set to 1 to select a 16-bit interface. The other fields in this register control the shaping of the EMIF signals, and the proper values can be determined by referring to the AC Characteristics in the Flash data sheet and the device data sheet. [Table 11-31](#) and [Table 11-32](#) show the pertinent AC Characteristics for reads and writes to the Flash device, and [Figure 11-20](#) and [Figure 11-21](#) show the associated timing waveforms. Finally, [Figure 11-22](#) shows programming the ASYNC\_CS2\_CFG with the calculated values.

**Table 11-31. AC Characteristics for a Read Access**


AC Characteristic	Device	Definition	Minimum	Maximum	Unit
$t_{SU}$	EMIF	Setup time, read EM1D before EM1OE high	15		ns
$t_H$	EMIF	Data hold time, read EM1D after EM1OE high	0		ns
$t_{ELQV}$	Flash	nCE to Output Delay		90	ns
$t_{EHQZ}$	Flash	nCE High to Output in High Impedance		55	ns

**Table 11-32. AC Characteristics for a Write Access**

AC Characteristic	Device	Definition	Minimum	Maximum	Unit
$t_{AVAV}$	Flash	Write Cycle Time	90		ns
$t_{ELEH}$	Flash	nCE Pulse Width Low	50		ns
$t_{EHEL}$	Flash	nCE Pulse Width High (not shown in <a href="#">Figure 11-21</a> )	30		ns



**Figure 11-20. LH28F800BJE-PTTL90 to EMIF Read Timing Waveforms**



**Figure 11-21. LH28F800BJE-PTTL90 to EMIF Write Timing Waveforms**

The R\_STROBE field must be set to meet the following equation:

$$R\_STROBE \geq (t_{ELQV} + t_{SU}) \times f_{EM1CLK} - 1$$

$$R\_STROBE \geq (90\text{ns} + 15\text{ns}) \times 200\text{MHz} - 1$$

$$R\_STROBE \geq 20$$

$$R\_STROBE = 20$$

The R\_HOLD field must be large enough to satisfy EMIF Data hold time,  $t_H$ :

$$R\_HOLD \geq t_H \times f_{EM1CLK} - 1$$

$$R\_HOLD \geq 0\text{ns} \times 200\text{MHz} - 1$$

$$R\_HOLD \geq -1$$

The R\_HOLD field must also combine with the TA field to satisfy the Flash nCE High to Output in High Impedance time,  $t_{EHQZ}$ :

$$R\_HOLD + TA \geq t_{EHQZ} \times f_{EM1CLK} - 2$$

$$R\_HOLD + TA \geq 55\text{ns} \times 200\text{MHz} - 2$$

$$R\_HOLD + TA \geq 9$$

The largest value that can be programmed into the TA field is 3h, therefore the following values must be used:

$$R\_HOLD = 6$$

$$TA = 3$$

For Writes, the W\_STROBE field must be set to satisfy the Flash nCE Pulse Width constraint,  $t_{ELEH}$ :

$$W\_STROBE \geq t_{ELEH} \times f_{EM1CLK} - 1$$

$$W\_STROBE \geq 50\text{ns} \times 200\text{MHz} - 1$$

$$W\_STROBE \geq 9$$

The W\_SETUP and W\_HOLD fields must combine to satisfy the Flash nCE Pulse Width High constraint,  $t_{\text{EHEL}}$ :

$$W\_SETUP + W\_HOLD \geq t_{\text{EHEL}} \times f_{\text{EM1CLK}} - 2$$

$$W\_SETUP + W\_HOLD \geq 30\text{ns} \times 200\text{MHz} - 2$$

$$W\_SETUP + W\_HOLD \geq 4$$

In addition, the entire Write access length must satisfy the Flash minimum Write Cycle Time,  $t_{\text{AVAV}}$ :

$$W\_SETUP + W\_STROBE + W\_HOLD \geq t_{\text{AVAV}} \times f_{\text{EM1CLK}} - 3$$

$$W\_SETUP + W\_STROBE + W\_HOLD \geq 90\text{ns} \times 200\text{MHz} - 3$$

$$W\_SETUP + W\_STROBE + W\_HOLD \geq 15$$

Solving the above equations for the Write fields results in the following:

$$W\_SETUP = 4$$

$$W\_STROBE = 10$$

$$W\_HOLD = 1$$

Adding a 5ns (1 cycle) margin to each of the periods (excluding TA that is already at the maximum) in this example produces the following recommended values:

$$W\_SETUP = 5h$$

$$W\_STROBE = 8h$$


$$W\_HOLD = 2h$$

$$R\_SETUP = 1h$$

$$R\_STROBE = 15h$$

$$R\_HOLD = 7h$$

$$TA = 3h$$

**Figure 11-22. Asynchronous  $m$  Configuration Register ( $m = 1, 2$ ) (ASYNC\_CS $n$ \_CR( $n = 2, 3$ ))**


## 11.4 Software

### 11.4.1 EMIF Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
 C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/emif

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 11.4.1.1 Pin setup for EMIF module accessing ASRAM.

FILE: emif\_asram\_pin\_setup.c

This example configures pins for EMIF in ASYNC mode.

#### 11.4.1.2 EMIF1 ASYNC module accessing 16bit ASRAM.

FILE: emif\_ex1\_16bit\_asram.c

This example configures EMIF1 in 16bit ASYNC mode and uses CS2 as chip enable.

##### External Connections

- External ASRAM memory (CY7C1041CV33 -10ZSXA) daughter card

##### Watch Variables

- *testStatusGlobal* - Equivalent to *TEST\_PASS* if test finished correctly, else the value is set to *TEST\_FAIL*
- *errCountGlobal* - Error counter

#### 11.4.1.3 EMIF1 module accessing 16bit ASRAM as code memory.

FILE: emif\_ex2\_16bit\_asram\_codemem.c

This example configures EMIF1 in 16bit ASYNC mode and uses CS2 as chip enable. This example enables use of ASRAM as code memory.

##### External Connections

- External ASRAM memory (CY7C1041CV33 -10ZSXA) daughter card

##### Watch Variables

- *testStatusGlobal* - Equivalent to *TEST\_PASS* if test finished correctly, else the value is set to *TEST\_FAIL*
- *errCountGlobal* - Error counter

#### 11.4.1.4 EMIF1 module accessing 16bit SDRAM using memcpy\_fast\_far().

FILE: emif\_ex3\_16bit\_sdram\_far.c

This example configures EMIF1 in 16bit SYNC mode and uses CS0 as chip enable. It will first write to an array in the SDRAM and then read it back using the FPU function, `memcpy_fast_far()`, for both operations.

The buffer in SDRAM will be placed in the `.farbss` memory on account of the fact that its assigned the attribute "far" indicating it lies beyond the 22-bit program address space. The compiler will take care to avoid using instructions such as `PREAD`, which uses the Program Read Bus, or addressing modes restricted to the lower 22-bit space when accessing data with the attribute "far".

The memory space beyond 22-bits must be treated as data space for load/store operations only. The user is cautioned against using this space for either instructions or working memory. *External Connections*

- External SDR-SDRAM memory (MT48LC32M16A2 -75) daughter card

##### Watch Variables

- *testStatusGlobal* - Equivalent to *TEST\_PASS* if test finished correctly, else the value is set to *TEST\_FAIL*
- *errCountGlobal* - Error counter

#### 11.4.1.5 EMIF1 module accessing 16bit SDRAM then puts into Self Refresh mode before entering Low Power Mode.

FILE: emif\_ex4\_16bit\_sdram\_far\_lpm.c



This example configures EMIF1 in 16bit SYNC mode and uses CS0 as chip enable. This example puts SDRAM into self refresh before entering standby mode. Watchdog timer is configured to trigger WAKEINT interrupt.

As soon as the watchdog timer expires, the device should wake up, SDRAM should come out of self refresh mode and GPIO11 can be observed to toggle.

#### External Connections

- External SDR-SDRAM memory (MT48LC32M16A2 -75) daughter card

#### Watch Variables

- *testStatusGlobal* - Equivalent to *TEST\_PASS* if test finished correctly, else the value is set to *TEST\_FAIL*
- *errCountGlobal* - Error counter

#### 11.4.1.6 EMIF1 module accessing 32bit SDRAM using DMA.

FILE: emif\_ex5\_16bit\_sdram\_dma.c

This example configures EMIF1 in 16bit SYNC(SDRAM) mode and uses CS0 as chip enable. It will first write to an array in the SDRAM and then read it back, using the DMA for both operations.

The buffer in SDRAM will be placed in the .farbss memory on account of the fact that its assigned the attribute "far" indicating it lies beyond the 22-bit program address space. The compiler will take care to avoid using instructions such as PREAD, which uses the Program Read Bus, or addressing modes restricted to the lower 22-bit space when accessing data with the attribute "far".

The memory space beyond 22-bits must be treated as data space for load/store operations only. The user is cautioned against using this space for either instructions or working memory. *External Connections*

- External SDR-SDRAM (Micron MT48LC32M16A2 "P -75 C") daughter card.

#### Watch Variables

- *testStatusGlobal* - Equivalent to *TEST\_PASS* if test finished correctly, else the value is set to *TEST\_FAIL*
- *errCountGlobal* - Error counter

#### 11.4.1.7 EMIF1 module accessing 16bit SDRAM using alternate address mapping.

FILE: emif\_ex6\_16bit\_sdram\_nonfar.c

This example configures EMIF1 in 16bit SYNC mode and uses CS0 as chip enable. It will first write to an array in the SDRAM and then read it back.

The buffer in SDRAM will be placed in the emif\_cs0\_nonfar memory section which is dual mapped with CS2 memory range. This has been done to keep the SDRAM memory range within 22-bit address range in order to generate optimal code. EMIF1 Async RAM accesses will not be issued at the same time and program space reads & fetches will be allowed to SDRAM in non-far range.

#### External Connections

- External SDR-SDRAM memory (MT48LC32M16A2 -75) daughter card

#### Watch Variables

- *testStatusGlobal* - Equivalent to *TEST\_PASS* if test finished correctly, else the value is set to *TEST\_FAIL*
- *errCountGlobal* - Error counter

## 11.5 EMIF Registers

This section describes the External Memory Interface Registers.

### 11.5.1 EMIF Base Address Table

**Table 11-33. EMIF Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
EMIF1Regs	<a href="#">EMIF_REGS</a>	EMIF1_BASE	0x0004_7000	YES	-	-	YES	-	YES
Emif1ConfigRegisters	<a href="#">EMIF1_CONFIG_REGS</a>	EMIF1CONFIG_BASE	0x0005_F4C0	YES	-	-	YES	-	YES

### 11.5.2 EMIF\_REGS Registers

Table 11-34 lists the memory-mapped registers for the EMIF\_REGS registers. All register offset addresses not listed in Table 11-34 should be considered as reserved locations and the register contents should not be modified.

**Table 11-34. EMIF\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	RCSR	Revision Code and Status Register		<a href="#">Go</a>
2h	ASYNC_WCCR	Async Wait Cycle Config Register		<a href="#">Go</a>
4h	SDRAM_CR	SDRAM (EMxCS0n) Config Register		<a href="#">Go</a>
6h	SDRAM_RCR	SDRAM Refresh Control Register		<a href="#">Go</a>
8h	ASYNC_CS2_CR	Async 1 (EMxCS2n) Config Register		<a href="#">Go</a>
Ah	ASYNC_CS3_CR	Async 2 (EMxCS3n) Config Register		<a href="#">Go</a>
Ch	ASYNC_CS4_CR	Async 3 (EMxCS4n) Config Register		<a href="#">Go</a>
10h	SDRAM_TR	SDRAM Timing Register		<a href="#">Go</a>
18h	TOTAL_SDRAM_AR	Total SDRAM Accesses Register		<a href="#">Go</a>
1Ah	TOTAL_SDRAM_ACTR	Total SDRAM Activate Register		<a href="#">Go</a>
1Eh	SDR_EXT_TMNG	SDRAM SR/PD Exit Timing Register		<a href="#">Go</a>
20h	INT_RAW	Interrupt Raw Register		<a href="#">Go</a>
22h	INT_MSK	Interrupt Masked Register		<a href="#">Go</a>
24h	INT_MSK_SET	Interrupt Mask Set Register		<a href="#">Go</a>
26h	INT_MSK_CLR	Interrupt Mask Clear Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 11-35 shows the codes that are used for access types in this section.

**Table 11-35. EMIF\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 11.5.2.1 RCSR Register (Offset = 0h) [Reset = 4000205h]

RCSR is shown in [Figure 11-23](#) and described in [Table 11-36](#).

Return to the [Summary Table](#).

Revision Code and Status Register

**Figure 11-23. RCSR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BE	FR	MODULE_ID													
R-0h	R-1h	R-0h													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAJOR_REVISION								MINOR_REVISION							
R-2h								R-5h							

**Table 11-36. RCSR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	BE	R	0h	EMIF endian mode. 0: Little Endian. 1: Big Endian. Reset type: SYSRSn
30	FR	R	1h	EMIF operating rate. 0: Half Rate. 1: Full Rate. Reset type: SYSRSn
29-16	MODULE_ID	R	0h	EMIF module ID. 0x0000: EMIF_24. 0x000E: EMIF_24 SDRAM. 0x000F: EMIF_24 ASYNC. Reset type: SYSRSn
15-8	MAJOR_REVISION	R	2h	Major Revision. EMIF code revisions are indicated by a revision code taking the format major_revision.minor_revision. Reset type: SYSRSn
7-0	MINOR_REVISION	R	5h	Minor Revision. See major_revision field description. Reset type: SYSRSn

### 11.5.2.2 ASYNC\_WCCR Register (Offset = 2h) [Reset = F000080h]

ASYNC\_WCCR is shown in [Figure 11-24](#) and described in [Table 11-37](#).

Return to the [Summary Table](#).

Async Wait Cycle Config Register

**Figure 11-24. ASYNC\_WCCR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	WP0	RESERVED			
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R-0h			
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
MAX_EXT_WAIT							
R/W-80h							

**Table 11-37. ASYNC\_WCCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	RESERVED	R/W	1h	Reserved
28	WP0	R/W	1h	Defines the polarity of the EMxWAIT port.: 0: Wait if EMxWAIT port is low. 1: Wait if EMxWAIT port is high. Reset type: SYSRSn
27-24	RESERVED	R	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-8	RESERVED	R	0h	Reserved
7-0	MAX_EXT_WAIT	R/W	80h	The EMIF will wait for (max_ext_wait + 1) * 16 clock cycles before an extended asynchronous cycle is terminated. Reset type: SYSRSn

### 11.5.2.3 SDRAM\_CR Register (Offset = 4h) [Reset = 0000620h]

SDRAM\_CR is shown in [Figure 11-25](#) and described in [Table 11-38](#).

Return to the [Summary Table](#).

SDRAM (EMxCS0n) Config Register

**Figure 11-25. SDRAM\_CR Register**

31	30	29	28	27	26	25	24
SR	PD	PDWR	RESERVED			RESERVED	
R/W-0h	R/W-0h	R/W-0h	R-0h			R/W-0h	
23	22	21	20	19	18	17	16
RESERVED	RESERVED			RESERVED	RESERVED		RESERVED
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED	NM	RESERVED	RESERVED	CL			BIT_11_9_LOCK
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-3h			R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	IBANK			RESERVED	PAGESIGE		
R-0h		R/W-2h		R/W-0h		R/W-0h	

**Table 11-38. SDRAM\_CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SR	R/W	0h	Self Refresh. Writing a 1 to this bit will cause connected SDRAM devices to be placed into Self Refresh mode and the EMIF to enter the self refresh state. In this state the EMIF will service all asynchronous memory accesses immediately but any SDRAM access will take at least $t_{ras} + 1$ cycles due to the time required for the SDRAM devices to out of Self Refresh mode. If an SDRAM access immediately follows the setting of the sr bit, the access will take $t_{ras} + t_{xs} + 2$ cycles. If both sr and pd bits are set, the EMIF will go into Self Refresh. Reset type: SYSRSn
30	PD	R/W	0h	Power Down. Writing a 1 to this bit will cause connected SDRAM devices to be placed into Power Down mode. If both sr and pd bits are set, the EMIF will go into Self Refresh. Reset type: SYSRSn
29	PDWR	R/W	0h	Perform refreshes during Power Down. Writing a 1 to this bit will cause the EMIF to exit the power down state and issue an AUTO REFRESH command every time Refresh May level is set. Reset type: SYSRSn
28-26	RESERVED	R	0h	Reserved
25-23	RESERVED	R/W	0h	Reserved
22-20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18-17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R	0h	Reserved

**Table 11-38. SDRAM\_CR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	NM	R/W	0h	Narrow mode. Set to 1 when system bus width to memory bus width is 2:1 for SDR SDRAM. Set to 0 when system bus width to memory bus width is 1:1 for SDR SDRAM. A write to this field will cause the EMIF to start the SDRAM initialization sequence. Reset type: SYSRSn
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11-9	CL	R/W	3h	The value of this field defines the CAS latency to be used when accessing connected SDRAM devices. Only CAS latencies of 2 (cl = 2) and 3 (cl = 3) are supported. A write to this field will cause the EMIF to start the SDRAM initialization sequence. Reset type: SYSRSn
8	BIT_11_9_LOCK	R-0/W1S	0h	Bits 11 to 9 can only be written if this bit is set to 1. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6-4	IBANK	R/W	2h	Defines number of banks inside connected SDRAM devices: 000: 1 bank SDRAM devices. 001: 2 bank SDRAM devices. 010: 4 bank SDRAM devices. 011: Reserved. 1xx: Reserved. A write to this field will cause the EMIF to start the SDRAM initialization sequence. Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2-0	PAGESIGE	R/W	0h	Defines the internal page size of connected SDRAM devices: 000: 256-word pages requiring 8 column address bits. 001: 512-word pages requiring 9 column address bits. 010: 1024-word pages requiring 10 column address bits. 011: 2048-word pages requiring 11 column address bits. 1xx: Reserved. A write to this field will cause the EMIF to start the SDRAM initialization sequence. Reset type: SYSRSn

### 11.5.2.4 SDRAM\_RCR Register (Offset = 6h) [Reset = 0000080h]

SDRAM\_RCR is shown in [Figure 11-26](#) and described in [Table 11-39](#).

Return to the [Summary Table](#).

SDRAM Refresh Control Register

**Figure 11-26. SDRAM\_RCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				RESERVED			
R-0h				R/W-0h			
15	14	13	12	11	10	9	8
RESERVED			REFRESH_RATE				
R-0h			R/W-80h				
7	6	5	4	3	2	1	0
REFRESH_RATE							
R/W-80h							

**Table 11-39. SDRAM\_RCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	RESERVED	R	0h	Reserved
18-16	RESERVED	R/W	0h	Reserved
15-13	RESERVED	R	0h	Reserved
12-0	REFRESH_RATE	R/W	80h	Value in this field is used to define the rate at which connected SDRAM devices will be refreshed, as follows: SDRAM refresh rate = EMIF rate/refresh_rate where EMIF rate=clk rate when full_rate=1, or EMIF rate=1/2 clk rate when full_rate=0. Writing a value < 0x0020 to this field will cause it to be loaded with (2 * t_rfc) + 1 value from SDRAM Timing register. Reset type: SYSRSn



### 11.5.2.5 ASYNC\_CS2\_CR Register (Offset = 8h) [Reset = 3FFFFFFDh]

ASYNC\_CS2\_CR is shown in [Figure 11-27](#) and described in [Table 11-40](#).

Return to the [Summary Table](#).

Async 1 (EMxCS2n) Config Register

**Figure 11-27. ASYNC\_CS2\_CR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SS	EW	W_SETUP				W_STROBE				W_HOLD			R_SETUP		
R/W-0h	R/W-0h	R/W-Fh				R/W-3Fh				R/W-7h			R/W-Fh		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R_SETUP			R_STROBE				R_HOLD			TA	ASIZE				
R/W-Fh			R/W-3Fh				R/W-7h			R/W-3h		R/W-1h			

**Table 11-40. ASYNC\_CS2\_CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SS	R/W	0h	Select Strobe mode. Set to 1 if chip selects need to have write or read strobe timing. Reset type: SYSRSn
30	EW	R/W	0h	Extend Wait mode. Set to 1 if extended asynchronous cycles are required based on EMxWAIT. Reset type: SYSRSn
29-26	W_SETUP	R/W	Fh	Write Strobe Setup cycles. Number of EMxCLK cycles from EMxAy, EMxBAy, EMxDQMy, and EMxCS2n being set to EMxWEn asserted, minus one cycle. The reset value is 16 cycles. Reset type: SYSRSn
25-20	W_STROBE	R/W	3Fh	Write Strobe Duration cycles. Number of EMxCLK cycles for which EMxWEn is held active, minus one cycle. The reset value is 64 cycles. This field cannot be zero when ew = 1. Reset type: SYSRSn
19-17	W_HOLD	R/W	7h	Write Strobe Hold cycles. Number of EMxCLK cycles for which EMxAy, EMxBAy, EMxDQMy, and EMxCS2n are held after EMxWEn has been deasserted, minus one cycle. The reset value is 8 cycles. Reset type: SYSRSn
16-13	R_SETUP	R/W	Fh	Read Strobe Setup cycles. Number of EMxCLK cycles from EMxAy, EMxBAy, EMxDQMy, and EMxCS2n being set to EMxOEn asserted, minus one cycle. The reset value is 16 cycles. Reset type: SYSRSn
12-7	R_STROBE	R/W	3Fh	Read Strobe Duration cycles. Number of EMxCLK cycles for which EMxOEn is held active, minus one cycle. The reset value is 64 cycles. This field cannot be zero when ew = 1. Reset type: SYSRSn
6-4	R_HOLD	R/W	7h	Read Strobe Hold cycles. Number of EMxCLK cycles for which EMxAy, EMxBAy, EMxDQMy, and EMxCS2n are held after EMxOEn has been deasserted, minus one cycle. The reset value is 8 cycles. Reset type: SYSRSn
3-2	TA	R/W	3h	Turn Around cycles. Number of EMxCLK cycles between the end of one asynchronous memory access and the start of another asynchronous memory access, minus one cycle. This delay is not incurred between a read followed by a read, or a write followed by a write to the same chip select. The reset value is 4 cycles. Reset type: SYSRSn

**Table 11-40. ASYNC\_CS2\_CR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	ASIZE	R/W	1h	Asynchronous Memory Size. Defines the width of the asynchronous device's data bus : 00: 8 Bit data bus. 01: 16 Bit data bus. 10: 32 Bit data bus. 11: Reserved. Reset type: SYSRSn

### 11.5.2.6 ASYNC\_CS3\_CR Register (Offset = Ah) [Reset = 3FFFFFFDh]

ASYNC\_CS3\_CR is shown in [Figure 11-28](#) and described in [Table 11-41](#).

Return to the [Summary Table](#).

Async 2 (EMxCS3n) Config Register

**Figure 11-28. ASYNC\_CS3\_CR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SS	EW	W_SETUP				W_STROBE				W_HOLD			R_SETUP		
R/W-0h		R/W-0h		R/W-Fh				R/W-3Fh				R/W-7h		R/W-Fh	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R_SETUP			R_STROBE				R_HOLD			TA	ASIZE				
R/W-Fh			R/W-3Fh				R/W-7h			R/W-3h		R/W-1h			

**Table 11-41. ASYNC\_CS3\_CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SS	R/W	0h	Select Strobe mode. Set to 1 if chip selects need to have write or read strobe timing. Reset type: SYSRSn
30	EW	R/W	0h	Extend Wait mode. Set to 1 if extended asynchronous cycles are required based on EMxWAIT. Reset type: SYSRSn
29-26	W_SETUP	R/W	Fh	Write Strobe Setup cycles. Number of EMxCLK cycles from EMxAy, EMxBAy, EMxDQMy, and EMxCS3n being set to EMxWEn asserted, minus one cycle. The reset value is 16 cycles. Reset type: SYSRSn
25-20	W_STROBE	R/W	3Fh	Write Strobe Duration cycles. Number of EMxCLK cycles for which EMxWEn is held active, minus one cycle. The reset value is 64 cycles. This field cannot be zero when ew = 1. Reset type: SYSRSn
19-17	W_HOLD	R/W	7h	Write Strobe Hold cycles. Number of EMxCLK cycles for which EMxAy, EMxBAy, EMxDQMy, and EMxCS3n are held after EMxWEn has been deasserted, minus one cycle. The reset value is 8 cycles. Reset type: SYSRSn
16-13	R_SETUP	R/W	Fh	Read Strobe Setup cycles. Number of EMxCLK cycles from EMxAy, EMxBAy, EMxDQMy, and EMxCS3n being set to EMxOEn asserted, minus one cycle. The reset value is 16 cycles. Reset type: SYSRSn
12-7	R_STROBE	R/W	3Fh	Read Strobe Duration cycles. Number of EMxCLK cycles for which EMxOEn is held active, minus one cycle. The reset value is 64 cycles. This field cannot be zero when ew = 1. Reset type: SYSRSn
6-4	R_HOLD	R/W	7h	Read Strobe Hold cycles. Number of EMxCLK cycles for which EMxAy, EMxBAy, EMxDQMy, and EMxCS3n are held after EMxOEn has been deasserted, minus one cycle. The reset value is 8 cycles. Reset type: SYSRSn
3-2	TA	R/W	3h	Turn Around cycles. Number of EMxCLK cycles between the end of one asynchronous memory access and the start of another asynchronous memory access, minus one cycle. This delay is not incurred between a read followed by a read, or a write followed by a write to the same chip select. The reset value is 4 cycles. Reset type: SYSRSn

**Table 11-41. ASYNC\_CS3\_CR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	ASIZE	R/W	1h	Asynchronous Memory Size. Defines the width of the asynchronous device's data bus : 00: 8 Bit data bus. 01: 16 Bit data bus. 10: 32 Bit data bus. 11: Reserved. Reset type: SYSRSn

### 11.5.2.7 ASYNC\_CS4\_CR Register (Offset = Ch) [Reset = 3FFFFFFDh]

ASYNC\_CS4\_CR is shown in [Figure 11-29](#) and described in [Table 11-42](#).

Return to the [Summary Table](#).

Async 3 (EMxCS4n) Config Register

**Figure 11-29. ASYNC\_CS4\_CR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SS	EW	W_SETUP				W_STROBE				W_HOLD			R_SETUP		
R/W-0h		R/W-0h		R/W-Fh				R/W-3Fh				R/W-7h		R/W-Fh	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R_SETUP			R_STROBE				R_HOLD			TA	ASIZE				
R/W-Fh			R/W-3Fh				R/W-7h			R/W-3h		R/W-1h			

**Table 11-42. ASYNC\_CS4\_CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SS	R/W	0h	Select Strobe mode. Set to 1 if chip selects need to have write or read strobe timing. Reset type: SYSRSn
30	EW	R/W	0h	Extend Wait mode. Set to 1 if extended asynchronous cycles are required based on EMxWAIT. Reset type: SYSRSn
29-26	W_SETUP	R/W	Fh	Write Strobe Setup cycles. Number of EMxCLK cycles from EMxAy, EMxBAy, EMxDQMy, and EMxCS4n being set to EMxWEn asserted, minus one cycle. The reset value is 16 cycles. Reset type: SYSRSn
25-20	W_STROBE	R/W	3Fh	Write Strobe Duration cycles. Number of EMxCLK cycles for which EMxWEn is held active, minus one cycle. The reset value is 64 cycles. This field cannot be zero when ew = 1. Reset type: SYSRSn
19-17	W_HOLD	R/W	7h	Write Strobe Hold cycles. Number of EMxCLK cycles for which EMxAy, EMxBAy, EMxDQMy, and EMxCS4n are held after EMxWEn has been deasserted, minus one cycle. The reset value is 8 cycles. Reset type: SYSRSn
16-13	R_SETUP	R/W	Fh	Read Strobe Setup cycles. Number of EMxCLK cycles from EMxAy, EMxBAy, EMxDQMy, and EMxCS4n being set to EMxOEn asserted, minus one cycle. The reset value is 16 cycles. Reset type: SYSRSn
12-7	R_STROBE	R/W	3Fh	Read Strobe Duration cycles. Number of EMxCLK cycles for which EMxOEn is held active, minus one cycle. The reset value is 64 cycles. This field cannot be zero when ew = 1. Reset type: SYSRSn
6-4	R_HOLD	R/W	7h	Read Strobe Hold cycles. Number of EMxCLK cycles for which EMxAy, EMxBAy, EMxDQMy, and EMxCS4n are held after EMxOEn has been deasserted, minus one cycle. The reset value is 8 cycles. Reset type: SYSRSn
3-2	TA	R/W	3h	Turn Around cycles. Number of EMxCLK cycles between the end of one asynchronous memory access and the start of another asynchronous memory access, minus one cycle. This delay is not incurred between a read followed by a read, or a write followed by a write to the same chip select. The reset value is 4 cycles. Reset type: SYSRSn

**Table 11-42. ASYNC\_CS4\_CR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	ASIZE	R/W	1h	Asynchronous Memory Size. Defines the width of the asynchronous device's data bus : 00: 8 Bit data bus. 01: 16 Bit data bus. 10: 32 Bit data bus. 11: Reserved. Reset type: SYSRSn

### 11.5.2.8 SDRAM\_TR Register (Offset = 10h) [Reset = 19214610h]

SDRAM\_TR is shown in [Figure 11-30](#) and described in [Table 11-43](#).

Return to the [Summary Table](#).

SDRAM Timing Register

**Figure 11-30. SDRAM\_TR Register**

31	30	29	28	27	26	25	24
T_RFC				T_RP			
R/W-3h				R/W-1h			
23	22	21	20	19	18	17	16
RESERVED	T_RCD			RESERVED	T_WR		
R-0h		R/W-2h		R-0h		R/W-1h	
15	14	13	12	11	10	9	8
T_RAS				T_RC			
R/W-4h				R/W-6h			
7	6	5	4	3	2	1	0
RESERVED	T_RRD			RESERVED			
R-0h		R/W-1h		R-0h			

**Table 11-43. SDRAM\_TR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	T_RFC	R/W	3h	Minimum number of EMxCLK cycles from Refresh or Load Mode to Refresh or Activate, minus one. Reset type: SYSRSn
26-24	T_RP	R/W	1h	Minimum number of EMxCLK cycles from Precharge to Activate or Refresh, minus one. Reset type: SYSRSn
23	RESERVED	R	0h	Reserved
22-20	T_RCD	R/W	2h	Minimum number of EMxCLK cycles from Activate to Read or Write, minus one. Reset type: SYSRSn
19	RESERVED	R	0h	Reserved
18-16	T_WR	R/W	1h	For SDR, this is equal to minimum number of EMxCLK cycles from last Write transfer to Precharge, minus one. Reset type: SYSRSn
15-12	T_RAS	R/W	4h	Minimum number of EMxCLK cycles from Activate to Precharge, minus one. $t_{ras} \geq t_{rcd}$ . Reset type: SYSRSn
11-8	T_RC	R/W	6h	Minimum number of EMxCLK cycles from Activate to Activate minus one. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6-4	T_RRD	R/W	1h	Minimum number of EMxCLK cycles from Activate to Activate for a different bank, minus one. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 11.5.2.9 TOTAL\_SDRAM\_AR Register (Offset = 18h) [Reset = 0000000h]

TOTAL\_SDRAM\_AR is shown in [Figure 11-31](#) and described in [Table 11-44](#).

Return to the [Summary Table](#).

Total SDRAM Accesses Register

**Figure 11-31. TOTAL\_SDRAM\_AR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOTAL_SDRAM_AR																															
R-0h																															

**Table 11-44. TOTAL\_SDRAM\_AR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TOTAL_SDRAM_AR	R	0h	Indicates the total number of accesses to SDRAM from a controller (CPUx/CPUX.DMA). This counter is incremented by two for a single access crossing page boundaries. Reset type: SYSRSn



### 11.5.2.10 TOTAL\_SDRAM\_ACTR Register (Offset = 1Ah) [Reset = 0000000h]

TOTAL\_SDRAM\_ACTR is shown in [Figure 11-32](#) and described in [Table 11-45](#).

Return to the [Summary Table](#).

Total SDRAM Activate Register

**Figure 11-32. TOTAL\_SDRAM\_ACTR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOTAL_SDRAM_ACTR																															
R-0h																															

**Table 11-45. TOTAL\_SDRAM\_ACTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TOTAL_SDRAM_ACTR	R	0h	Indicates the total number of SDRAM accesses which require an activate command. Reset type: SYSRSn

### 11.5.2.11 SDR\_EXT\_TMNG Register (Offset = 1Eh) [Reset = 0000007h]

SDR\_EXT\_TMNG is shown in [Figure 11-33](#) and described in [Table 11-46](#).

Return to the [Summary Table](#).

SDRAM SR/PD Exit Timing Register

**Figure 11-33. SDR\_EXT\_TMNG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																RESERVED											T_XS				
R-0h																R-0h											R/W-7h				

**Table 11-46. SDR\_EXT\_TMNG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-5	RESERVED	R	0h	Reserved
4-0	T_XS	R/W	7h	This is equal to minimum number of EMxCLK cycles from Self Refresh exit to any command, minus one. For SDR SDRAM, this count should satisfy tXSR. Reset type: SYSRSn

**11.5.2.12 INT\_RAW Register (Offset = 20h) [Reset = 0000000h]**

 INT\_RAW is shown in [Figure 11-34](#) and described in [Table 11-47](#).

 Return to the [Summary Table](#).

Interrupt Raw Register

**Figure 11-34. INT\_RAW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
RESERVED																
R-0h																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RESERVED										WR		LT	AT			
R-0h										R/W1S-0h			R/ W1S-0 h	R/ W1S-0 h		

**Table 11-47. INT\_RAW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5-2	WR	R/W1S	0h	Wait Rise. Set to 1 by hardware to indicate rising edge on the corresponding EMxWAIT has been detected. The WPx bits in the Async Wait Cycle Config register has no effect on these bits. Writing a 1 will clear these bits as well as the wr_masked bits in the Interrupt Masked register. Writing a 0 has no effect. Reset type: SYSRSn
1	LT	R/W1S	0h	Line Trap. Set to 1 by hardware to indicate illegal memory access type or invalid cache line size. Writing a 1 will clear this bit as well as the lt_masked bit in the Interrupt Masked register. Writing a 0 has no effect. Reset type: SYSRSn
0	AT	R/W1S	0h	Asynchronous Timeout. Set to 1 by hardware to indicate that during an extended asynchronous memory access cycle, the EMxWAIT signal did not go inactive within the number of cycles defined by the max_ext_wait field in Async Wait Cycle Config register. Writing a 1 will clear this bit as well as the at_masked bit in the Interrupt Masked register. Writing a 0 has no effect. Reset type: SYSRSn

### 11.5.2.13 INT\_MSK Register (Offset = 22h) [Reset = 0000000h]

INT\_MSK is shown in [Figure 11-35](#) and described in [Table 11-48](#).

Return to the [Summary Table](#).

Interrupt Masked Register

**Figure 11-35. INT\_MSK Register**

31	30	29	28	27	26	25	24	
RESERVED								
R-0h								
23	22	21	20	19	18	17	16	
RESERVED								
R-0h								
15	14	13	12	11	10	9	8	
RESERVED								
R-0h								
7	6	5	4	3	2	1	0	
RESERVED		WR_MASKED				LT_MASKED	AT_MASKED	
R-0h		R/W1S-0h				R/W1S-0h	R/W1S-0h	

**Table 11-48. INT\_MSK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5-2	WR_MASKED	R/W1S	0h	Masked Wait Rise. Set to 1 by hardware to indicate rising edge on the corresponding EMxWAIT has been detected, only if the wr_mask_set bit in the Interrupt Mask Set register is set to 1. The WPx bits in the Async Wait Cycle Config register has no effect on these bits. Writing a 1 will clear these bits as well as the wr bits in the Interrupt Raw register. Writing a 0 has no effect. Reset type: SYSRSn
1	LT_MASKED	R/W1S	0h	Masked Line Trap. Set to 1 by hardware to indicate illegal memory access type or invalid cache line size, only if the lt_mask_set bit in the Interrupt Mask Set register is set to 1. Writing a 1 will clear this bit as well as the lt bit in the Interrupt Raw register. Writing a 0 has no effect. Reset type: SYSRSn
0	AT_MASKED	R/W1S	0h	Masked Asynchronous Timeout. Set to 1 by hardware to indicate that during an extended asynchronous memory access cycle, the EMxWAIT signal did not go inactive within the number of cycles defined by the max_ext_wait field in Async Wait Cycle Config register, only if the at_mask_set bit in the Interrupt Mask Set register is set to 1. Writing a 1 will clear this bit as well as the at bit in the Interrupt Raw register. Writing a 0 has no effect. Reset type: SYSRSn

**11.5.2.14 INT\_MSK\_SET Register (Offset = 24h) [Reset = 0000000h]**

 INT\_MSK\_SET is shown in [Figure 11-36](#) and described in [Table 11-49](#).

 Return to the [Summary Table](#).

Interrupt Mask Set Register

**Figure 11-36. INT\_MSK\_SET Register**

31	30	29	28	27	26	25	24	
RESERVED								
R-0h								
23	22	21	20	19	18	17	16	
RESERVED								
R-0h								
15	14	13	12	11	10	9	8	
RESERVED								
R-0h								
7	6	5	4	3	2	1	0	
RESERVED		WR_MASK_SET				LT_MASK_SET	AT_MASK_SET	
R-0h		R/W1S-0h				R/W1S-0h	R/W1S-0h	

**Table 11-49. INT\_MSK\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5-2	WR_MASK_SET	R/W1S	0h	Mask set for wr_masked bits in the Interrupt Masked Register. Writing a 1 will enable the interrupts, and set these bits as well as the wr_mask_clr bits in the Interrupt Mask Clear register. Writing a 0 has no effect. Reset type: SYSRSn
1	LT_MASK_SET	R/W1S	0h	Mask set for lt_masked bit in the Interrupt Masked Register. Writing a 1 will enable the interrupt, and set this bit as well as the lt_mask_clr bit in the Interrupt Mask Clear register. Writing a 0 has no effect. Reset type: SYSRSn
0	AT_MASK_SET	R/W1S	0h	Mask set for at_masked bit in the Interrupt Masked Register. Writing a 1 will enable the interrupt, and set this bit as well as the at_mask_clr bit in the Interrupt Mask Clear register. Writing a 0 has no effect. Reset type: SYSRSn

### 11.5.2.15 INT\_MSK\_CLR Register (Offset = 26h) [Reset = 0000000h]

INT\_MSK\_CLR is shown in [Figure 11-37](#) and described in [Table 11-50](#).

Return to the [Summary Table](#).

Interrupt Mask Clear Register

**Figure 11-37. INT\_MSK\_CLR Register**

31	30	29	28	27	26	25	24	
RESERVED								
R-0h								
23	22	21	20	19	18	17	16	
RESERVED								
R-0h								
15	14	13	12	11	10	9	8	
RESERVED								
R-0h								
7	6	5	4	3	2	1	0	
RESERVED		WR_MASK_CLR				LT_MASK_CLR	AT_MASK_CLR	
R-0h		R/W1S-0h				R/W1S-0h	R/W1S-0h	

**Table 11-50. INT\_MSK\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-6	RESERVED	R	0h	Reserved
5-2	WR_MASK_CLR	R/W1S	0h	Mask clear for wr_masked bits in the Interrupt Masked Register. Writing a 1 will disable the interrupts, and clear these bits as well as the wr_mask_set bits in the Interrupt Mask Set register. Writing a 0 has no effect. Reset type: SYSRSn
1	LT_MASK_CLR	R/W1S	0h	Mask clear for lt_masked bit in the Interrupt Masked Register. Writing a 1 will disable the interrupt, and clear this bit as well as the lt_mask_set bit in the Interrupt Mask Set register. Writing a 0 has no effect. Reset type: SYSRSn
0	AT_MASK_CLR	R/W1S	0h	Mask clear for at_masked bit in the Interrupt Masked Register. Writing a 1 will disable the interrupt, and clear this bit as well as the at_mask_set bit in the Interrupt Mask Set register. Writing a 0 has no effect. Reset type: SYSRSn

### 11.5.3 EMIF1\_CONFIG\_REGS Registers

Table 11-51 lists the memory-mapped registers for the EMIF1\_CONFIG\_REGS registers. All register offset addresses not listed in Table 11-51 should be considered as reserved locations and the register contents should not be modified.

**Table 11-51. EMIF1\_CONFIG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	EMIF1LOCK	EMIF1 Config Lock Register	EALLOW	<a href="#">Go</a>
2h	EMIF1COMMIT	EMIF1 Config Lock Commit Register	EALLOW	<a href="#">Go</a>
4h	EMIF1MSEL	EMIF1 Controller Sel Register	EALLOW	<a href="#">Go</a>
8h	EMIF1ACCPROTO	EMIF1 Config Register 0	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 11-52 shows the codes that are used for access types in this section.

**Table 11-52. EMIF1\_CONFIG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 11.5.3.1 EMIF1LOCK Register (Offset = 0h) [Reset = 0000000h]

EMIF1LOCK is shown in [Figure 11-38](#) and described in [Table 11-53](#).

Return to the [Summary Table](#).

EMIF1 Config Lock Register

**Figure 11-38. EMIF1LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK_EMIF1
R-0h							R/W-0h

**Table 11-53. EMIF1LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	LOCK_EMIF1	R/W	0h	Locks the write to access protection and controller select fields for EMIF1: 0: Write to ACCPROT and MSEL fields are allowed. 1: Write to ACCPROT and MSEL fields are blocked. Reset type: SYSRSn



### 11.5.3.2 EMIF1COMMIT Register (Offset = 2h) [Reset = 0000000h]

EMIF1COMMIT is shown in [Figure 11-39](#) and described in [Table 11-54](#).

Return to the [Summary Table](#).

EMIF1 Config Lock Commit Register

**Figure 11-39. EMIF1COMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							COMMIT_EMIF 1
R-0h							R/WOnce-0h

**Table 11-54. EMIF1COMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	COMMIT_EMIF1	R/WOnce	0h	Permanently Locks the write to access protection and controller select fields for EMIF1: 0: Write to ACCPROT and MSEL fields are allowed based on value of lock field in EMIF1LOCK register. 1: Write to ACCPROT and MSEL fields are permanently blocked. Reset type: SYSRSn

### 11.5.3.3 EMIF1MSEL Register (Offset = 4h) [Reset = 0000000h]

EMIF1MSEL is shown in [Figure 11-40](#) and described in [Table 11-55](#).

Return to the [Summary Table](#).

EMIF1 Controller Sel Register

**Figure 11-40. EMIF1MSEL Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
KEY				RESERVED		MSEL_EMIF1	
R-0/W-0h				R-0h		R/W-0h	

**Table 11-55. EMIF1MSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	KEY	R-0/W	0h	Writing the value 0x93A5CE7 will allow the writing of the EMIF1MSEL bits, else writes are ignored. Reads will return 0. Reset type: CPU1.SYSRSn
3-2	RESERVED	R	0h	Reserved
1-0	MSEL_EMIF1	R/W	0h	Controller Select for EMIF1: 00: CPU1 is controller but not grabbed. CPU2 can grab the controller ownership by changing this value to '10'. 01: CPU1 is controller. 10: CPU2 is controller. 11: CPU1 is controller but not grabbed. CPU2 can grab the controller ownership by changing this value to '10'. Reset type: CPU1.SYSRSn

### 11.5.3.4 EMIF1ACCPROT0 Register (Offset = 8h) [Reset = 0000000h]

EMIF1ACCPROT0 is shown in [Figure 11-41](#) and described in [Table 11-56](#).

Return to the [Summary Table](#).

EMIF1 Config Register 0

**Figure 11-41. EMIF1ACCPROT0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					DMAWRPROT_ EMIF1	CPUWRPROT_ EMIF1	FETCHPROT_ EMIF1
R-0h					R/W-0h	R/W-0h	R/W-0h

**Table 11-56. EMIF1ACCPROT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-3	RESERVED	R	0h	Reserved
2	DMAWRPROT_EMIF1	R/W	0h	DMA WR Protection For EMIF1: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
1	CPUWRPROT_EMIF1	R/W	0h	CPU WR Protection For EMIF1: 0: CPU Writes are allowed. 1: CPU Writes are blocked. Reset type: SYSRSn
0	FETCHPROT_EMIF1	R/W	0h	Fetch Protection For EMIF1: 0: CPU Fetches are allowed. 1: CPU Fetches are blocked. Reset type: SYSRSn

### 11.5.4 EMIF Registers to Driverlib Functions

**Table 11-57. EMIF Registers to Driverlib Functions**

File	Driverlib Function
<b>RCSR</b>	
-	
<b>ASYNC_WCCR</b>	
emif.h	EMIF_setAsyncWaitPolarity
emif.h	EMIF_setAsyncMaximumWaitCycles
<b>SDRAM_CR</b>	
emif.h	EMIF_setSyncMemoryConfig
emif.h	EMIF_enableSyncSelfRefresh
emif.h	EMIF_disableSyncSelfRefresh

**Table 11-57. EMIF Registers to Driverlib Functions (continued)**

File	Driverlib Function
emif.h	EMIF_enableSyncPowerDown
emif.h	EMIF_disableSyncPowerDown
emif.h	EMIF_enableSyncRefreshInPowerDown
emif.h	EMIF_disableSyncRefreshInPowerDown
<b>SDRAM_RCR</b>	
emif.h	EMIF_setSyncRefreshRate
<b>ASYNC_CS2_CR</b>	
emif.h	EMIF_setAsyncMode
emif.h	EMIF_enableAsyncExtendedWait
emif.h	EMIF_setAsyncTimingParams
emif.h	EMIF_setAsyncDataBusWidth
<b>ASYNC_CS3_CR</b>	
-	See ASYNC_CS2_CR
<b>ASYNC_CS4_CR</b>	
-	See ASYNC_CS2_CR
<b>SDRAM_TR</b>	
emif.h	EMIF_setSyncTimingParams
<b>TOTAL_SDRAM_AR</b>	
emif.h	EMIF_getSyncTotalAccesses
<b>TOTAL_SDRAM_ACTR</b>	
emif.h	EMIF_getSyncTotalActivateAccesses
<b>SDR_EXT_TMNG</b>	
emif.h	EMIF_setSyncSelfRefreshExitTmng
<b>INT_RAW</b>	
-	
<b>INT_MSK</b>	
emif.h	EMIF_enableAsyncInterrupt
emif.h	EMIF_disableAsyncInterrupt
emif.h	EMIF_getAsyncInterruptStatus
emif.h	EMIF_clearAsyncInterruptStatus
<b>INT_MSK_SET</b>	
emif.h	EMIF_enableAsyncInterrupt
<b>INT_MSK_CLR</b>	
emif.h	EMIF_disableAsyncInterrupt

## Chapter 12 **Flash Module**



This chapter describes the Flash module.

<b>12.1 Introduction to Flash and OTP Memory</b> .....	<b>1827</b>
<b>12.2 Flash Bank, OTP, and Pump</b> .....	<b>1828</b>
<b>12.3 Flash Wrapper</b> .....	<b>1829</b>
<b>12.4 Flash and OTP Memory Performance</b> .....	<b>1830</b>
<b>12.5 Flash Read Interface</b> .....	<b>1830</b>
<b>12.6 Flash Erase and Program</b> .....	<b>1833</b>
<b>12.7 Error Correction Code (ECC) Protection</b> .....	<b>1834</b>
<b>12.8 Reserved Locations Within Flash and OTP</b> .....	<b>1839</b>
<b>12.9 Migrating an Application from RAM to Flash</b> .....	<b>1839</b>
<b>12.10 Procedure to Change the Flash Control Registers</b> .....	<b>1840</b>
<b>12.11 Software</b> .....	<b>1840</b>
<b>12.12 Flash Registers</b> .....	<b>1841</b>

## 12.1 Introduction to Flash and OTP Memory

Flash is an electrically erasable/programmable nonvolatile memory that can be programmed and erased many times to ease code development. Flash memory can be used primarily as a program memory for the core, and secondarily as static data memory.

This section describes the proper sequence to configure the wait states and operating mode of Flash. This section also includes information on Flash and OTP power modes, how to improve Flash performance by enabling the Flash prefetch/cache mode, and the SECDED safety feature.

### 12.1.1 FLASH Related Collateral

#### Foundational Materials

- [C2000 Academy - FLASH](#)
- [Embedded Flash Memory](#) (Video)

#### Getting Started Materials

- [Serial Flash Programming of C2000 Microcontrollers Application Report](#)
- [\[FAQ\] FAQ for Flash ECC usage in C2000 devices - Includes ECC test mode, Linker ECC options:](#)
- [\[FAQ\] FAQ on Flash API usage for C2000 devices](#)
- [\[FAQ\] Flash - How to modify an application from RAM configuration to Flash configuration?](#)
- [\[FAQ\] How can we improve the Flash tool performance?](#)
- [\[FAQ\] TI C2000 Device Programming Tools and Services](#)

### 12.1.2 Features

Features of Flash memory include:

- Up to five Flash banks, which can be allocated to either CPU1 or CPU2 at boot time (refer to device data sheet for the number and size of Flash banks);
- One Flash Wrapper controlling up to five Flash banks (Bank0, 1, 2, 3, 4);
- Simultaneous read from two Flash banks by two CPUs
- Program or erase one Flash bank while simultaneously reading two Flash banks;
- 128-bit wide Flash programming;
- Configurable Flash programming options, with ECC support;
- Multiple sectors, with the ability to erase individual/specific sectors while leaving others programmed;
- User-programmable locations in user-configurable DCSM OTP (also referred to as USER OTP), for configuring security, OTP boot mode and boot mode selection pins (if the user is unable to use factory-default boot mode select pins);
- Code prefetch mechanism and data cache for enhanced performance;
- Configurable wait states to achieve the best performance at a given clock frequency;
- Safety Features:
  - SECDED: Single-error correction and double-error detection is supported;
  - Address bits are included in ECC;
  - Test mode to check the health of ECC logic;
- Integrated Flash program and erase state machine in the Flash Wrapper:
  - Simple Flash API algorithms;
  - Fast erase and program times (refer to the device data sheet for details);
- Dual Code Security Module (DCSM) to prevent unauthorized access to the Flash (refer to the *Dual Code Security Module (DCSM)* chapter for details).

### 12.1.3 Flash Tools

Texas Instruments provides the following tools for Flash:

- Code Composer Studio™ (CCS) IDE - the development environment with integrated Flash plugin. TI recommends performing a debug reset and restart after programming the code into Flash using CCS.
- Flash API Library - a set of software peripheral functions to erase/program Flash
- UniFlash - standalone tool to erase/program/verify the Flash content through JTAG. No CCS is required.
- Users must check and install available updates for CCS On-Chip Flash Plugin and UniFlash tools.

### 12.1.4 Default Flash Configuration

The following are Flash module configuration settings at power-up:

- Flash Bank and Pump are powered up on device reset.
- ECC is enabled
- Wait-states are set to the maximum (0xF)
- Code-prefetch mechanism and data cache are disabled

During the boot process, the boot ROM performs a dummy read of the Code Security Module (CSM) password locations in the OTP. This read is performed to unlock a new device that has no password stored in the device, so that Flash programming or loading of code into CSM-protected SRAM can be performed. On devices with a password, this read has no effect and the device remains locked.

User application software must initialize wait-states using the FRDCNTL register, and configure cache/prefetch features using the FRD\_INTF\_CTRL register, to achieve optimum system performance. Software that configures Flash settings like wait-states, cache/prefetch features, and so on, must be executed only from RAM memory, **not** from Flash memory.

---

#### Note

Before initializing wait-states, turn off the pre-fetch and data caching in the FRD\_INTF\_CTRL register.

## 12.2 Flash Bank, OTP, and Pump

This device includes up to five Flash banks. In addition, there is one-time programmable Flash memory (OTP) in each Flash bank. Flash and OTP are uniformly mapped in both program and data memory space.

There are two OTP regions. The first OTP region, TI-OTP, contains manufacturing information, trims, Flash operation settings, and other device data. TI-OTP can be read by the user application, but TI-OTP cannot be programmed or erased. The second OTP region, USER-OTP, is primarily used for programming device security (DCSM module) settings. USER-OTP can be programmed only once and cannot be erased afterwards. For information on the memory-map, Flash bank sizes, TI-OTP, USER-OTP, and corresponding ECC locations, refer to the device data sheet.

The *Location of Zone-Select Block Based on Link-Pointer* figure in the *Dual Code Security Module (DCSM)* chapter shows the user-programmable OTP locations in CPU1 USER-OTP. For more information on the functionality of these fields, refer to the *ROM Code and Peripheral Booting* chapter and the *Dual Code Security Module (DCSM)* chapter.

### 12.3 Flash Wrapper

The CPU interfaces with the Flash wrapper, which interfaces with the Flash banks and the pump (see [Figure 12-1](#)). The Flash wrapper has the following primary features:

- Provides a simple interface for software to program or erase the Flash memory.
- Provides an interface for the CPU to read Flash data, including data caching and prefetch features.
- Performs ECC error checking and correction, and generates interrupts when an error is detected.
- Provides the capability to prevent unwanted bank program or erase operations.




Figure 12-1. Flash Interface Block Diagram



## 12.4 Flash and OTP Memory Performance

Flash read or instruction fetch accesses can be classified either as a Flash access (access to an address location in Flash), or an OTP access (access to an address location in OTP).

When the CPU performs an access to a Flash memory address, data is returned after (RWAIT+1) SYSCLK cycles.

For a USER-OTP access, data is returned after 11 SYSCLK cycles.

RWAIT defines the number of random access wait states, and is configured using the RWAIT field in the FRDCNTL register. At reset, RWAIT defaults to a worst-case wait state count (15), and therefore must be initialized to the appropriate number of wait states to improve performance, based on the CPU clock frequency and the access time of the Flash. The Flash supports zero-wait accesses when RWAIT is set to zero, when the CPU clock frequency is low enough to accommodate the Flash access time.

For a given system clock frequency, configure RWAIT using the following formula:

For C28x Flash Bank:  $RWAIT = \text{ceiling}[(SYSCLK/FCLK)-1]$

where SYSCLK is the system operating frequency for CPU1 and CPU2, and FCLK is the clock frequency for Flash.

FCLK must be  $\leq FCLK_{max}$ , the allowed maximum Flash clock frequency at RWAIT = 0.

If RWAIT results in a fractional value when calculated using the above formula, round up RWAIT to the nearest integer.

## 12.5 Flash Read Interface

This section provides details about the data read modes to access Flash bank/OTP and the configuration registers that control the read interface. In addition to a standard read mode, the Flash wrapper has a built-in prefetch and cache mechanism to allow increased clock speeds and CPU throughput wherever applicable.

### 12.5.1 C28x-Flash Read Interface

#### 12.5.1.1 Standard Read Mode

Standard read mode is the default Flash read mode after reset. In this mode, the code prefetch mechanism and data cache are disabled. When standard read mode is active, every read access to Flash is decoded by the Flash wrapper to fetch the data from the addressed location, and the data is returned after RWAIT+1 cycles (except User OTP).

Flash data buffers associated with the prefetch mechanism and data cache are bypassed in standard read mode; therefore, every access to the Flash/OTP is used by the CPU immediately, and every access creates a unique Flash bank access.

Standard read mode is the recommended mode for lower system frequency operation, where RWAIT can be set to zero to provide single-cycle access operation. The Flash wrapper can operate at higher frequencies using standard read mode, at the expense of adding wait states. At higher system frequencies, it is recommended to enable the data cache and prefetch mechanisms to improve performance. Refer to the device data sheet to determine the maximum Flash frequency allowed in standard read mode (that is, maximum Flash clock frequency with RWAIT = 0,  $FCLK_{MAX}$ ).

### 12.5.1.2 Prefetch Mode

Flash memory is typically used to store application code. During code execution, instructions are fetched from contiguous memory addresses, except when a discontinuity occurs. Usually, the portion of the code that resides in contiguous address locations makes up the majority of the application code, and is referred to as linear code. To improve the performance of linear code execution, a Flash prefetch mechanism has been implemented. Figure 12-2 illustrates how this mode functions.

The prefetch mechanism does a look-ahead prefetch on linear address increments, starting from the address of the last instruction fetch. The Flash prefetch mechanism is disabled by default. To enable prefetch mode, set the PREFETCH\_EN bit in the FRD\_INTF\_CTRL register, or call the Flash\_enablePrefetch() driverlib function.

Each instruction fetch from the Flash or OTP reads out 128 bits. The starting address of the access from Flash is automatically aligned to a 128-bit boundary, such that the instruction location is within the 128 bits to be fetched. When Flash prefetch mode is enabled, the 128 bits read from the instruction fetch are stored in a 128-bit wide by 2-level deep instruction prefetch buffer. The contents of this prefetch buffer are then sent to the CPU for processing as required.

Up to four 32-bit or eight 16-bit instructions can reside within a single 128-bit access. The majority of C28x instructions are 16 bits, so for every 128-bit instruction fetch from the Flash bank there are up to eight instructions in the prefetch buffer ready to process through the CPU. During the time to process these instructions, the Flash prefetch mechanism automatically initiates another access to the Flash bank to prefetch the next 128 bits. The Flash prefetch mechanism works in the background to keep the instruction prefetch buffers as full as possible. Using this technique, the overall efficiency of sequential code execution from Flash or OTP is improved significantly.




Figure 12-2. Flash Prefetch Mode

The Flash prefetch is aborted only when there is a code discontinuity caused by executing an instruction such as a branch, function call, or loop. When this occurs, the prefetch mechanism is aborted, and the contents of the prefetch buffer are flushed. There are two possible scenarios when this occurs:

1. If the destination address is within the Flash or OTP, the prefetch aborts and then resumes at the destination address.
2. If the destination address is outside of the Flash and OTP, the prefetch is aborted, and begins again only when the code branches back into the Flash or OTP. The Flash prefetch mechanism only applies to instruction fetches from program space. Data reads from data memory and from program memory do not utilize the prefetch mechanism and thus bypass the prefetch buffer. For example, instructions such as MAC, DMAC, and PREAD read a data value from program memory. When such a read happens, the prefetch buffer is bypassed, but the buffer is not flushed. If an instruction prefetch is already in progress when a data read operation is initiated, then the data read is stalled until the prefetch completes.

Note that the prefetch mechanism gets bypassed when RWAIT is configured as zero.

### 12.5.1.3 Data Cache

In addition to the prefetch mechanism, a data cache of 128-bits wide has been implemented to improve data space read performance. This data cache is separate from the instruction prefetch buffer, and is used for data reads only. Whenever a data read access is performed by the CPU to a Flash bank address, if the data located at that address is not presently loaded into the data cache, then the Flash wrapper reads 128 bits of data from the Flash bank and stores the data in the data cache. This data is eventually sent to the CPU for processing. The starting address of the Flash bank access is automatically aligned to a 128-bit boundary, such that the requested address location is within the 128 bits to be read from the bank.

The data cache is disabled by default at reset. To enable the data cache, set the DATA\_CACHE\_EN bit in the FRD\_INTF\_CTRL register, or call the `Flash_enableCache()` driverlib function. Note that the data cache gets bypassed when RWAIT is set to zero.

---

#### Note

The data cache does not get updated on a debugger access, or when a read to the ECC memory-mapped region is performed.

---

### 12.5.1.4 Flash Read Operation

There are a few important points to keep in mind when using Flash or OTP memory:

- Reads of USER OTP locations are hardwired for 9 wait states. The RWAIT bits have no effect on these locations.
- CPU writes to Flash or OTP memory addresses are ignored, and complete within a single cycle. Flash memory can only be modified by issuing program or erase commands, using the Flash API.
- When a security zone is in the locked state, and the respective password lock bits are not all ones, then:
  - Data reads to Zx-CSMPSWD return zero;
  - Program space reads to Zx-CSMPSWD return zero; and
  - Program fetches to Zx-CSMPSWD return zero.
- When the Code Security Module (CSM) is secured, reads to Flash or OTP memory addresses from outside the secure zone take the same number of cycles as a normal access. However, the read operation returns zero.
- The arbitration scheme in the Flash wrapper prioritizes CPU accesses in the fixed priority order of data space read (highest priority), program space read, and program fetches/program prefetches (lowest priority).
- When Flash state machine is activated for erase or program operations, the contents of the prefetch buffer and data cache are automatically flushed.

---

#### Note

ECC checks are performed on data read from Flash before the data is stored in the prefetch buffer or data cache. Once data has entered the cache or buffer, there are no further ECC checks performed.

---

## 12.6 Flash Erase and Program

Flash memory can be programmed either by using the CCS Flash plug-in or by using the UniFlash application. If these methods are not feasible in an application, the Flash API can be used. The Flash memory can be programmed, erased, and verified only by using the Flash API library. These functions are written, compiled and validated by Texas Instruments. The Flash module contains a Flash state machine (FSM) to perform program and erase operations.

The recommended flow for programming Flash is:  
Erase → Program → Verify

### 12.6.1 Flash Controller Access Semaphore

Both CPU1 and CPU2 have the ability to perform program and erase operations on any of the Flash banks present in the device, but only one CPU can access the Flash wrapper at a given time for programming or erase. The Flash controller access semaphore determines which CPU has control of the Flash wrapper, and can be configured by writing to the FLASHCTLSEM register. This register is present in the IPC register address spaces for both CPUs.

In the default state, CPU1 has control of the Flash wrapper. Either CPU can grab the semaphore for exclusive access. While one CPU has grabbed the semaphore for exclusive access, the other CPU cannot grab the semaphore or access the Flash wrapper until the owner CPU has relinquished control. [Table 12-1](#) describes the FLASHCTLSEM register values and their corresponding states.

While the Flash wrapper is owned by a CPU, that CPU's reset also resets the semaphore register. In the default state, the semaphore register is reset by CPU1.SYSRSn.

**Table 12-1. Flash Controller Access Semaphore States**

SEM Value	Description
00, 11	CPU1 has control of the Flash wrapper, but CPU2 can seize control at any time.
01	CPU1 has exclusive control of the Flash wrapper. CPU1 can relinquish control by setting SEM back to 00.
10	CPU2 has exclusive control of the Flash wrapper. CPU2 can relinquish control by setting SEM back to 00.

### 12.6.2 Erase

When the target Flash is erased, the Flash reads as all 1s. This state is called 'blank.' The erase function must be executed before programming. The user cannot skip erase on sectors that read as 'blank' because these sectors can require additional erasing due to marginally erased bits columns. The FSM provides an Erase Sector command to erase the target sector. The erase function erases the data and the ECC together. Bank erase is also supported in this device.

### 12.6.3 Program

The Flash wrapper provides a command to program the Flash and User OTP. This command is also used to program ECC check bits.

### Note

The main array Flash programming must be aligned to 64-bit address boundaries, and each 64-bit word can only be programmed once per write/erase cycle.

The DCSM OTP programming must be aligned to 128-bit address boundaries and each 128-bit word can only be programmed once. The exceptions are:

- The DCSM Zx-LINKPOINTER1 and Zx-LINKPOINTER2 values in the DCSM OTP can be programmed together and can be programmed one bit at a time as required by the DCSM operation.
- The DCSM Zx-LINKPOINTER3 values in the DCSM OTP can be programmed one bit at a time as required by the DCSM operation.

To avoid exceeding data retention capability limits, do not perform more than 64 program operations on the same Flash word line before performing an erase operation. Each Flash word line consists of sixteen 128-bit words (256 bytes). This limit is especially important to observe when writing to one-time-programmable Flash regions, such as the User OTP.

#### 12.6.4 Verify

After programming, the user must perform verify using API function `Fapi_doVerify()`. This function verifies the Flash contents against supplied data.

Application software typically perform a CRC check of the Flash memory contents during power-up and at regular intervals during runtime (as needed). Apart from this, ECC logic, when enabled (enabled by default), catches single-bit errors, double-bit errors, and address errors whenever the CPU reads/fetches from a Flash address.

#### 12.7 Error Correction Code (ECC) Protection

There are two ECC blocks (ECC64\_H and ECC64\_L) inside the Flash Read Interface. These ECC blocks correct single-bit Flash read errors, and can detect uncorrectable errors of two or more bits. The ECC blocks are also capable of detecting address errors. The ECC blocks operate using eight user-calculated ECC check bits associated with each 64-bit wide data word and the corresponding 128-bit memory-aligned address. Users must program these ECC check bits into ECC memory space, along with Flash data during the Flash programming operation. Refer to the device data sheet for the Flash/OTP ECC memory-map.

The ECC bits for a given Flash address and 64-bit data word can be calculated using the Flash API; however, TI recommends using the `AutoEccGeneration` option available in the Flash Plugin or API to auto-calculated and program ECC bits. The Flash API uses hardware ECC logic in the device to generate the ECC data for the given Flash data. The Flash Plugin, the Flash programming tool integrated with the Code Composer Studio™ IDE, uses the Flash API to generate and program ECC data.

Figure 12-3 illustrates the ECC logic inputs and outputs.

During an instruction fetch or a data read operation, the 19 most-significant address bits (the three least-significant bits of address are not considered), together with the 64-bit data/8-bit ECC read-out of Flash banks/ECC memory-map area, pass through the ECC logic, and the eight check bits are produced in ECC block. These eight calculated ECC check bits are then XORed with the stored check bits (user programmed check bits) associated with the address and the read data. The 8-bit output is decoded inside the ECC block to determine one of three conditions:

- No error occurred
- A correctable error (single bit data error) occurred
- A non-correctable error (double bit data error or address error) occurred




Figure 12-3. ECC Logic Inputs and Outputs

A single-bit error in the address field is considered to be a non-correctable error.

**Note**

Since ECC is calculated for an entire 64-bit data word, a non 64-bit read such as a byte read or a half-word read still forces the entire 64-bit data word to be read and calculated, even though only the byte or half-word is actually used by the CPU.

The ECC feature is enabled by default at reset, and can be enabled or disabled by writing to the ECC\_ENABLE register. ECC logic is automatically bypassed when the 64 data bits and associated ECC bits fetched from the bank are either all ones or all zeros.

**12.7.1 Single-Bit Data Error**

This section provides information for both single-bit data errors and single-bit ECC check bit errors. If there is a single bit flip (0 to 1 or 1 to 0) in Flash data or in ECC data, then the error is considered as a single-bit data error. The SECDED module detects and corrects single-bit errors, if any, in the 64-bit Flash data or eight ECC check bits read from the Flash/ECC memory map before the read data is provided to the CPU.

When SECDED finds and corrects single bit data errors, the following information is logged in the ECC registers if the ECC feature is enabled:

- Address where the error occurred: if the single-bit error occurs in the lower 64 bits of a 128-bit memory-aligned Flash data word, the address of the lower 64-bit word is captured in the SINGLE\_ERR\_ADDR\_LOW register. If the single-bit error occurs in the upper 64 bits of the 128-bit data word, then the address of the upper 64-bit word is captured in the SINGLE\_ERR\_ADDR\_HIGH register.
- Whether the error occurred in data bits or ECC bits: the ERR\_TYPE\_L and ERR\_TYPE\_H bit fields in the ERR\_POS register indicate whether the error occurred in data bits or ECC bits of the lower 64 bits, or the upper 64 bits respectively, of a 128-bit memory-aligned Flash data word.

- Bit position at which the error occurred: the ERR\_POS\_L and ERR\_POS\_H bit fields in the ERR\_POS register indicate the bit position of the error in the lower 64 bits/lower 8-bit ECC, or the upper 64 bits/upper 8-bit ECC respectively, of a 128-bit memory-aligned Flash data word.
- Whether the corrected value is 0 (FAIL\_0\_L, FAIL\_0\_H flags in ERR\_STATUS register).
- Whether the corrected value is 1 (FAIL\_1\_L, FAIL\_1\_H flags in ERR\_STATUS register).
- A single bit error counter that increments on every single bit error occurrence (ERR\_CNT register) until a user-configurable threshold (see ERR\_THRESHOLD) is met.
- A flag that gets set when one or more single-bit errors occurs after ERR\_CNT equals ERR\_THRESHOLD (SINGLE\_ERR\_INT\_FLG flag in the ERR\_INTFLG register).

When the ERR\_CNT value equals ERR\_THRESHOLD+1, and a single bit error occurs, the Flash module sets the SINGLE\_ERR\_INT flag and generates an interrupt signal. To enable propagation of the generated interrupt pulse to the CPU, the user application must enable the FLASH\_CORRECTABLE\_ERROR channel in the C28 Peripheral Interrupt Expansion module (PIE). The interrupt signal remains high until the application clears the SINGLE\_ERR\_INTFLG flag by writing to the SINGLE\_ERR\_INTCLR bit in the ERR\_INTCLR register. The Flash module cannot generate any further FLASH\_CORRECTABLE\_ERROR interrupt signals to the PIE/CPU until SINGLE\_ERR\_INTFLG is cleared, as this is an edge-based interrupt.

When multiple single-bit errors have been detected by ECC logic, the contents of the Flash ECC registers reflect the most recent ECC error. When multiple single-bit errors have been detected, both FAIL\_0\_L and FAIL\_1\_L (or FAIL\_0\_H and FAIL\_1\_H) can be set, indicating that single-bit fail0/fail1 occurred in different 64-bit aligned addresses.

Although ECC is calculated on 64-bit basis, a read of any address location within a 128-bit aligned Flash data word causes the single-bit error flag to get set, if there is a single-bit error in both or in either the lower 64 or upper 64 bits (or corresponding ECC check bits) of that 128-bit data word.

### 12.7.2 Uncorrectable Error

Uncorrectable errors include address errors and double-bit errors in data or ECC. When the ECC logic finds uncorrectable errors, the following information is logged in ECC registers if the ECC feature is enabled:

- Address where the error occurred: if the uncorrectable error occurs in the lower 64 bits of a 128-bit memory-aligned Flash data word, the lower 64-bit memory-aligned address is captured in the UNC\_ERR\_ADDR\_LOW register. If the uncorrectable error occurs in the upper 64 bits of a 128-bit memory-aligned Flash data word, the upper 64-bit memory-aligned address is captured in the UNC\_ERR\_ADDR\_HIGH register.
- A flag is set indicating that an uncorrectable error occurred – the UNC\_ERR\_L and UNC\_ERR\_H flags in the ERR\_STATUS register indicate the uncorrectable error occurrence in the lower 64 bits/lower 8-bit ECC, or the upper 64 bits/upper 8-bit ECC, respectively, of a 128-bit memory-aligned Flash data word.
- A flag is set indicating that an uncorrectable error interrupt is generated (UNC\_ERR\_INTFLG in ERR\_INTFLG register).

When an uncorrectable error occurs, the Flash module sets the UNC\_ERR\_INTFLG bit and generates an uncorrectable error interrupt. This uncorrectable error interrupt generates a non-maskable interrupt (NMI), if enabled, in the CPU. If an uncorrectable error interrupt flag is not cleared by writing to the UNC\_ERR\_INTCLR bit in the ERR\_INTCLR register, the Flash module cannot generate new uncorrectable interrupt signals, as this is an edge-based interrupt.

Although ECC is calculated on 64-bit basis, a read of any address location within a 128-bit aligned Flash word causes the uncorrectable error flag to get set, and an uncorrectable error interrupt/NMI to occur, when there is a uncorrectable error in both or in either the lower 64 bits or upper 64 bits (or corresponding ECC check bits) of that 128-bit data word.



### 12.7.3 Mechanism to Check the Correctness of ECC Logic

To make sure the correctness of the ECC logic, a redundant ECC logic block for each of the ECC64\_L and ECC64\_H checkers is used. Each 64-bit ECC checker block and the corresponding redundant checker block receive the same inputs. The output of each 64-bit checker block is bitwise XORed with the output of the corresponding redundant checker block; a non-zero output from this comparison generates an uncorrectable error (UNC\_ERR) signal. This redundancy makes sure that any fault in ECC logic circuits can be detected and trigger an NMI.

A mechanism has been added to enable self-testing of the ECC logic for additional diagnostic coverage. To use this mechanism, configure the ECC\_TEST\_EN field in the FECC\_CTRL register. A value of 01 in ECC\_TEST\_EN injects a single-bit error into the redundant ECC logic upon a Flash read access, and a value of 11 injects a double-bit error upon a Flash read access. This causes an output comparison failure. In this mode, the diagnostic outputs of each of the high and low comparators (DIAG\_H and DIAG\_L) are captured in the FLUCERRSTATUS Memconfig register.

---

#### Note

When ECC self-test is enabled and CPU issues a read access to the Flash, ECC errors are captured in the data cache and prefetch buffers. TI recommends that application software disables caching while performing diagnostic checks.

---






Figure 12-4. Testing ECC Logic

## 12.8 Reserved Locations Within Flash and OTP

When allocating code and data to Flash and OTP memory, keep the following reserved locations in mind:

- The entire OTP has reserved user-configurable locations for security and boot process. For more details on the functionality of these fields, refer to the *ROM Code and Peripheral Booting* chapter and the *Dual Code Security Module (DCSM)* chapter.
- Refer to the *ROM Code and Peripheral Booting* chapter for reserved locations in Flash for real-time operating system usage and a boot-to-Flash entry point. A boot-to-Flash entry point is reserved for an entry-into-Flash branch instruction. When the boot-to-Flash boot option is used, the boot ROM jumps to this address in Flash. If you program a branch instruction here, that redirects code execution to the entry point of the application.

## 12.9 Migrating an Application from RAM to Flash

To migrate an existing application that is configured to run from RAM to a Flash-based linker configuration, follow these steps:

1. Replace the RAM linker command file with a Flash linker command file. For examples of Flash-based linker command files, see the `device_support\<device>\common\cmd` directory.
2. When modifying the Flash-based linker command file, be sure to map any initialized sections to Flash memory regions.
3. Make sure the boot mode pins are configured for Flash boot. This tells the boot ROM to redirect execution to the application programmed into Flash memory after boot code execution is complete. For more information on boot mode configuration, see *Detailed Description > Device Boot Modes* in the device data sheet.
4. When the device is configured for Flash boot, the boot ROM redirects execution to the Flash entry point location (defined as `BEGIN` in TI-provided Flash linker command files) at the end of boot code execution. Make sure there is a branch instruction at the Flash entry point to your code initialization (for example, `_c_int00`) function. In the C2000Ware examples, the entry point code is specified in the `codestartbranch.asm` file.
5. To achieve best performance for Flash execution, configure the Flash wait states as per the device operating clock frequency, as specified in the device data sheet. In addition, enable prefetch mode and data cache mode. Calling the `Flash_initModule()` driverlib function achieves these steps. Note that code that initializes the Flash module must execute from a RAM location. This is accomplished by assigning the Flash initialization function to the `.TI.ramfunc` section. In the linker command file, map this section to Flash for load, and RAM for execution. The example cmd files provided in C2000Ware show how to do this correctly.
6. For any functions that require 0- or 1-wait state performance, be sure to map to RAM for execution in the linker command file, similar to the Flash initialization function. The `.TI.ramfunc` section in the TI-provided Flash linker command files accomplishes this purpose.
7. Align all code and data sections to 128-bit address boundaries when mapping to Flash memory, using the `ALIGN` directive in the linker command file.
8. For EABI executable formats, define all uninitialized sections mapped to RAM as `NOINIT` sections (using the directive `"type=NOINIT"`) in the linker command file.
9. Be sure to program ECC bits correctly for the Flash application image. Keep the `AutoEccGeneration` option enabled in the Code Composer Studio Flash Plugin or UniFlash GUI.

## 12.10 Procedure to Change the Flash Control Registers

During Flash configuration, no accesses to the Flash or OTP can be in progress. This includes instructions still in the CPU pipeline, data reads, and instruction prefetch operations. To be sure that no access takes place during the configuration change, follow the procedure shown below for any code that modifies the Flash control registers.

1. Start executing application code from RAM/Flash/OTP.
2. Branch to or call the Flash configuration code (that writes to Flash control registers) in RAM. This is required to properly flush the CPU pipeline before the configuration change. The function that changes the Flash configuration cannot execute from the Flash or OTP and must reside in RAM.
3. Execute the Flash configuration code (located in RAM) that writes to Flash control registers like FRDCNTL, FRD\_INTF\_CTRL, and so on.
4. At the end of the Flash configuration code execution, wait eight cycles to let the write instructions propagate through the CPU pipeline. This must be done before the return-from-function call is made.
5. Return to the calling function that resides in RAM or Flash/OTP and continue execution.

## 12.11 Software

### 12.11.1 FLASH Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/flash

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 12.11.1.1 Flash Programming with 512-bit AutoECC, DataAndECC, DataOnly and EccOnly - C28X\_DUAL

FILE: flashapi\_cpu1\_512bitprogramming.c

This example demonstrates how to program Flash banks using API's following options

1. AutoEcc generation
2. DataOnly and EccOnly
3. DataAndECC

CPU1 example must be loaded and executed before CPU2 example. Only CPU1 is able to set the BankMuxSel and GSxMSel registers for CPU2. For both CPU1 and CPU2 load, make sure to set the correct Erase settings for bank selection. *External Connections*

- None.

#### *Watch Variables*

- None.

#### 12.11.1.2 Flash Programming with AutoECC, DataAndECC, DataOnly and EccOnly - C28X\_DUAL

FILE: flashapi\_cpu2\_128bitprogramming.c

This example demonstrates how to program Flash using API's following options

1. AutoEcc generation
2. DataOnly and EccOnly
3. DataAndECC

NOTE: CPU1 example must be loaded and executed before CPU2 example. Only CPU1 is able to set the BankMuxSel and GSxMSel registers for CPU2. For both CPU1 and CPU2 load, make sure to set the correct Erase settings for bank selection.

#### *External Connections*

- None.

#### *Watch Variables*

- None.

### 12.11.1.3 Flash Programming with 512-bit AutoECC, DataAndECC, DataOnly and EccOnly - C28X\_DUAL

FILE: flashapi\_cpu2\_512bitprogramming.c

This example demonstrates how to program Flash banks using API's following options

1. AutoEcc generation
2. DataOnly and EccOnly
3. DataAndECC

CPU1 example must be loaded and executed before CPU2 example. Only CPU1 is able to set the BankMuxSel and GSxMSel registers for CPU2. For both CPU1 and CPU2 load, make sure to set the correct Erase settings for bank selection. *External Connections*

- None.

#### Watch Variables

- None.

### 12.11.1.4 Flash Programming with AutoECC, DataAndECC, DataOnly and EccOnly - C28X\_DUAL

FILE: flashapi\_cpu1\_128bitprogramming.c

This example demonstrates how to program Flash using API's following options

1. AutoEcc generation
2. DataOnly and EccOnly
3. DataAndECC

NOTE: CPU1 example must be loaded and executed before CPU2 example. Only CPU1 is able to set the BankMuxSel and GSxMSel registers for CPU2. For both CPU1 and CPU2 load, make sure to set the correct Erase settings for bank selection.

#### External Connections

- None.

#### Watch Variables

- None.

## 12.12 Flash Registers

This section describes the Flash Module Registers.

### 12.12.1 FLASH Base Address Table

**Table 12-2. FLASH Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
Flash0CtrlRegs	FLASH_CTRL_REGS	FLASH0CTRL_BASE	0x0005_F800	YES	-	-	YES	-	YES
Flash0EccRegs	FLASH_ECC_REGS	FLASH0ECC_BASE	0x0005_FB00	YES	-	-	YES	-	YES

### 12.12.2 FLASH\_CTRL\_REGS Registers

Table 12-3 lists the memory-mapped registers for the FLASH\_CTRL\_REGS registers. All register offset addresses not listed in Table 12-3 should be considered as reserved locations and the register contents should not be modified.

**Table 12-3. FLASH\_CTRL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	FRDCNTL	Flash Read Control Register	EALLOW	<a href="#">Go</a>
4h	FLPROT	Flash program/erase protect register	EALLOW	<a href="#">Go</a>
180h	FRD_INTF_CTRL	Flash Read Interface Control Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 12-4 shows the codes that are used for access types in this section.

**Table 12-4. FLASH\_CTRL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 12.12.2.1 FRDCNTL Register (Offset = 0h) [Reset = 0F000F00h]

FRDCNTL is shown in [Figure 12-5](#) and described in [Table 12-5](#).

Return to the [Summary Table](#).

Flash Read Control Register

**Figure 12-5. FRDCNTL Register**

31	30	29	28	27	26	25	24
RESERVED				RESERVED			
R-0h				R/W-Fh			
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED				RWAIT			
R-0h				R/W-Fh			
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

**Table 12-5. FRDCNTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R	0h	Reserved
27-24	RESERVED	R/W	Fh	Reserved
23-12	RESERVED	R	0h	Reserved
11-8	RWAIT	R/W	Fh	Random read waitstate These bits indicate how many waitstates are added to a flash read/ fetch access. The RWAIT value can be set anywhere from 0 to 0xF. For a flash access, data is returned in RWAIT+1 SYSCLK cycles. Note: The required wait states for each SYSCLK frequency can be found in the device data manual. Reset type: SYSRSn
7-0	RESERVED	R	0h	Reserved

### 12.12.2.2 FLPROT Register (Offset = 4h) [Reset = 0000000h]

FLPROT is shown in [Figure 12-6](#) and described in [Table 12-6](#).

Return to the [Summary Table](#).

Flash program/erase protect register

**Figure 12-6. FLPROT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							FLWEPROT
R-0h							R/W-0h

**Table 12-6. FLPROT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	FLWEPROT	R/W	0h	Flash program/erase protect bit. 0 : Program erase operation allowed subject to security settings. 1 : Program erase operation blocked in hardware. Reset type: SYSRSn

### 12.12.2.3 FRD\_INTF\_CTRL Register (Offset = 180h) [Reset = 0000000h]

FRD\_INTF\_CTRL is shown in [Figure 12-7](#) and described in [Table 12-7](#).

Return to the [Summary Table](#).

Flash Read Interface Control Register

**Figure 12-7. FRD\_INTF\_CTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						DATA_CACHE_	PREFETCH_E
R-0h						EN	N
R-0h						R/W-0h	R/W-0h

**Table 12-7. FRD\_INTF\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-2	RESERVED	R	0h	Reserved
1	DATA_CACHE_EN	R/W	0h	Data cache enable. 0 A value of 0 disables the data cache. 1 A value of 1 enables the data cache. Reset type: SYSRSn
0	PREFETCH_EN	R/W	0h	Prefetch enable. 0 A value of 0 disables prefetch mechanism. 1 A value of 1 enables pre-fetch mechanism. Reset type: SYSRSn



### 12.12.3 FLASH\_ECC\_REGS Registers

Table 12-8 lists the memory-mapped registers for the FLASH\_ECC\_REGS registers. All register offset addresses not listed in Table 12-8 should be considered as reserved locations and the register contents should not be modified.

**Table 12-8. FLASH\_ECC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ECC_ENABLE	ECC Enable	EALLOW	<a href="#">Go</a>
20h	FECC_CTRL	ECC Control	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 12-9 shows the codes that are used for access types in this section.

**Table 12-9. FLASH\_ECC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 12.12.3.1 ECC\_ENABLE Register (Offset = 0h) [Reset = 000000Ah]

ECC\_ENABLE is shown in [Figure 12-8](#) and described in [Table 12-10](#).

Return to the [Summary Table](#).

ECC Enable

**Figure 12-8. ECC\_ENABLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												ENABLE			
R-0h												R/W-Ah			

**Table 12-10. ECC\_ENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3-0	ENABLE	R/W	Ah	ECC enable. A value of 0xA would enable ECC. Any other value would disable ECC. Reset type: SYSRSn

### 12.12.3.2 FECC\_CTRL Register (Offset = 20h) [Reset = 0000000h]

FECC\_CTRL is shown in [Figure 12-9](#) and described in [Table 12-11](#).

Return to the [Summary Table](#).

ECC Control

**Figure 12-9. FECC\_CTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						ECC_TEST_EN	
R-0h						R/W-0h	

**Table 12-11. FECC\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-2	RESERVED	R	0h	Reserved
1-0	ECC_TEST_EN	R/W	0h	ECC test mode enable. 00 ECC test mode disabled 01 ECC test mode enabled, one of the 64 data bits is flipped and fed to the redundant ECC logic (on both ECC logic low and ECC logic high blocks). 11 ECC test mode enabled, Two of the 64 data bits are flipped and fed to the redundant ECC logic (on both ECC logic low and ECC logic high blocks). 10 Reserved Reset type: SYSRSn

### 12.12.4 FLASH Registers to Driverlib Functions

**Table 12-12. FLASH Registers to Driverlib Functions**

File	Driverlib Function
<b>FRDCNTL</b>	
flash.h	Flash_setWaitstates
<b>FLPROT</b>	
flash.h	Flash_setFLWEPROT
<b>FRD_INTF_CTRL</b>	
flash.h	Flash_enablePrefetch
flash.h	Flash_disablePrefetch
flash.h	Flash_enableCache
flash.h	Flash_disableCache
<b>ECC_ENABLE</b>	
flash.h	Flash_enableECC
flash.h	Flash_disableECC

**Table 12-12. FLASH Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>FECC_CTRL</b>	
flash.h	Flash_enableSingleBitECCTestMode
flash.h	Flash_enableDoubleBitECCTestMode
flash.h	Flash_disableSingleBitECCTestMode
flash.h	Flash_disableDoubleBitECCTestMode

**Embedded Real-time Analysis and Diagnostic (ERAD)**

This chapter describes the features and operation of the embedded real-time analysis and diagnostic (ERAD) module. The ERAD module enhances the debug and system analysis capabilities of the device. The debug and system analysis enhancements provided by the ERAD module are implemented external to the CPU. The ERAD module consists of the enhanced bus comparator (EBC) units, the system event counter (SEC) units, and the cyclic redundancy check (CRC) units. The EBC units are used to generate hardware breakpoints, hardware watch points, and other output events. The SEC units are used to analyze and profile the system. The CRC units monitor CPU buses and compute the CRC when the self-test code is executed. This capability aids in achieving simpler, non-intrusive and interruptible self-test mechanisms with the Software Test Library (STL). The ERAD module is accessible both by the debugger and the application software, which significantly increases the debug capabilities of many real-time systems, especially in situations where the debugger is not connected.


<b>13.1 Introduction</b> .....	<b>1851</b>
<b>13.2 Enhanced Bus Comparator Unit</b> .....	<b>1852</b>
<b>13.3 System Event Counter Unit</b> .....	<b>1854</b>
<b>13.4 ERAD Ownership, Initialization and Reset</b> .....	<b>1861</b>
<b>13.5 ERAD Programming Sequence</b> .....	<b>1862</b>
<b>13.6 Cyclic Redundancy Check Unit</b> .....	<b>1863</b>
<b>13.7 Program Counter Trace</b> .....	<b>1866</b>
<b>13.8 Software</b> .....	<b>1871</b>
<b>13.9 ERAD Registers</b> .....	<b>1879</b>

## 13.1 Introduction

The ERAD module is shown in [Figure 13-1](#).

The ERAD enhances the debug and system analysis capabilities of the device external to the CPU. The CPU has two analysis resources; Analysis Unit 1 (AU1) and Analysis Unit 2 (AU2). The first analysis unit counts events or monitors address buses. The second analysis unit monitors address and data buses. The two analysis units can be configured for hardware breakpoints or hardware watch points, and additionally the first analysis unit can be configured as a benchmark counter or event counter. The ERAD module further expands this capability to provide additional hardware breakpoints, hardware watch points, and counters for profiling, as well as other advanced features. The ERAD module can be utilized by the debugger, and also by the application software. For many real-time systems, it is not always possible to connect a debugger and perform an intrusive debug. Under these situations, the user's code has the ability to set up and control the ERAD module to debug and profile the system without disturbing the end application.

The ERAD module consists of eight enhanced bus comparator (EBC) units and four system event counter (SEC) units. The EBC units monitor buses and generate output events. The SEC units can be used with EBC units to profile and analyze the system. These units are described in detail in the following sections.



**Figure 13-1. ERAD Overview**

### 13.1.1 ERAD Related Collateral

#### Foundational Materials

- [C2000 Academy - ERAD](#)
- [Embedded Real-Time Analysis & Diagnostics \(ERAD\) on C2000™ Devices \(Video\)](#)

#### Getting Started Materials

- [Embedded Real-Time Analysis & Diagnostics \(ERAD\) on C2000 MCUs \(Video\)](#)
- [Embedded Real-Time Analysis and Response for Control Applications Application Report](#)

## 13.2 Enhanced Bus Comparator Unit

The Enhanced Bus Comparator (EBC) units connect to the CPU using a direct memory interface. This includes the program address and data buses, the data address, write and read data buses, debug qualifiers for memory access, and the ability to set breakpoints, watch points, and trace points on the CPU. Typically, the EBC is owned and controlled by the debugger application (for example, Code Composer Studio™ IDE). A user application running on the CPU can also configure and use the EBC units to generate events and interrupts for real-time diagnostic purposes. Note that ownership is exclusive—the debugger and application software cannot simultaneously control an EBC unit. For more information on EBC unit ownership, see [Section 13.4](#).

The EBC units have the following capabilities:

- Generate hardware breakpoints
- Generate hardware watch points
- Generate trace tags for instruction fetch matches and generate real-time interrupts (RTOSINT)
- Monitor data address and read and write buses and generate real-time interrupts (RTOSINT)
- Generate event outputs that can be used by other modules.

The following features are not supported by the EBC units:

- Chained breakpoints
- Ability to monitor DMA transfers
- Ability to monitor CLA buses

Each EBC unit has the capability to monitor a range of addresses by defining masks and generating outputs based on greater than, less than, or equal events.

The EBC units can also be used with the System Event Counter (SEC) units for system or code profiling and analysis purposes.

### 13.2.1 Enhanced Bus Comparator Unit Operations


The following operations are supported by each EBC unit:

- **Hardware Breakpoints:** The EBC unit generates a breakpoint tag when the specified instruction address is accessed on the program address bus. When the instruction reaches the DECODE-2 (D2) stage of the pipeline, the CPU is halted.
- **Watch Points:** A watch point detects a read or write to specified locations in data memory, and halts the CPU. Unlike hardware breakpoints, watch points do not have precise timing for halting the CPU—this is entirely dependent on the current state of the CPU pipeline. The CPU halts at the next interruptible boundary.
- **Program Trace:** Program traces are very similar to hardware breakpoints. The difference here is that instead of halting the CPU, a program trace generates a real-time interrupt (RTOSINT) when the instruction reaches the D2 stage of the pipeline. If the instruction is discarded in the fetch buffer due to discontinuity, no RTOSINT is generated.
- **Data Trace:** A data trace is similar to a watch point, except that a data trace generates a real-time interrupt (RTOSINT) instead of halting the CPU on an access to the specified data memory.

Note that hardware breakpoints only halt the CPU if a debugger is connected.

### 13.2.2 Event Masking and Exporting

The events generated by different EBC units can be combined using OR and AND logic to generate new events as required. There are four AND and four OR combinations that can be exported using masks to suppress undesired events. These events can be configured to generate an RTOSINT. In addition, the AND and OR events can also be used to qualify CRC computation using the cyclic redundancy check unit. The AND and OR events are also available as inputs to the system event counter unit for event counting and system profiling.



**Figure 13-2. EBC Units Event Masking**

To use the AND and OR masks:

1. Configure the `GLBL_EVENT_AND_MASK` and `GLBL_OR_EVENT_MASK` registers to select the desired EBC unit outputs for any of the available four masks.
2. To enable an RTOSINT for the configured mask, write 1 to the corresponding bit in the `GLBL_AND_EVENT_INT_MASK` or `GLBL_OR_EVNT_INT_MASK` register.
3. To use the mask output as an input to the system event counter unit, configure the `CTM_INPUT_SEL` register with the mux value for the desired mask. The input mux values are listed in [Section 13.3.1.4](#).
4. To use the mask output as a qualifier to the CRC unit, configure the `CRC_QUALIFIER` register.

For example, to generate a real-time interrupt on MASK1 when EBC units 2, 3, AND 6 events are triggered, write 0x46 to `GLBL_EVENT_AND_MASK`, and then write 0x1 to `GLBL_AND_EVENT_INT_MSK`.



### 13.3 System Event Counter Unit

The SEC units provide system profiling, analysis, and debug capability. The SEC units contain counters that can enhance the debug and profiling process in various types of system scenarios such as:

- Profiling code segments
- Counting duration between specified memory reads and writes
- Counting system events (such as interrupts)
- Counting duration between system events
- System timer
- Measuring the number of wait states in code segments
- Measuring the maximum amount of time spent in between a pair of events, measured over multiple iterations
- Chaining counters to link events or create larger counters

Furthermore, the SEC unit has the capability to:

- Function as a counter capable of counting:
  - Any of the match events generated by the EBC units.
  - Events generated by the EBC units. These events can be used to start and stop the counting.
  - System events including the interrupts to the interrupt controller, and timer interrupts. These system events can be used to start and stop the counting.
  - More information on the input sources for the SEC units can be found in [Section 13.3.1.4](#).
- Generate an interrupt or a watch point if the count reaches a reference value.
- Perform counter operation in one of the following two modes:
  - Duration mode: The counter counts the CPU cycles as long as the event is active.
  - Event mode: The counter counts only the positive edge of the event signal. This is effectively counting the number of times the event transitions from inactive to active.

#### 13.3.1 System Event Counter Modes

The following are the operating modes of the SEC unit. The counters are initialized to zero when the SEC module receives a reset input signal, and always count up.

- Continuous Count: In this mode, the counter continues to count as specified by the input selector. The counter can count the CPU cycles without any events selected. In this mode, the module can be used as a software-controlled SYSCLK counter. Continuous mode is active when SEC\_CNTL.START\_STOP\_MODE and SEC\_REF are both set to 0.
- Timer Mode Count: In this mode, the counter counts up to a set reference value, defined in the SEC\_REF register. Upon reaching the reference value, the counter generates an event that can send an interrupt to the CPU or generate a watch point. The RST\_ON\_MATCH bit in the SEC\_CNTL register configures the counter to either continue incrementing or reset when a match event occurs.
- Start-Stop Count: In this mode, two events are configured to act as start and stop indicators to the counter. The counter commences counting only when the defined start event occurs. The counter then continues to count up until the stop event occurs. Once the first start event has occurred, further start events are ignored until the stop event occurs.

In any of the counter modes of operation, there is a possibility that the 32-bit counter value overflows. If an overflow occurs, the counter value resets to zero and continues to count up, and the OVERFLOW bit in the SEC\_STATUS register is set high. The OVERFLOW bit remains high until either the counter is reset, or the application writes 1 to the OVERFLOW bit of the SEC\_STATUSCLEAR register.

### 13.3.1.1 Counting Active Levels Versus Edges

The SEC units can be configured to either count active levels or edges of the selected inputs.

Each SEC unit has eight inputs from the EBC units and many inputs from other events in the device. Each SEC unit can be configured to count any of the input events or just count up on every cycle. For example, if an input event occurs and is active for 25 cycles, the SEC unit counter increments only by 1 in event mode; whereas in the duration mode, the counter increments by 25.

### 13.3.1.2 Max Mode

Max mode is also supported by the SEC units. This mode allows the user to detect the maximum count that has occurred during various count iterations in start-stop mode. For example, a user can set up the counter in the start-stop count mode to count the duration of a critical code loop. Every time the stop event occurs and the counter stops, the counter value is checked against the current MAX\_COUNT present in the register. If the new value is greater, then the MAX\_COUNT register is updated. The counter always resets to zero at the stop event and is ready to start counting on the next start event. Therefore, the MAX\_COUNT contains the maximum number of cycles that occurred between the start and stop condition over many iterations.

### 13.3.1.3 Cumulative Mode

The SEC units can be used to yield the cumulative count over several start and stop events. In this mode, unlike Max mode, the counter does not reset due to a stop event. Instead, the counter stops counting and resumes counting when a start event occurs. In cumulative count mode, the MAX\_COUNT is not valid.

### 13.3.1.4 Input Signal Selection

The SEC inputs can be selected from various signals from in the system to enable debug and system analysis. Figure 13-3 shows the SEC inputs. Each event selector MUX can select from various signals on in the system. These signals are shown in Table 13-1.




Figure 13-3. System Event Counter Inputs

**Table 13-1. Event Selector Mux Signals**

CTM\STA\STO\IRST_INP_SEL	EVENT_INPUT_SELECTED	Polarity	Synchronization Requirement
0	EBC1	High	Disable
1	EBC2	High	Disable
2	EBC3	High	Disable
3	EBC4	High	Disable
4	EBC5	High	Disable
5	EBC6	High	Disable
6	EBC7	High	Disable
7	EBC8	High	Disable
8	COUNTER1_EVENT	High	Disable
9	COUNTER2_EVENT	High	Disable
10	COUNTER3_EVENT	High	Disable
11	COUNTER4_EVENT	High	Disable
12	ERAD_OR_MASK0	High	Disable
13	ERAD_OR_MASK1	High	Disable
14	ERAD_OR_MASK2	High	Disable
15	ERAD_OR_MASK3	High	Disable
16	ERAD_AND_MASK0	High	Disable
17	ERAD_AND_MASK1	High	Disable
18	ERAD_AND_MASK2	High	Disable
19	ERAD_AND_MASK3	High	Disable
20	PIE_INT1	High	Disable
21	PIE_INT2	High	Disable
22	PIE_INT3	High	Disable
23	PIE_INT4	High	Disable
24	PIE_INT5	High	Disable
25	PIE_INT6	High	Disable
26	PIE_INT7	High	Disable
27	PIE_INT8	High	Disable
28	PIE_INT9	High	Disable
29	PIE_INT10	High	Disable
30	PIE_INT11	High	Disable
31	PIE_INT12	High	Disable
32	CPU_TINT0	High	Disable
33	CPU_TINT1	High	Disable
34	CPU_TINT2	High	Disable
35	DMA_CH1INT	High	Disable
36	DMA_CH2INT	High	Disable
37	DMA_CH3INT	High	Disable
38	DMA_CH4INT	High	Disable
39	DMA_CH5INT	High	Disable
40	DMA_CH6INT	High	Disable
41	FSIRXA_DATA_PKT_RCVD	High	Disable
42	FSIRXA_ERROR_PKT_RCVD	High	Disable
43	FSIRXA_PING_PKT_RCVD	High	Disable

**Table 13-1. Event Selector Mux Signals (continued)**

CTM\STA\STO\IRST_INP_SEL	EVENT_INPUT_SELECTED	Polarity	Synchronization Requirement
44	FSIRXA_PING_TAG_MATCH	High	Disable
45	FSIRXA_DATA_TAG_MATCH	High	Disable
46	FSIRXA_ERROR_TAG_MATCH	High	Disable
47	FSIRXA_FRAME_DONE	High	Disable
48	ADCA_EVT_INT	High	Disable
49	ADCB_EVT_INT	High	Disable
50	MCANA_EVT0	High	Disable
51	MCANA_EVT1	High	Disable
52	MCANA_EVT2	High	Disable
53	ADCSOCA	High	Disable
54	ADCSOCB	High	Disable
55	CLATASKRUN1	High	Disable
56	CLATASKRUN2	High	Disable
57	CLATASKRUN3	High	Disable
58	CLATASKRUN4	High	Disable
59	CLATASKRUN5	High	Disable
60	CLATASKRUN6	High	Disable
61	CLATASKRUN7	High	Disable
62	CLATASKRUN8	High	Disable
63	EPWMXBAR1	Low	Enable
64	EPWMXBAR2	Low	Enable
65	EPWMXBAR3	Low	Enable
66	EPWMXBAR4	Low	Enable
67	EPWMXBAR5	Low	Enable
68	EPWMXBAR6	Low	Enable
69	EPWMXBAR7	Low	Enable
70	EPWMXBAR8	Low	Enable
71	INPUTXBAR1	High	Disable
72	INPUTXBAR2	High	Disable
73	INPUTXBAR3	High	Disable
74	INPUTXBAR4	High	Disable
75	INPUTXBAR5	High	Disable
76	INPUTXBAR6	High	Disable
77	INPUTXBAR7	High	Disable
78	INPUTXBAR8	High	Disable
79	INPUTXBAR9	High	Disable
80	INPUTXBAR10	High	Disable
81	INPUTXBAR11	High	Disable
82	INPUTXBAR12	High	Disable
83	INPUTXBAR13	High	Disable
84	INPUTXBAR14	High	Disable
85	INPUTXBAR15	High	Disable
86	INPUTXBAR16	High	Disable
87	CPUx_CPUSTAT	Low	Disable

**Table 13-1. Event Selector Mux Signals (continued)**

CTM\STA\STO\IRST_INP_SEL	EVENT_INPUT_SELECTED	Polarity	Synchronization Requirement
88	CPUx_DBGACK	High	Disable
89	CPUx_NMI	High	Disable
90	CMPSS1_CTRIPH_OR_CTRIPL	High	Enable
91	CMPSS2_CTRIPH_OR_CTRIPL	High	Enable
92	CMPSS3_CTRIPH_OR_CTRIPL	High	Enable
93	CMPSS4_CTRIPH_OR_CTRIPL	High	Enable
94	CMPSS5_CTRIPH_OR_CTRIPL	High	Enable
95	CMPSS6_CTRIPH_OR_CTRIPL	High	Enable
96	CMPSS7_CTRIPH_OR_CTRIPL	High	Enable
97	CMPSS8_CTRIPH_OR_CTRIPL	High	Enable
98	SD1FLT1_COMPH_OR_COMPL	High	Disable
99	SD1FLT2_COMPH_OR_COMPL	High	Disable
100	SD1FLT3_COMPH_OR_COMPL	High	Disable
101	SD1FLT4_COMPH_OR_COMPL	High	Disable
102	SD2FLT1_COMPH_OR_COMPL	High	Disable
103	SD2FLT2_COMPH_OR_COMPL	High	Disable
104	SD2FLT3_COMPH_OR_COMPL	High	Disable
105	SD2FLT4_COMPH_OR_COMPL	High	Disable
106	ADCAINT1	High	Disable
107	ADCAINT2	High	Disable
108	ADCAINT3	High	Disable
109	ADCAINT4	High	Disable
110	ADCBINT1	High	Disable
111	ADCBINT2	High	Disable
112	ADCBINT3	High	Disable
113	ADCBINT4	High	Disable
114	ADCCINT1	High	Disable
115	ADCCINT2	High	Disable
116	ADCCINT3	High	Disable
117	ADCCINT4	High	Disable
118-122	Reserved	Reserved	Reserved
123	ADCC_EVT_INT	High	Disable
124	Reserved	Reserved	Reserved
125	MCANB_EVT0	High	Disable
126	MCANB_EVT1	High	Disable
127	MCANB_EVT2	High	Disable
128	CLA_INTERRUPT1	High	Disable
129	CLA_INTERRUPT2	High	Disable
130	CLA_INTERRUPT3	High	Disable
131	CLA_INTERRUPT4	High	Disable
132	CLA_INTERRUPT5	High	Disable
133	CLA_INTERRUPT6	High	Disable
134	CLA_INTERRUPT7	High	Disable
135	CLA_INTERRUPT8	High	Disable

**Table 13-1. Event Selector Mux Signals (continued)**

CTM\STA\STO\IRST_INP_SEL	EVENT_INPUT_SELECTED	Polarity	Synchronization Requirement
136	ECAT_PDI_SOF	High	Disable
137	ECAT_PDI_EOF	High	Disable
138	ECAT_PCI_WD_TRIGGER	High	Disable
139	ECAT_PDI_UC_IRQ	High	Disable
140	ECAT_SYNCOUT0	High	Disable
141	ECAT_SYNCOUT1	High	Disable
142	ECAT_DRAM_PARITY_ERROR	High	Disable
143	CLBINPUTXBAR1	High	Disable
144	CLBINPUTXBAR2	High	Disable
145	CLBINPUTXBAR3	High	Disable
146	CLBINPUTXBAR4	High	Disable
147	CLBINPUTXBAR5	High	Disable
148	CLBINPUTXBAR6	High	Disable
149	CLBINPUTXBAR7	High	Disable
150	CLBINPUTXBAR8	High	Disable
151	CLBINPUTXBAR9	High	Disable
152	CLBINPUTXBAR10	High	Disable
153	CLBINPUTXBAR11	High	Disable
154	CLBINPUTXBAR12	High	Disable
155	CLBINPUTXBAR13	High	Disable
156	CLBINPUTXBAR14	High	Disable
157	CLBINPUTXBAR15	High	Disable
158	CLBINPUTXBAR16	High	Disable
159	SD3FLT1_COMPH_OR_COMPL	High	Disable
160	SD3FLT2_COMPH_OR_COMPL	High	Disable
161	SD3FLT3_COMPH_OR_COMPL	High	Disable
162	SD3FLT4_COMPH_OR_COMPL	High	Disable
163	SD4FLT1_COMPH_OR_COMPL	High	Disable
164	SD4FLT2_COMPH_OR_COMPL	High	Disable
165	SD4FLT3_COMPH_OR_COMPL	High	Disable
166	SD4FLT4_COMPH_OR_COMPL	High	Disable
167	FSIRXB_DATA_PKT_RCVD	High	Disable
168	FSIRXB_ERROR_PKT_RCVD	High	Disable
169	FSIRXB_PING_PKT_RCVD	High	Disable
170	FSIRXB_PING_TAG_MATCH	High	Disable
171	FSIRXB_DATA_TAG_MATCH	High	Disable
172	FSIRXB_ERROR_TAG_MATCH	High	Disable
173	FSIRXB_FRAME_DONE	High	Disable
174	FSIRXC_DATA_PKT_RCVD	High	Disable
175	FSIRXC_ERROR_PKT_RCVD	High	Disable
176	FSIRXC_PING_PKT_RCVD	High	Disable
177	FSIRXC_PING_TAG_MATCH	High	Disable
178	FSIRXC_DATA_TAG_MATCH	High	Disable
179	FSIRXC_ERROR_TAG_MATCH	High	Disable

**Table 13-1. Event Selector Mux Signals (continued)**

CTM\STA\STO\IRST_INP_SEL	EVENT_INPUT_SELECTED	Polarity	Synchronization Requirement
180	FSIRXC_FRAME_DONE	High	Disable
181	FSIRXD_DATA_PKT_RCVD	High	Disable
182	FSIRXD_ERROR_PKT_RCVD	High	Disable
183	FSIRXD_PING_PKT_RCVD	High	Disable
184	FSIRXD_PING_TAG_MATCH	High	Disable
185	FSIRXD_DATA_TAG_MATCH	High	Disable
186	FSIRXD_ERROR_TAG_MATCH	High	Disable
187	FSIRXD_FRAME_DONE	High	Disable
188	CMPSS9_CTRIPH_OR_CTRIPL	High	Enable
189	CMPSS10_CTRIPH_OR_CTRIPL	High	Enable
190	CMPSS11_CTRIPH_OR_CTRIPL	High	Enable
191	TRACE_HIT_EVENT	High	Disable
192	CPU2_LCM_CMP_ERR	High	Disable
193	DMA_LCM_CMP_ERR	High	Disable
194-255	Reserved	Reserved	Reserved

### 13.3.2 Reset on Event

Resetting the counters on external events is also possible. Additionally all the counter event outputs are applied back to each of counter input MUX, which selects the event that can be used as a reset input. When enabled, an active high on the reset input causes the counter to reset. This gives a powerful feature that allows setting up threshold monitors. This can be used to flag an interrupt or a watch point, if the distance between two events crosses a certain threshold.

### 13.3.3 Operation Conditions

The SEC units count accurately only when the CPU is operating in normal conditions. If the counters are running and capturing the CPU cycles while the CPU is controlled through the debugger to single-step through the code, then the result can differ from when the CPU was executing the code in normal conditions.

### 13.4 ERAD Ownership, Initialization and Reset

Although the features of the ERAD module are typically used by the debugger, user applications can also take advantage of the capabilities to monitor buses and generate interrupts and events. There are three possible ownership scenarios:

1. The user elects to give ownership of the ERAD module to the application software or the debugger.
2. Both the application code and the debugger share use of the ERAD module. Only the current owner of the module (application code or debugger) is allowed to use the module at a given time. When ownership is shared between application and debugger, the user application has the responsibility of resolving any ownership conflicts.
3. There is no ERAD owner. In this mode, both application code and debugger can access the module at any given time. The software, both on the application side and the debugger side, to resolve any potential conflicts is critical. An example scenario in this mode can be for the debugger to use some of the EBC and SEC units, while the application software uses the remaining units.

The ERAD module initializes the internal states and all registers to the initial/reset states under the following conditions:

- At power-on-reset (POR)
- With DCON and SYSRSN
  - Debug logic disconnected when the debugger owns the module
  - Functional reset when application owns the module



## 13.5 ERAD Programming Sequence

The ERAD module can be used to set hardware breakpoints and hardware watch points. The programming sequences to set hardware breakpoints, hardware watch points, or to use the timers to profile and analyze the system are described in this section. The same sequences can be used by both the debugger software and user application code.

Refer to the Driverlib example projects in C2000Ware for JavaScript files to configure the ERAD module. Example projects are also available to showcase the usage of these script files. These examples can be found in the `driverlib\28p65x\examples\erad` directory under the C2000Ware installation directory.

### 13.5.1 Hardware Breakpoint and Hardware Watch Point Programming Sequence

The programming sequence is identical when using the EBC units, regardless of whether the debug software or the application is programming the units. A typical programming sequence for a unit is:

- Read and make sure the ownership is set as expected; if not, acquire the ownership before proceeding further if required.
- Make sure the unit is in IDLE mode.
- Set up the address reference, mask, bus select and stop bits.
- Enable the corresponding module bit in the global enable register.
- Once the usage is completed, write 1 to clear the `EVENT_FIRED` sticky bit. This takes the module back to the enabled state.

The example programming sequences for hardware breakpoints and hardware watch points are:

Set a hardware breakpoint on address 0x201000:

- Read `OWNER` to confirm ownership.
- Read `EBC_STATUS` to confirm the module is in IDLE state.
- Write 0x0 to `EBC_MASKH/MASKL`.
- Write 0x201000 to `EBC_REFH/REFL`.
- Set `HWBP_CNTL.STOP = 1` and `HWBP_CNTL.BUS_SEL = 0000 (PAB)`. If a trace is to be generated instead of a breakpoint, set `HWBP_CNTL.STOP = 0`.
- Enable the corresponding module bit in the EBC enable register.

Set a hardware watch point on read of addresses from 0x121010 to 0x12101F:

- Read `OWNER` to confirm ownership.
- Read `EBC_STATUS` to confirm the module is in IDLE state.
- Write 0xF to `EBC_MASKH/MASKL`.
- Write 0x121010 to `EBC_REFH/REFL`.
- Write `HWBP_CNTL.STOP = 1` and `HWBP_CNTL.BUS_SEL = 0011 (DRAB)`. If an `RTOSINTn` is to be generated instead of a watch point, set `HWBP_CNTL.STOP = 0`.
- Enable the corresponding module bit in the global enable register.

Set a hardware watch point on write to address 0xFF10101A:

- Read `OWNER` to confirm ownership
- Read `EBC_STATUS` to confirm the module is in IDLE state
- Write 0x0 to `EBC_MASKH/MASKL`
- Write 0xFF10101A to `EBC_REFH/REFL`
- Write `HWBP_CNTL.STOP = 1`, `HWBP_CNTL.BUS_SEL = 0010 (DWAB)`. If an `RTOSINTn` is to be generated instead of a watch point, set `HWBP_CNTL.STOP = 0`.
- Enable the corresponding module bit in the global enable register.

### 13.5.2 Timer and Counter Programming Sequence

The programming sequence is identical when using the SEC units, regardless of whether the debug software or the application is programming the units. Typical programming sequence for a unit is:

- Read and make sure the ownership is set as expected. If not, acquire the ownership before proceeding further if required.
- Make sure the unit is in IDLE mode.
- Set up the counter reference, counter registers (clear/reset if a clean start is required).
- Enable the corresponding module bit in the enable register.
- Once the usage is completed, write 1 to clear the EVENT\_FIRED sticky bit. This takes the module back to the enabled state.

Set up a free running counter:

- Read and make sure the ownership is set as expected. If not, acquire the ownership before proceeding further, if required.
- Read SEC\_STATUS to confirm that the module is in IDLE state.
- Write 0x0 to CNT\_INP\_SEL\_EN.
- Write 0x0 to SEC\_CNTL.
- Enable the module in the SEC\_CNTL.EN register.

Set up the counter to count the duration spent between addresses 0x1000 and 0x1210:

- Read and make sure the ownership is set as expected. If not, acquire the ownership before proceeding further, if required.
- Read SEC\_STATUS to confirm that the module is in IDLE state.
- Set up the EBC unit 1 to generate an event for VPC = 0x1000.
- Set up the EBC unit 2 to generate an event for VPC = 0x1210.
- Set up the start and stop input selects to use comparator event 1 and 2, respectively. This is achieved by writing CTM\_INPUT\_SEL.STA\_INP\_SEL = 0x0 and CTM\_INPUT\_SEL\_2.STO\_INP\_SEL = 0x1.
- Enable the counter in the START\_STOP\_MODE of operation. This is achieved by writing CTM\_CNTL.START\_STOP\_MODE = 1.
- Enable the module in the SEC\_CNTL.EN register.

Set up the counter to count the number of times a function at address 0x2010 is called and fire an interrupt if this count reaches 0x300:

- Read and make sure the ownership is set as expected. If not, acquire the ownership before proceeding further, if required.
- Read SEC\_STATUS to confirm that the module is in IDLE state.
- Set up the EBC unit 1 to generate an event for VPC = 0x2010.
- Setup the counter to select comparator event 1 as the event to count. This is achieved by writing CTM\_INPUT\_SEL.CNT\_INP\_SEL = 0 and CTM\_CNTL.CNT\_INP\_SEL\_EN = 1.
- Write 0x300 SEC\_REF.
- Enable the counter in the EDGE\_LEVEL, and also allow the counter to generate an interrupt when the count matches the reference. This is achieved by writing 0x42 to SEC\_CNTL.
- Enable the module in the SEC\_CNTL.EN register.

### 13.6 Cyclic Redundancy Check Unit

The cyclic redundancy check (CRC) units monitor CPU buses and compute CRC when the self-test code is executed. This capability aids in achieving simpler, non-intrusive and interruptible self-test mechanisms with Software Test Library (STL). Each CRC unit is used to monitor a different CPU interface. For example, CRC unit 1 is used to monitor the Program Counter, while CRC unit 2 is used to monitor the data read address bus. [Table 13-2](#) identifies the CPU interface monitored by each of the CRC units.

**Table 13-2. CPU Interfaces Monitored by CRC Units**

CRC Unit	CPU Interface
CRC Unit 1	Program Counter Register
CRC Unit 2	Data Read Address Bus
CRC Unit 3	Data Read Data Bus
CRC Unit 4	Data Write Address Bus
CRC Unit 5	Data Write Data Bus
CRC Unit 6	Instruction Register Value (Unsecured)
CRC Unit 7	Instruction Register Value (Secure-Zone 1)
CRC Unit 8	Instruction Register Value (Secure-Zone 2)


The main purpose of the CRC units is to make sure that the CPU functionally remains intact when the CRC unit is executing the same software test library over multiple iterations. This is done by comparing the computed CRC values after each iteration, with a pre-computed golden value.

CRC units 7 and 8 are intended to compute the instruction register values for secure-zone 1 and secure-zone 2 instruction execution. Computed CRC values for the a given secure-zone is available only for accesses originating from that zone.

**13.6.1 CRC Unit Qualifier**

By default, all the valid events on a given interface enables a CRC unit for computation. However there are optional qualifiers that can be used to gate the CRC computation when valid events occur. If required, these qualifiers can be generated by masking the EBC units events. The AND/OR masks discussed in [Section 13.2.2](#) are used to generate these qualifiers. Refer to the CRC\_QUALIFIER register for a full list of available qualifiers. [Figure 13-4](#) shows the connection between EBC event masking and exporting with the CRC qualifiers.

EBC units have the capability to monitor the Program Counter, data writes and data reads. CRC units can use the EBC units to decide when the check values can be calculated. For example, if required to calculate the check values only when the CPU is executing a specific function, the user can set up an EBC unit to monitor the PC and generate a CRC qualifier when that function is executed. This allows the CRC unit to calculated the check value only when desired.



**Figure 13-4. Event Masking and Exporting for CRC Qualifiers**

### 13.6.2 CRC Unit Programming Sequence

The following sequence can be used to initialize a CRC unit to calculate the check value for the corresponding CPU interface.

1. Initialize the CRC unit by writing a 1 to the corresponding CRC\_INIT field in the CRC\_GLOBAL\_CTRL register.
2. Configure the seed value (if required) using CRC\_SEED register (CRC\_EN can be 0 for when modifying the CRC\_SEED register).
3. Configure the CRC\_QUALIFIER register if additional qualification from EBC units is required; If not additional qualification is not required, set the CRC\_QUALIFIER register to 0.
4. Enable the CRC unit by setting the CRC\_EN to 1 at the beginning of the software for which the CRC calculation is done.
5. Disable the CRC unit by setting the CRC\_EN to 0 at the end of the software for which the CRC calculation is done.
6. Read the CRC\_CURRENT register to record the computed CRC. This check value can be compared with previous check values to make sure no changes have occurred.
7. Repeat steps 1-7 periodically as needed.

---

#### Note


Sufficient NOP's must be added immediately after the CRC submodule is enabled to make sure the pipeline contains predictable code as soon as the CRC is enabled. Similarly, sufficient NOP's must be added before the CRC submodule is disabled. Disabling the CRC write access takes a few cycles, therefore there must be predictable code in the pipeline stages until the write takes place.

---

## 13.7 Program Counter Trace

The Program Counter (PC) Trace module can be used to keep track of PC discontinuities or jumps, as a means to trace an entire program execution sequence over a period of time. When trace is completed or stopped, trace data can be read out using a debugger and analyzed to reconstruct the code execution sequence. The PC Trace module provides multiple modes and controls to govern when to trace and when not to trace. The trace module is tightly coupled with the Enhanced Bus Comparator, the System Event Counter Unit, and certain critical system level event signals.

Trace data is stored in an addressable memory buffer that can be read by software or a debugger. The trace data stored in this buffer includes additional status information on trace validity that can be used to correctly reconstruct the code execution system. For each discontinuity, two PC values are stored: the source of the discontinuity, and the destination. [Figure 13-5](#) illustrates the operation of the PC trace module. The trace buffer is a circular buffer with overflow: when the buffer becomes full, new trace data is written starting from the top of the buffer, and an overflow status bit is set.



**Figure 13-5. PC Trace Operation**

### 13.7.1 Functional Block Diagram

Figure 13-6 describes the device PC trace architecture. The trace module is tightly coupled with the CPU, and receives the current program counter (VPC), program address (PAB), and various qualifying signals from the CPU interface. The Trace core captures these values whenever a PC discontinuity (for example, branch operation) is detected. The DCSM also interfaces with the PC Trace module, providing security zone data to prevent unauthorized trace information from being exposed in trace memory. The PC Trace module interfaces with the Enhanced Bus Comparator Unit and System Event Counter Unit, providing the ability to select events from these units as triggers to start a trace, stop a trace, or determine the bounding conditions for a windowed trace operation.

The Trace Core qualifies trace source and destination addresses, and stores these addresses sequentially in the trace memory buffer. Additionally, the Trace Core can generate hit events every time a new trace is stored in the memory buffer; this event signal is connected to the ERAD counter block so that the number of entries in the buffer can be tracked. This counter value can in turn be used to create a STOP event at a predefined threshold.

#### Note

Discontinuities that arise due to block repeats (RPTB instruction blocks) are not captured by the PC trace module.

Debugger accesses are always treated as unsecure accesses. Unlike other ERAD components, there is no concept of debug or application ownership in the PC Trace module.

The Trace Core generates a trace hit event for a discontinuity arising from a speculative instruction fetch, even if the fetched instruction does not reach the execution phase in the CPU pipeline. As a result, the BUFFER\_FULL signal can be set prematurely due to a speculative prefetch. The user can always safely discard the oldest discontinuity pair present in the memory buffer when a full buffer is detected, to mitigate this scenario.




Figure 13-6. PC Trace Block Diagram

### 13.7.2 Trace Qualification Modes

There are three modes of trace qualification available:

1. Normal mode: In this mode, trace is enabled without any qualifiers. Trace control happens purely through software writing to the PCTRACE\_GLOBAL register. When operating PC Trace in normal mode, The PCTRACE\_LOGPC\_SOFTENABLE captures the program counter value at the point when PCTRACE\_GLOBAL.EN is set to 1, and the PCTRACE\_LOGPC\_SOFTDISABLE register captures the program counter value at the point PCTRACE\_GLOBAL.EN is set to 0.
2. Windowed Trace mode: In windowed mode, PC Trace can be activated or stopped based on the value of a signal coming from the Event Bus Comparator, System Event Counter, or other system events. The WINDOWED\_INP\_SEL field in the PCTRACE\_QUAL1 register specifies the input signal used to qualify PC Trace operation in windowed mode. By default trace is active when the input signal is high and inactive when the input signal is low; this behavior can be reversed by setting the PCTRACE\_QUAL1.WINDOWED\_INP\_INV bit high.
3. Start-Stop mode: In this mode, one input signal starts the PC trace operation, and a different input signal stops the trace operation. Event Bus Comparator signals, System Event Counter signals and other system event signals can be used as inputs to start or stop the PC Trace. The START\_INP\_SEL and STOP\_INP\_SEL fields in the PCTRACE\_QUAL2 register specify the input signals used to qualify PC Trace operation in start-stop mode. Once a start event arrives and PC trace operation begins, the PC Trace module ignores all further start events until a stop event is received. Trace start and stop operations are triggered on the rising edge of the input event; this behavior can be reversed by setting the START\_INP\_INV and STOP\_INP\_INV bits in the PCTRACE\_QUAL1 register.

To set the PC Trace operation mode, write to the TRACE\_MODE bit in the PCTRACE\_QUAL1 register.

### 13.7.3 Trace Memory

PC Trace memory is a 32-bit-wide read-only memory buffer that holds each 31-bit PC value, together with a security BLOCKED status bit. The memory-map section of the device data sheet specifies the size of the PC Trace memory buffer. Trace memory entries are stored in pairs: the discontinuity source and destination addresses. [Table 13-3](#) describes the bit field structure of each trace memory entry.

**Table 13-3. Trace Memory Entry Bit Fields**

Bits	Field Name	Description
31:1	PROGRAM_COUNTER	Program counter source or destination address value where discontinuity occurred
0	BLOCKED	1 = PROGRAM_COUNTER[31:1] is invalid due to security permissions 0 = PROGRAM_COUNTER[31:1] is valid

#### Note

For addresses that are blocked due to security zone restrictions, the PROGRAM\_COUNTER value is set to 0.


Trace memory is intended solely for debug purposes and does not have parity or Error Correction Code (ECC) support.

### 13.7.4 Trace Input Signal Conditioning

The PC Trace module provides input conditioning options for signals that are used to qualify operation in Start-Stop or Windowed modes. For each of these (START, STOP, WINDOWED), there is a two-stage synchronizer for asynchronous input signals, and an inverter. The PC Trace input conditioning options are controllable using the PCTRACE\_QUAL1 register with the following bits:

- **WINDOWED\_INP\_INV:** This bit inverts the input signal for Windowed trace mode selected in WINDOWED\_INP\_SEL. When set to 1, the trace operation starts on the falling edge of the input, and stops on the rising edge of the input. When this bit is set to 0, the trace operation starts on the rising edge of the input, and stops on the falling edge of the input.
- **START\_INP\_INV:** This bit inverts the input signal for trace START operation selected in PCTRACE\_QUAL2.START\_INP\_SEL. When set to 1, the trace operation starts on the falling edge of the input. When this bit is set to 0, the trace operation starts on the rising edge of the input.
- **STOP\_INP\_INV:** This bit inverts the input signal for trace STOP operation selected in PCTRACE\_QUAL2.STOP\_INP\_SEL. When set to 1, the trace operation stops on the falling edge of the input. When this bit is set to 0, the trace operation stops on the rising edge of the input.

Figure 13-7 describes the signal conditioning circuit available for each input qualifier signal.



**Figure 13-7. Trace Qualifier Input Conditioning Circuit**



### 13.7.5 PC Trace Software Operation

An example software sequence to perform PC Trace operation is as follows:

1. Initialize the PC Trace module by writing 1 to PCTRACE\_GLOBAL.INIT. The trace initialize operation resets the buffer pointer and overflow flags, and clears the values of the PCTRACE\_LOGPC\_SOFTENABLE and PCTRACE\_LOGPC\_SOFTDISABLE registers.
2. Start the PC Trace operation by writing 1 to PCTRACE\_GLOBAL.EN.
3. Execute the desired code sequence to be profiled.
4. Stop the PC Trace operation by writing 0 to PCTRACE\_GLOBAL.EN. This step is optional, as the PC Trace buffer can be read while trace operation is active.
5. To determine if there are valid entries in the trace buffer and how many:
  - a. Examine the buffer pointer by reading PCTRACE\_BUFFER.PTR. If the pointer value is 0, then no discontinuities have been detected since PC Trace was initialized. A non-zero value indicates the number of locations in the buffer that contain valid entries. For instance, PTR = 4 indicates that locations 0, 1, 2, and 3 contain valid entries (SRC, DST, SRC, DST).
  - b. Examine the BUFFER\_FULL bit in the PCTRACE\_BUFFER register. If BUFFER\_FULL = 1, then the following possibilities apply:
    - If PTR = 0, then the buffer is simply full and contains the maximum number of entries possible.
    - If PTR > 0, then a buffer overflow has occurred. The value of PTR indicates by how many entries the buffer has overflowed: this is a circular buffer.
6. Read PCTRACE\_LOGPC\_SOFTENABLE (and optionally PCTRACE\_LOGPC\_SOFTDISABLE) if needed to determine the bounding addresses of the trace operation, in case the code sequence being traced does not begin or end at a discontinuity boundary (for example, partial function trace).
7. Trace discontinuities are recorded in the trace buffer in pairs (SRC, DST). Use this data to reconstruct the code execution sequence. While reading the trace buffer, be sure to examine the BLOCKED status bit to confirm the validity of each trace entry.

### 13.7.6 Trace Operation in Debug Mode

PC Trace is designed to capture data while the CPU is executing code. Debugger operations such as halt, step, and manual PC modification can compromise the reliability of PC trace data collection. Only use or interpret PC Trace data in the context of a continuous CPU run without debugger interruption or intervention.

CPU execution does not preclude debugger operation of the PC trace module if the debugger owns the PCTRACE module. While the CPU is running and executing code, the debugger can read and write PC Trace registers, read the trace buffer, and enable or disable PC trace operation. Debugger can update the PC Trace registers if debugger owns PCTRACE module. The PCTRACE\_LOGPC\_SOFTENABLE and PCTRACE\_LOGPC\_SOFTDISABLE registers record the start and stop PC addresses to provide accurate trace window information during manual trace starts or stops triggered by writing to the PCTRACE\_GLOBAL.EN bit.

## 13.8 Software

### 13.8.1 ERAD Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/erad

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 13.8.1.1 ERAD Profiling Interrupts

FILE: erad\_ex1\_profileinterrupts.c

This example configures CPU Timer0, 1, and 2 to be profiled using the ERAD module. Included is a JavaScript file, `profile_interrupts.js`, which is used with the scripting console to program ERAD registers and view profiling data.

To properly use the provided ERAD script, the following variables must be set in the scripting environment prior to launching the ERAD script:

- `var PROJ_NAME = "erad_debugger_ex1_profileinterrupts"`
- `var PROJ_WKSPC_LOC = "<proj_workspace_path>"`
- `var PROJ_CONFIG = "<name of active configuration [CPU1_FLASH|CPU1_RAM]>"`

To run the ERAD script, use the following command in the scripting console:

- `loadJSFile("<proj_workspace_path>\\\erad_debugger_ex1_profileinterrupts\\erad_ex1_profile_interrupts.js", 0);`

The included JavaScript file, `erad_ex1_profile_interrupts.js`, uses Debug Server Scripting (DSS) features. For information on using the DSS, please visit: [http://software-dl.ti.com/ccs/esd/documents/users\\_guide/sdto\\_dss\\_handbook.html](http://software-dl.ti.com/ccs/esd/documents/users_guide/sdto_dss_handbook.html)

Note that the script must be run after loading and running the `.out` on the C28x core. Only CPU timer 2 ISR is profiled in this example.

This example uses 2 HW breakpoints and 4 counters:

- `HWBP_1` : PC = start address of `cpuTimer2ISR`
- `HWBP_2` : PC = end address of `cpuTimer2ISR`
- `CTM_1` : Used to count the `cpuTimer2ISR` execution cycles. Configured in start-stop mode with start event as `HWBP_1` and stop event as `HWBP_2`
- `CTM_2` : Used to count the number of times the system event `TIMER2_TINT2` has occurred. Configured in rising-edge count mode with counting input as system event `TIMER2_TINT2 (INP_SEL[25])`
- `CTM_3` : Used to count the number of times `cpuTimer2ISR` executes. Configured in rising-edge count mode with counting input as `HWBP_1 (INP_SEL[0])`
- `CTM_4` : Used to count the latency from the system event `TIMER2_TINT2` to `cpuTimer2ISR` entry. Configured in start-stop mode with start event as `TIMER2_TINT2` and stop event as `HWBP_1`

#### External Connections

- None

#### Watch Variables

- `cpuTimer0IntCount`
- `cpuTimer1IntCount`
- `cpuTimer2IntCount`

#### Profiling Script Output

- Current ISR cycle count (`CTM_1`)
- Max ISR cycle count (maximum value of `CTM_1`)
- Interrupt occurrence count (`CTM_2`)
- ISR execution count (`CTM_3`)

- ISR entry delay cycle count (maximum value of CTM\_4)

Note that the large difference between Interrupt occurrence count (CTM\_2) and ISR execution count (CTM\_3) is because the ISR takes more number of cycles than the actual interrupt period. ISR entry delay cycle count will also be higher due to the same reason.

### 13.8.1.2 ERAD Profile Function

FILE: erad\_ex1\_profile\_function.c

This example uses BUSCOMP1, BUSCOMP2 and COUNTER1 of the ERAD module to profile a function (delayFunction). It calculates the CPU cycles taken between the the start address of the function to the end address of the function

Two dummy variable are written to inside the function - startCount and endCount. BUSCOMP3, BUSCOMP4 and COUNTER2 are used to profile the time taken between the access to startCount variable till the access to endCount variable.

Both the counters are setup to operate in START-STOP mode and count the number of CPU cycles spend between the respective bus comparator events.

#### *Watch Variables*

- cycles\_Function - the maximum number of cycles between the start of function to the end of function
- cycles\_Data - the maximum number of cycles taken between accessing startCount variable to endCount variable

#### *External Connections*

None

### 13.8.1.3 ERAD Profile Function

FILE: erad\_ex1\_profile\_function\_syscfg.c

This example uses BUSCOMP1, BUSCOMP2 and COUNTER1 of the ERAD module to profile a function (delayFunction). It calculates the CPU cycles taken between the the start address of the function to the end address of the function

Two dummy variable are written to inside the function - startCount and endCount. BUSCOMP3, BUSCOMP4 and COUNTER2 are used to profile the time taken between the access to startCount variable till the access to endCount variable.

Both the counters are setup to operate in START-STOP mode and count the number of CPU cycles spend between the respective bus comparator events.

#### *Watch Variables*

- cycles\_Function - the maximum number of cycles between the start of function to the end of function
- cycles\_Data - the maximum number of cycles taken between accessing startCount variable to endCount variable

#### *External Connections*

None

### 13.8.1.4 ERAD HWBP Monitor Program Counter

FILE: erad\_ex2\_bus\_monitor.c

In this example, the function delayFunction is called multiple times. The function does read and writes to the global variables startCount and endCount.

The BUSCOMP1 and COUNTER1 is used to count the number of times the function delayFunction was invoked. BUSCOMP2 is used to generate an interrupt when there is read access to the startCount variable and BUSCOMP3 is used to generate an interrupt when there is a write access to the endCount variable

#### *Watch Variables*

- funcCount - number of times the function delayFunction was invoked
- isrCount - number of times the ISR was invoked

#### External Connections

- None

#### 13.8.1.5 ERAD HWBP Monitor Program Counter

FILE: erad\_ex2\_bus\_monitor\_syscfg.c

In this example, the function delayFunction is called multiple times. The function does read and writes to the global variables startCount and endCount.

The BUSCOMP1 and COUNTER1 is used to count the number of times the function delayFunction was invoked. BUSCOMP2 is used to generate an interrupt when there is read access to the startCount variable and BUSCOMP3 is used to generate an interrupt when there is a write access to the endCount variable

#### Watch Variables

- funcCount - number of times the function delayFunction was invoked
- isrCount - number of times the ISR was invoked

#### External Connections

- None

#### 13.8.1.6 ERAD Profile Function

FILE: erad\_ex2\_profilefunction.c

This example contains a basic FIR calculation and sorting algorithm to help demonstrate the function profiling capability of the ERAD peripheral. A number of FIR sums are calculated within a loop and are then sorted using the insertion sort algorithm. Cycle counts of both the FIR calculations and the sorting algorithm are output to the screen through the scripting console. In this example, it can be seen that sorting the data takes up a majority of the CPU cycles executed in this program.

To properly use the provided ERAD script, the following variables must be set in the scripting environment prior to launching the ERAD script:

- var PROJ\_NAME = "erad\_debugger\_ex2\_profilefunction"
- var PROJ\_WKSPC\_LOC = "<proj\_workspace\_path>"
- var PROJ\_CONFIG = "<name of active configuration [CPU1\_FLASH|CPU1\_RAM]>"

To run the ERAD script, use the following command in the scripting console:

- loadJSFile("<proj\_workspace\_path>\erad\_debugger\_ex2\_profilefunction\erad\_ex2\_profile\_function.js", 0);

Note that the script must be run after loading and running the .out on the C28x core.

The included JavaScript file, erad\_ex2\_profile\_function.js, uses Debug Server Scripting (DSS) features. For information on using the DSS, please visit: [http://software-dl.ti.com/ccs/esd/documents/users\\_guide/sdto\\_dss\\_handbook.html](http://software-dl.ti.com/ccs/esd/documents/users_guide/sdto_dss_handbook.html)

This example uses 4 HW breakpoints and 2 counters:

- HWBP\_1 : PC = start address of performFIR
- HWBP\_2 : PC = end address of performFIR
- HWBP\_3 : PC = start address of sortMax
- HWBP\_4 : PC = end address of sortMax
- CTM\_1 : Used to count the performFIR execution cycles. Configured in start-stop mode with start event as HWBP\_1 and stop event as HWBP\_2
- CTM\_2 : Used to count the sortMax execution cycles. Configured in start-stop mode with start event as HWBP\_3 and stop event as HWBP\_4

#### External Connections

- None.

#### Watch Variables

- FIR\_iterationCounter - A counter for the number of times FIR calculation and sorting was performed

#### Profiling Script Output

- Current FIR cycle count (CTM\_1)
- Max FIR cycle count (maximum value of CTM\_1)
- Current sorting function cycle count (CTM\_2)
- Max sorting function cycle count (maximum value of CTM\_2)

Note that the the counters are reset after the stop event. The counter value remains 0 till the next start event occurs. The javascript continuously reads the counter value in a while(1) and hence the current counter may return 0.

#### 13.8.1.7 ERAD HWBP Stack Overflow Detection

FILE: erad\_ex3\_stack\_overflow\_detect.c

This example uses BUSCOMP1 to monitor the stack. The Bus comparator is set to monitor the data write access bus and generate an RTOS interrupt CPU when a write is detected to end of the STACK within a threshold.

#### Watch Variables

- functionCallCount - the number of times the recursive function overflowing the STACK is called.
- x indicates that the ISR has been entered

#### External Connections

None

#### 13.8.1.8 ERAD HWBP Stack Overflow Detection

FILE: erad\_ex3\_stack\_overflow\_detect\_syscfg.c

This example uses BUSCOMP1 to monitor the stack. The Bus comparator is set to monitor the data write access bus and generate an RTOS interrupt CPU when a write is detected to end of the STACK within a threshold.

#### Watch Variables

- functionCallCount - the number of times the recursive function overflowing the STACK is called.
- x indicates that the ISR has been entered

#### External Connections

None

#### 13.8.1.9 ERAD Stack Overflow

FILE: erad\_ex3\_stackoverflow.c

This example shows the basic setup of CAN in order to transmit and receive messages on the CAN bus. The CAN peripheral is configured to transmit messages with a specific CAN ID. A message is then transmitted once per second, using a simple delay loop for timing. The message that is sent is a 2 byte message that contains an incrementing pattern.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core.

A buffer is created to store message history up to 50 messages for the duration of the program. A logic error is intentionally made to allow the buffer to overflow, eventually causing a stack overflow. The included JavaScript file, stack\_overflow.js, programs ERAD registers in order to detect the stack overflow and halt the CPU once the illegal write is made. The illegal write is made after 507 messages are received.

To properly use the provided ERAD script, the following variables must be set in the scripting environment prior to launching the ERAD script:

- var PROJ\_NAME = "erad\_debugger\_ex3\_stackoverflow"
- var PROJ\_WKSPC\_LOC = <proj\_workspace\_path>

To run the ERAD script, use the following command in the scripting console:

- loadJSFile("<proj\_workspace\_path>\lerad\_debugger\_ex3\_stackoverflow\lerad\_ex3\_stack\_overflow.js", 0);

Note that the script must be run after loading and running the .out on the C28x core.

The included JavaScript file, erad\_ex3\_stack\_overflow.js, uses Debug Server Scripting (DSS) features. For information on using the DSS, please visit: [http://software-dl.ti.com/ccs/esd/documents/users\\_guide/sdto\\_dss\\_handbook.html](http://software-dl.ti.com/ccs/esd/documents/users_guide/sdto_dss_handbook.html)

This example uses 1 HW watchpoint :

- HWBP\_1 : Data Write Address Bus = Stack end address + 1

#### External Connections

- None.

#### Watch Variables

- msgCount - A counter for the number of successful messages received
- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received
- msgHistoryBuff - An array meant to store the last 50 messages received

#### Profiling Script Output

- "STACK OVERFLOW detected. Halting CPU." will be printed in the scripting console when a stack overflow occurs (that is, when the watchpoint is hit)

#### 13.8.1.10 ERAD Profile Interrupts CLA

FILE: erad\_ex4\_profileinterrupts\_cla.c

This example configures EPWM1A to run at 1 KHz (period = 1 ms) to trigger a start-of-conversion on ADC channel A0. This channel will, in turn, sample EPWM4A which is set to run at 100Hz. At the end-of-conversion the ADC interrupt is fired. The interrupt signal will be used to trigger a CLA task that runs an FIR filter. The filter is designed to be low pass with a cutoff frequency of 100Hz; it will remove the odd harmonics in the input signal smoothing the square wave to a sinusoidal shape. The CLA background task will continuously buffer the filtered output in a circular buffer.

This example also utilizes the ERAD peripheral to profile the Interrupt Service Routine (ISR) cla1ISR1 (on the C28x core). The ISR contains a loop that simulates storing a random amount of data to a location in order to introduce variability into the cycle measurements. The ERAD peripheral is also configured to count the number of times the system event CLA\_INTERRUPT1 occurs.

To properly use the provided ERAD script, the following variables must be set in the scripting environment prior to launching the ERAD script:

- var PROJ\_NAME = "erad\_debugger\_ex4\_profileinterrupts\_cla"
- var PROJ\_WKSPC\_LOC = "<proj\_workspace\_path>"
- var PROJ\_CONFIG = "<name of active configuration [CPU1\_FLASH|CPU1\_RAM]>"

To run the ERAD script, use the following command in the scripting console:

- loadJSFile("<proj\_workspace\_path>\lerad\_debugger\_ex4\_profileinterrupts\_cla\lerad\_ex4\_profile\_interrupts\_cla.js", 0);

Note that the script must be run after loading and running the .out on the C28x core.

The included JavaScript file, erad\_ex4\_profile\_interrupts\_cla.js, uses Debug Server Scripting (DSS) features. For information on using the DSS, please visit: [http://software-dl.ti.com/ccs/esd/documents/users\\_guide/sdto\\_dss\\_handbook.html](http://software-dl.ti.com/ccs/esd/documents/users_guide/sdto_dss_handbook.html)



This example uses 4 HW breakpoints and 2 counters:

- HWBP\_1 : PC = start address of cla1Isr1
- HWBP\_2 : PC = end address of cla1Isr1
- CTM\_1 : Used to count the cla1Isr1 execution cycles. Configured in start-stop mode with start event as HWBP\_1 and stop event as HWBP\_2
- CTM\_2 : Used to count the number of times the system event CLA\_INTERRUPT1 event has occurred. Configured in rising-edge count mode with counting input as system event CLA\_INTERRUPT1 (INP\_SEL[26])

#### *External Connections*

- connect A0 to EPWM4A

#### *Watch Variables*

- ISR\_count - A counter that signifies how many times cla1ISR1 executes

#### *Profiling Script Output*

- Current ISR cycle count (CTM\_1)
- Max ISR cycle count (maximum value of CTM\_1)
- Interrupt occurrence count (CTM\_2)

#### **13.8.1.11 ERAD Profiling Interrupts**

FILE: erad\_ex4\_profile\_interrupt.c

This example shows how an ISR can be profiled by ERAD. The CPU timer generates interrupts periodically. We set up the counters to count the CPU cycles elapsed while executing the ISR, to count the number of interrupts, the number of ISR executions and the CPU cycles elapsed between the interrupt and the execution of the ISR.

This example uses 2 bus comparators and 4 counters:

- BUSCOMP\_1 : PC = start address of cpuTimer1ISR
- BUSCOMP\_2 : PC = address of cpuTimer1IntCount variable access. This specifies the end address of the code of interest.
- COUNTER\_1 : Used to count the cpuTimer1ISR execution cycles. Configured in start-stop mode with start event as BUSCOMP\_1 and stop event as BUSCOMP\_2
- COUNTER\_2 : Used to count the number of times the system event TIMER1\_TINT1 has occurred. Configured in rising-edge count mode with counting input as system event TIMER1\_TINT1
- COUNTER\_3 : Used to count the number of times cputimer2ISR executes. Configured in rising-edge count mode with counting input as BUSCOMP\_1
- COUNTER\_4 : Used to count the latency from the system event TIMER1\_TINT1 to cpuTimer1ISR entry. Configured in start-stop mode with start event as TIMER1\_TINT1 and stop event as BUSCOMP\_1

We configure the COUNTER1 to generate an interrupt once it reaches a threshold value.

#### *External Connections*

- None

#### *Profiling Output*

- Current ISR cycle count (COUNTER\_1)
- Interrupt occurrence count (COUNTER\_2)
- ISR execution count (COUNTER\_3)
- ISR entry delay cycle count (maximum value of COUNTER\_4)
- x - To show that the ISR executed

#### **13.8.1.12 ERAD Profiling Interrupts**

FILE: erad\_ex4\_profile\_interrupt\_syscfg.c

This example shows how an ISR can be profiled by ERAD. The CPU timer generates interrupts periodically. We set up the counters to count the CPU cycles elapsed while executing the ISR, to count the number of interrupts, the number of ISR executions and the CPU cycles elapsed between the interrupt and the execution of the ISR.

This example uses 2 bus comparators and 4 counters:

- BUSCOMP\_1 : PC = start address of cpuTimer1ISR
- BUSCOMP\_2 : PC = address of cpuTimer1IntCount variable access. This specifies the end address of the code of interest.
- COUNTER\_1 : Used to count the cpuTimer1ISR execution cycles. Configured in start-stop mode with start event as BUSCOMP\_1 and stop event as BUSCOMP\_2
- COUNTER\_2 : Used to count the number of times the system event TIMER1\_TINT1 has occurred. Configured in rising-edge count mode with counting input as system event TIMER1\_TINT1
- COUNTER\_3 : Used to count the number of times cputimer2ISR executes. Configured in rising-edge count mode with counting input as BUSCOMP\_1
- COUNTER\_4 : Used to count the latency from the system event TIMER1\_TINT1 to cpuTimer1ISR entry. Configured in start-stop mode with start event as TIMER1\_TINT1 and stop event as BUSCOMP\_1

We configure the COUNTER1 to generate an interrupt once it reaches a threshold value.

#### *External Connections*

- None

#### *Profiling Output*

- Current ISR cycle count (COUNTER\_1)
- Interrupt occurrence count (COUNTER\_2)
- ISR execution count (COUNTER\_3)
- ISR entry delay cycle count (maximum value of COUNTER\_4)
- x - To show that the ISR executed

#### **13.8.1.13 ERAD MEMORY ACCESS RESTRICT**

FILE: erad\_ex5\_restricted\_write\_detect.c

This example uses BUSCOMP1 to monitor the Data Write Address Bus. It monitors the bus and generates an RTOS interrupt if a certain region of memory is accessed by the PC. The user may disable the Bus Comparator to access that region.

Use the COM port (Baud=9600) to try to write to the restricted area.

#### *Watch Variables*

- x : stores the number of times the region of memory is accessed

#### *External Connections*

- None

#### **13.8.1.14 ERAD INTERRUPT ORDER**

FILE: erad\_ex6\_interrupt\_order.c

This example uses a COUNTER to monitor the sequence of ISRs executed. An interrupt is generated if the ISRs executed are not in the expected order. The expected order is CPUTimer0, then CPUTimer1 and then CPUTimer2

The counter is configured in Start-Stop Mode to count the number of times CPUTimer interrupt occurs between the CPUTimer1 interrupt and CPUTimer2 ISRs. Ideally, this count should be zero if the interrupts are occurring in the expected order. we configure a threshold value of 1 to generate an RTOS interrupt. This indicates that the CPUTimer2 interrupt has come out of order.

For demonstration purposes, this example disables CPUTimer1 to simulate this error.

#### *Watch Variables*



- `cpuTimer0IntCount`: Number of executions of ISR0
- `cpuTimer1IntCount`: Number of executions of ISR1
- `cpuTimer2IntCount`: Number of executions of ISR2

#### *External Connections*

- None

#### **13.8.1.15 ERAD AND CLB**

FILE: `erad_ex7_reg_write_clb.c`

This example uses 4 BUS COMPARATORS of ERAD along with the CLB. One bus comparator monitors a write to x, another one monitors a write to y. The other two monitor a write of 0x1 and 0x0. By using the LUTs in the CLB1 tile, we can monitor a write of 0x1 to x or 0x0 to x. These are used to change the state of FSM2 in the CLB1 tile. If y is accessed before writing a 0x1 to x, an interrupt is generated and y is changed to 0x0 again. The LED2 indicates when access to y is allowed(it is off at this point) The LED1 indicates if an invalid access is attempted. A COUNTER in ERAD is used to count the number of access attempts to y.

#### *Watch Variables*

- y
- x
- a - counts the number of access attempts to y

#### *External Connections*

None

#### **13.8.1.16 ERAD PWM PROTECTION**

FILE: `erad_ex8_pwm_protection.c`

This example uses a BUS COMPARATOR and the CLB to detect the event when the delay between the interrupt and the ISR execution is longer than expected. The PWM output is also tripped in this case.

#### *Watch Variables*

- `adcAResults` stores the results of the conversions from the ADC

#### *External Connections*

- Monitor the PWM output (GPIO0)

## 13.9 ERAD Registers

This section describes the Embedded Real-Time Analysis and Diagnostic Registers.

### 13.9.1 ERAD Base Address Table

**Table 13-4. ERAD Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
EradGlobalRegs	<a href="#">ERAD_GLOBAL_REGS</a>	ERAD_GLOBAL_BASE	0x0005_E800	YES	-	-	YES	-	YES
EradHWbp1Regs	<a href="#">ERAD_HWBP1_REGS</a>	ERAD_HWBP1_BASE	0x0005_E900	YES	-	-	YES	-	YES
EradHWbp2Regs	<a href="#">ERAD_HWBP2_REGS</a>	ERAD_HWBP2_BASE	0x0005_E908	YES	-	-	YES	-	YES
EradHWbp3Regs	<a href="#">ERAD_HWBP3_REGS</a>	ERAD_HWBP3_BASE	0x0005_E910	YES	-	-	YES	-	YES
EradHWbp4Regs	<a href="#">ERAD_HWBP4_REGS</a>	ERAD_HWBP4_BASE	0x0005_E918	YES	-	-	YES	-	YES
EradHWbp5Regs	<a href="#">ERAD_HWBP5_REGS</a>	ERAD_HWBP5_BASE	0x0005_E920	YES	-	-	YES	-	YES
EradHWbp6Regs	<a href="#">ERAD_HWBP6_REGS</a>	ERAD_HWBP6_BASE	0x0005_E928	YES	-	-	YES	-	YES
EradHWbp7Regs	<a href="#">ERAD_HWBP7_REGS</a>	ERAD_HWBP7_BASE	0x0005_E930	YES	-	-	YES	-	YES
EradHWbp8Regs	<a href="#">ERAD_HWBP8_REGS</a>	ERAD_HWBP8_BASE	0x0005_E938	YES	-	-	YES	-	YES
EradCounter1Regs	<a href="#">ERAD_COUNTER1_REGS</a>	ERAD_COUNTER1_BASE	0x0005_E980	YES	-	-	YES	-	YES
EradCounter2Regs	<a href="#">ERAD_COUNTER2_REGS</a>	ERAD_COUNTER2_BASE	0x0005_E990	YES	-	-	YES	-	YES
EradCounter3Regs	<a href="#">ERAD_COUNTER3_REGS</a>	ERAD_COUNTER3_BASE	0x0005_E9A0	YES	-	-	YES	-	YES
EradCounter4Regs	<a href="#">ERAD_COUNTER4_REGS</a>	ERAD_COUNTER4_BASE	0x0005_E9B0	YES	-	-	YES	-	YES
EradCRCGlobalRegs	<a href="#">ERAD_CRC_GLOBAL_REGS</a>	ERAD_CRC_GLOBAL_BASE	0x0005_EA00	YES	-	-	YES	-	YES
EradCRC1Regs	<a href="#">ERAD_CRC1_REGS</a>	ERAD_CRC1_BASE	0x0005_EA10	YES	-	-	YES	-	YES
EradCRC2Regs	<a href="#">ERAD_CRC2_REGS</a>	ERAD_CRC2_BASE	0x0005_EA20	YES	-	-	YES	-	YES
EradCRC3Regs	<a href="#">ERAD_CRC3_REGS</a>	ERAD_CRC3_BASE	0x0005_EA30	YES	-	-	YES	-	YES
EradCRC4Regs	<a href="#">ERAD_CRC4_REGS</a>	ERAD_CRC4_BASE	0x0005_EA40	YES	-	-	YES	-	YES
EradCRC5Regs	<a href="#">ERAD_CRC5_REGS</a>	ERAD_CRC5_BASE	0x0005_EA50	YES	-	-	YES	-	YES
EradCRC6Regs	<a href="#">ERAD_CRC6_REGS</a>	ERAD_CRC6_BASE	0x0005_EA60	YES	-	-	YES	-	YES
EradCRC7Regs	<a href="#">ERAD_CRC7_REGS</a>	ERAD_CRC7_BASE	0x0005_EA70	YES	-	-	YES	-	YES
EradCRC8Regs	<a href="#">ERAD_CRC8_REGS</a>	ERAD_CRC8_BASE	0x0005_EA80	YES	-	-	YES	-	YES
EradPCTraceRegs	<a href="#">PCTRACE_REGS</a>	ERAD_PCTRACE_BASE	0x0005_EAD0	YES	-	-	YES	-	YES
EradPCTraceBufferRegs	<a href="#">PCTRACE_BUFFER_REGS</a>	ERAD_PCTRACE_BUFFER_BASE	0x0005_FE00	YES	-	-	YES	-	YES

### 13.9.2 ERAD\_GLOBAL\_REGS Registers

Table 13-5 lists the memory-mapped registers for the ERAD\_GLOBAL\_REGS registers. All register offset addresses not listed in Table 13-5 should be considered as reserved locations and the register contents should not be modified.

**Table 13-5. ERAD\_GLOBAL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GLBL_EVENT_STAT	Global Event Status Register		<a href="#">Go</a>
2h	GLBL_HALT_STAT	Global Halt Status Register		<a href="#">Go</a>
4h	GLBL_ENABLE	Global Enable Register	EALLOW	<a href="#">Go</a>
6h	GLBL_CTM_RESET	Global Counter Reset	EALLOW	<a href="#">Go</a>
8h	GLBL_NMI_CTL	Global Debug NMI control	EALLOW	<a href="#">Go</a>
Ah	GLBL_OWNER	Global Ownership	EALLOW	<a href="#">Go</a>
Ch	GLBL_EVENT_AND_MASK	Global Bus Comparator Event AND Mask Register	EALLOW	<a href="#">Go</a>
Eh	GLBL_EVENT_OR_MASK	Global Bus Comparator Event OR Mask Register	EALLOW	<a href="#">Go</a>
10h	GLBL_AND_EVENT_INT_MASK	Global AND Event Interrupt Mask Register	EALLOW	<a href="#">Go</a>
12h	GLBL_OR_EVENT_INT_MASK	Global OR Event Interrupt Mask Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-6 shows the codes that are used for access types in this section.

**Table 13-6. ERAD\_GLOBAL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.2.1 GLBL\_EVENT\_STAT Register (Offset = 0h) [Reset = 0000h]

GLBL\_EVENT\_STAT is shown in [Figure 13-8](#) and described in [Table 13-7](#).

Return to the [Summary Table](#).

This register contains one bit for each of the bus comparator modules and the counter modules that are present in a device. Each bit directly reflects the state of the EVENT\_FIRED bit of the corresponding module. This facilitates software to just read one register and find out if any of the debug modules had fired.

**Figure 13-8. GLBL\_EVENT\_STAT Register**

15	14	13	12	11	10	9	8
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
HWBP8	HWBP7	HWBP6	HWBP5	HWBP4	HWBP3	HWBP2	HWBP1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 13-7. GLBL\_EVENT\_STAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CTM4	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Counter unit 4. 0 No Event 1 Event Fired Reset type: ERAD_RESET
10	CTM3	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Counter unit 3. 0 No Event 1 Event Fired Reset type: ERAD_RESET
9	CTM2	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Counter unit 2. 0 No Event 1 Event Fired Reset type: ERAD_RESET
8	CTM1	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Counter unit 1. 0 No Event 1 Event Fired Reset type: ERAD_RESET
7	HWBP8	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 8. 0 No Event 1 Event Fired Reset type: ERAD_RESET
6	HWBP7	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 7. 0 No Event 1 Event Fired Reset type: ERAD_RESET
5	HWBP6	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 6. 0 No Event 1 Event Fired Reset type: ERAD_RESET

**Table 13-7. GLBL\_EVENT\_STAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	HWBP5	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 5. 0 No Event 1 Event Fired Reset type: ERAD_RESET
3	HWBP4	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 4. 0 No Event 1 Event Fired Reset type: ERAD_RESET
2	HWBP3	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 3. 0 No Event 1 Event Fired Reset type: ERAD_RESET
1	HWBP2	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 2. 0 No Event 1 Event Fired Reset type: ERAD_RESET
0	HWBP1	R	0h	This bit directly reflects the state of the EVENT_FIRED bit of the Enhanced Bus Comparator (EBC) unit 1. 0 No Event 1 Event Fired Reset type: ERAD_RESET

### 13.9.2.2 GLBL\_HALT\_STAT Register (Offset = 2h) [Reset = 0000h]

GLBL\_HALT\_STAT is shown in [Figure 13-9](#) and described in [Table 13-8](#).

Return to the [Summary Table](#).

This register contains one bit for each of the bus comparator modules and the counter modules that are present in a device. Each bit directly reflects the state of the EVENT\_FIRED status bit. This facilitates software to just read one register and find out if any of the debug modules have fired.

**Figure 13-9. GLBL\_HALT\_STAT Register**

15	14	13	12	11	10	9	8
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
HWBP8	HWBP7	HWBP6	HWBP5	HWBP4	HWBP3	HWBP2	HWBP1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 13-8. GLBL\_HALT\_STAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CTM4	R	0h	This bit directly reflects the state of the completed bit of the Counter unit 4. 0 No Event 1 Event Fired Reset type: ERAD_RESET
10	CTM3	R	0h	This bit directly reflects the state of the completed bit of the Counter unit 3. 0 No Event 1 Event Fired Reset type: ERAD_RESET
9	CTM2	R	0h	This bit directly reflects the state of the completed bit of the Counter unit 2. 0 No Event 1 Event Fired Reset type: ERAD_RESET
8	CTM1	R	0h	This bit directly reflects the state of the completed bit of the Counter unit 1. 0 No Event 1 Event Fired Reset type: ERAD_RESET
7	HWBP8	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 8. 0 Not Completed 1 Completed Reset type: ERAD_RESET
6	HWBP7	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 7. 0 Not Completed 1 Completed Reset type: ERAD_RESET
5	HWBP6	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 6. 0 Not Completed 1 Completed Reset type: ERAD_RESET

**Table 13-8. GLBL\_HALT\_STAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	HWBP5	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 5. 0 Not Completed 1 Completed Reset type: ERAD_RESET
3	HWBP4	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 4. 0 Not Completed 1 Completed Reset type: ERAD_RESET
2	HWBP3	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 3. 0 Not Completed 1 Completed Reset type: ERAD_RESET
1	HWBP2	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 2. 0 Not Completed 1 Completed Reset type: ERAD_RESET
0	HWBP1	R	0h	This bit directly reflects the state of the completed bit of the Enhanced Bus Comparator (EBC) unit 1. 0 Not Completed 1 Completed Reset type: ERAD_RESET

### 13.9.2.3 GLBL\_ENABLE Register (Offset = 4h) [Reset = 0000h]

GLBL\_ENABLE is shown in [Figure 13-10](#) and described in [Table 13-9](#).

Return to the [Summary Table](#).

This register contains one bit for each of the bus comparator modules and the counter modules that are present in a device. Each bit directly acts as a global enable for the corresponding module. This bit has to be set to 1 for the module to be functional.

**Figure 13-10. GLBL\_ENABLE Register**

15	14	13	12	11	10	9	8
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
HWBP8	HWBP7	HWBP6	HWBP5	HWBP4	HWBP3	HWBP2	HWBP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 13-9. GLBL\_ENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CTM4	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Counter unit 4. 0 Disabled 1 Enabled Reset type: ERAD_RESET
10	CTM3	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Counter unit 3. 0 Disabled 1 Enabled Reset type: ERAD_RESET
9	CTM2	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Counter unit 2. 0 Disabled 1 Enabled Reset type: ERAD_RESET
8	CTM1	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Counter unit 1. 0 Disabled 1 Enabled Reset type: ERAD_RESET
7	HWBP8	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 8. 0 Disabled 1 Enabled Reset type: ERAD_RESET
6	HWBP7	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 7. 0 Disabled 1 Enabled Reset type: ERAD_RESET
5	HWBP6	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 6. 0 Disabled 1 Enabled Reset type: ERAD_RESET



**Table 13-9. GLBL\_ENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	HWBP5	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 5. 0 Disabled 1 Enabled Reset type: ERAD_RESET
3	HWBP4	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 4. 0 Disabled 1 Enabled Reset type: ERAD_RESET
2	HWBP3	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 3. 0 Disabled 1 Enabled Reset type: ERAD_RESET
1	HWBP2	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 2. 0 Disabled 1 Enabled Reset type: ERAD_RESET
0	HWBP1	R/W	0h	This bit directly reflects the state of the ENABLE bit of the Enhanced Bus Comparator (EBC) unit 1. 0 Disabled 1 Enabled Reset type: ERAD_RESET

### 13.9.2.4 GLBL\_CTM\_RESET Register (Offset = 6h) [Reset = 0000h]

GLBL\_CTM\_RESET is shown in [Figure 13-11](#) and described in [Table 13-10](#).

Return to the [Summary Table](#).

This register contains one bit for each of the counter modules that are present in a device. Each bit directly acts as a reset for the counters for the corresponding module. (It does not affect anything else except resetting the counter.

Example: If the counter was previously incrementing before reset, then on a reset event the counter gets reset and continues to increment again).

**Figure 13-11. GLBL\_CTM\_RESET Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 13-10. GLBL\_CTM\_RESET Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	CTM4	R-0/W	0h	This bit directly resets the state the Counter unit 4. 0 No Effect 1 Reset Reset type: ERAD_RESET
2	CTM3	R-0/W	0h	This bit directly resets the state the Counter unit 3. 0 No Effect 1 Reset Reset type: ERAD_RESET
1	CTM2	R-0/W	0h	This bit directly resets the state the Counter unit 2. 0 No Effect 1 Reset Reset type: ERAD_RESET
0	CTM1	R-0/W	0h	This bit directly resets the state the Counter unit 1. 0 No Effect 1 Reset Reset type: ERAD_RESET

### 13.9.2.5 GLBL\_NMI\_CTL Register (Offset = 8h) [Reset = 0000h]

GLBL\_NMI\_CTL is shown in [Figure 13-12](#) and described in [Table 13-11](#).

Return to the [Summary Table](#).

This register contains one bit for each of the bus comparator modules and the counter modules that can cause an NMI to the CPU. When the corresponding bit of a unit is set to 1, then if an event occurs from that module, then an NMI will be generated.

**Figure 13-12. GLBL\_NMI\_CTL Register**

15	14	13	12	11	10	9	8
RESERVED				CTM4	CTM3	CTM2	CTM1
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
HWBP8	HWBP7	HWBP6	HWBP5	HWBP4	HWBP3	HWBP2	HWBP1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 13-11. GLBL\_NMI\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CTM4	R/W	0h	This bit enables the generation of an NMI to the CPU by Counter unit 4. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
10	CTM3	R/W	0h	This bit enables the generation of an NMI to the CPU by Counter unit 3. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
9	CTM2	R/W	0h	This bit enables the generation of an NMI to the CPU by Counter unit 2. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
8	CTM1	R/W	0h	This bit enables the generation of an NMI to the CPU by Counter unit 1. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
7	HWBP8	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 8. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
6	HWBP7	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 7. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
5	HWBP6	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 6. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET

**Table 13-11. GLBL\_NMI\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	HWBP5	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 5. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
3	HWBP4	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 4. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
2	HWBP3	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 3. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
1	HWBP2	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 2. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET
0	HWBP1	R/W	0h	This bit enables the generation of an NMI to the CPU by Enhanced Bus Comparator (EBC) unit 1. 0 Do NOT Generate NMI 1 Generate NMI Reset type: ERAD_RESET

### 13.9.2.6 GLBL\_OWNER Register (Offset = Ah) [Reset = 0000h]

GLBL\_OWNER is shown in [Figure 13-13](#) and described in [Table 13-12](#).

Return to the [Summary Table](#).

Global Ownership

**Figure 13-13. GLBL\_OWNER Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						OWNER	
R-0h						R/W-0h	

**Table 13-12. GLBL\_OWNER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1-0	OWNER	R/W	0h	This register determines whether Application Code or Debugger owns this module or it's kept in No Owner state where debugger or application can access the module. 00 No Owner 01 Application owned 10 Debugger owned 11 Reserved Reset type: ERAD_RESET

### 13.9.2.7 GLBL\_EVENT\_AND\_MASK Register (Offset = Ch) [Reset = FFFFFFFFh]

GLBL\_EVENT\_AND\_MASK is shown in [Figure 13-14](#) and described in [Table 13-13](#).

Return to the [Summary Table](#).

Global Bus Comparator Event AND Mask Register

**Figure 13-14. GLBL\_EVENT\_AND\_MASK Register**

31	30	29	28	27	26	25	24
MASK4_HWBP 8	MASK4_HWBP 7	MASK4_HWBP 6	MASK4_HWBP 5	MASK4_HWBP 4	MASK4_HWBP 3	MASK4_HWBP 2	MASK4_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
MASK3_HWBP 8	MASK3_HWBP 7	MASK3_HWBP 6	MASK3_HWBP 5	MASK3_HWBP 4	MASK3_HWBP 3	MASK3_HWBP 2	MASK3_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
MASK2_HWBP 8	MASK2_HWBP 7	MASK2_HWBP 6	MASK2_HWBP 5	MASK2_HWBP 4	MASK2_HWBP 3	MASK2_HWBP 2	MASK2_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
MASK1_HWBP 8	MASK1_HWBP 7	MASK1_HWBP 6	MASK1_HWBP 5	MASK1_HWBP 4	MASK1_HWBP 3	MASK1_HWBP 2	MASK1_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 13-13. GLBL\_EVENT\_AND\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MASK4_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
30	MASK4_HWBP7	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
29	MASK4_HWBP6	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
28	MASK4_HWBP5	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET

**Table 13-13. GLBL\_EVENT\_AND\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MASK4_HWBP4	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
26	MASK4_HWBP3	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
25	MASK4_HWBP2	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
24	MASK4_HWBP1	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND4 output Reset type: ERAD_RESET
23	MASK3_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
22	MASK3_HWBP7	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
21	MASK3_HWBP6	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
20	MASK3_HWBP5	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
19	MASK3_HWBP4	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET

**Table 13-13. GLOBL\_EVENT\_AND\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	MASK3_HWBP3	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
17	MASK3_HWBP2	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
16	MASK3_HWBP1	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND3 output Reset type: ERAD_RESET
15	MASK2_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
14	MASK2_HWBP7	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
13	MASK2_HWBP6	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
12	MASK2_HWBP5	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
11	MASK2_HWBP4	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
10	MASK2_HWBP3	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET



**Table 13-13. GLBL\_EVENT\_AND\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	MASK2_HWBP2	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
8	MASK2_HWBP1	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND2 output Reset type: ERAD_RESET
7	MASK1_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
6	MASK1_HWBP7	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
5	MASK1_HWBP6	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
4	MASK1_HWBP5	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
3	MASK1_HWBP4	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
2	MASK1_HWBP3	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET
1	MASK1_HWBP2	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET

**Table 13-13. GLBL\_EVENT\_AND\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	MASK1_HWBP1	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_AND1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_AND1 output Reset type: ERAD_RESET

### 13.9.2.8 GLBL\_EVENT\_OR\_MASK Register (Offset = Eh) [Reset = FFFFFFFh]

GLBL\_EVENT\_OR\_MASK is shown in Figure 13-15 and described in Table 13-14.

Return to the [Summary Table](#).

Global Bus Comparator Event OR Mask Register

**Figure 13-15. GLBL\_EVENT\_OR\_MASK Register**

31	30	29	28	27	26	25	24
MASK4_HWBP 8	MASK4_HWBP 7	MASK4_HWBP 6	MASK4_HWBP 5	MASK4_HWBP 4	MASK4_HWBP 3	MASK4_HWBP 2	MASK4_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
MASK3_HWBP 8	MASK3_HWBP 7	MASK3_HWBP 6	MASK3_HWBP 5	MASK3_HWBP 4	MASK3_HWBP 3	MASK3_HWBP 2	MASK3_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
MASK2_HWBP 8	MASK2_HWBP 7	MASK2_HWBP 6	MASK2_HWBP 5	MASK2_HWBP 4	MASK2_HWBP 3	MASK2_HWBP 2	MASK2_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
MASK1_HWBP 8	MASK1_HWBP 7	MASK1_HWBP 6	MASK1_HWBP 5	MASK1_HWBP 4	MASK1_HWBP 3	MASK1_HWBP 2	MASK1_HWBP 1
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 13-14. GLBL\_EVENT\_OR\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MASK4_HWBP8	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
30	MASK4_HWBP7	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
29	MASK4_HWBP6	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
28	MASK4_HWBP5	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET

**Table 13-14. GLBL\_EVENT\_OR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MASK4_HWBP4	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
26	MASK4_HWBP3	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
25	MASK4_HWBP2	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
24	MASK4_HWBP1	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR4 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR4 output Reset type: ERAD_RESET
23	MASK3_HWBP8	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
22	MASK3_HWBP7	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
21	MASK3_HWBP6	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
20	MASK3_HWBP5	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
19	MASK3_HWBP4	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET

**Table 13-14. GLBL\_EVENT\_OR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	MASK3_HWBP3	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
17	MASK3_HWBP2	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
16	MASK3_HWBP1	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR3 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR3 output Reset type: ERAD_RESET
15	MASK2_HWBP8	R/W	1h	AND event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
14	MASK2_HWBP7	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
13	MASK2_HWBP6	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
12	MASK2_HWBP5	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
11	MASK2_HWBP4	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
10	MASK2_HWBP3	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET

**Table 13-14. GLBL\_EVENT\_OR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	MASK2_HWBP2	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
8	MASK2_HWBP1	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR2 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR2 output Reset type: ERAD_RESET
7	MASK1_HWBP8	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 8: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
6	MASK1_HWBP7	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 7: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
5	MASK1_HWBP6	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 6: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
4	MASK1_HWBP5	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 5: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
3	MASK1_HWBP4	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 4: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
2	MASK1_HWBP3	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 3: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET
1	MASK1_HWBP2	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 2: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET

**Table 13-14. GLBL\_EVENT\_OR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	MASK1_HWBP1	R/W	1h	OR event mask for Enhanced Bus Comparator (EBC) unit 1: 0 Corresponding HWBP_EVENT is enabled for HWBP_EVENT_OR1 output 1 Corresponding HWBP_EVENT is masked for HWBP_EVENT_OR1 output Reset type: ERAD_RESET

### 13.9.2.9 GBLBL\_AND\_EVENT\_INT\_MASK Register (Offset = 10h) [Reset = 0000h]

GBLBL\_AND\_EVENT\_INT\_MASK is shown in [Figure 13-16](#) and described in [Table 13-15](#).

Return to the [Summary Table](#).

Global AND Event Interrupt Mask Register

**Figure 13-16. GBLBL\_AND\_EVENT\_INT\_MASK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RTOSINT_MAS K4	RTOSINT_MAS K3	RTOSINT_MAS K2	RTOSINT_MAS K1
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 13-15. GBLBL\_AND\_EVENT\_INT\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	RTOSINT_MASK4	R/W	0h	RTOSINT generation mask for global AND events MASK4: 1 Corresponding GLOBAL_EVENT_AND is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_AND is disabled for RTOSINT generation Reset type: ERAD_RESET
2	RTOSINT_MASK3	R/W	0h	RTOSINT generation mask for global AND events MASK3: 1 Corresponding GLOBAL_EVENT_AND is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_AND is disabled for RTOSINT generation Reset type: ERAD_RESET
1	RTOSINT_MASK2	R/W	0h	RTOSINT generation mask for global AND events MASK2: 1 Corresponding GLOBAL_EVENT_AND is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_AND is disabled for RTOSINT generation Reset type: ERAD_RESET
0	RTOSINT_MASK1	R/W	0h	RTOSINT generation mask for global AND events MASK1: 1 Corresponding GLOBAL_EVENT_AND is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_AND is disabled for RTOSINT generation Reset type: ERAD_RESET



### 13.9.2.10 GBLBL\_OR\_EVENT\_INT\_MASK Register (Offset = 12h) [Reset = 0000h]

GBLBL\_OR\_EVENT\_INT\_MASK is shown in [Figure 13-17](#) and described in [Table 13-16](#).

Return to the [Summary Table](#).

Global OR Event Interrupt Mask Register

**Figure 13-17. GBLBL\_OR\_EVENT\_INT\_MASK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RTOSINT_MAS K4	RTOSINT_MAS K3	RTOSINT_MAS K2	RTOSINT_MAS K1
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 13-16. GBLBL\_OR\_EVENT\_INT\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	RTOSINT_MASK4	R/W	0h	RTOSINT generation mask for global OR events MASK3: 1 Corresponding GLOBAL_EVENT_OR is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_OR is disabled for RTOSINT generation Reset type: ERAD_RESET
2	RTOSINT_MASK3	R/W	0h	RTOSINT generation mask for global OR events MASK2: 1 Corresponding GLOBAL_EVENT_OR is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_OR is disabled for RTOSINT generation Reset type: ERAD_RESET
1	RTOSINT_MASK2	R/W	0h	RTOSINT generation mask for global OR events MASK2: 1 Corresponding GLOBAL_EVENT_OR is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_OR is disabled for RTOSINT generation Reset type: ERAD_RESET
0	RTOSINT_MASK1	R/W	0h	RTOSINT generation mask for global OR events MASK1: 1 Corresponding GLOBAL_EVENT_OR is enabled for RTOSINT generation 0 Corresponding GLOBAL_EVENT_OR is disabled for RTOSINT generation Reset type: ERAD_RESET

### 13.9.3 ERAD\_HWBP\_REGS Registers

Table 13-17 lists the memory-mapped registers for the ERAD\_HWBP\_REGS registers. All register offset addresses not listed in Table 13-17 should be considered as reserved locations and the register contents should not be modified.

**Table 13-17. ERAD\_HWBP\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	HWBP_MASK	HWBP (EBC) Mask Register	EALLOW	<a href="#">Go</a>
2h	HWBP_REF	HWBP (EBC) Reference Register	EALLOW	<a href="#">Go</a>
4h	HWBP_CLEAR	HWBP (EBC) Clear Register	EALLOW	<a href="#">Go</a>
6h	HWBP_CNTL	HWBP (EBC) Control Register	EALLOW	<a href="#">Go</a>
7h	HWBP_STATUS	HWBP (EBC) Status Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-18 shows the codes that are used for access types in this section.

**Table 13-18. ERAD\_HWBP\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.3.1 HWBP\_MASK Register (Offset = 0h) [Reset = 0000000h]

HWBP\_MASK is shown in [Figure 13-18](#) and described in [Table 13-19](#).

Return to the [Summary Table](#).

HWBP (EBC) Mask Register

**Figure 13-18. HWBP\_MASK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MASK																															
R/W-0h																															

**Table 13-19. HWBP\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MASK	R/W	0h	This register contains address mask for comparison. The contents of this register are used along with the reference register to determine the address match. The equation used to determine a match is as follows. Match is true if, $(\text{address} \mid \text{mask}) == (\text{ref} \mid \text{mask})$ This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored. The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored. Reset type: ERAD_RESET

### 13.9.3.2 HWBP\_REF Register (Offset = 2h) [Reset = 0000000h]

HWBP\_REF is shown in [Figure 13-19](#) and described in [Table 13-20](#).

Return to the [Summary Table](#).

HWBP (EBC) Reference Register

**Figure 13-19. HWBP\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REF																															
R/W-0h																															

**Table 13-20. HWBP\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	REF	R/W	0h	<p>This register contains the reference address for comparison. The contents of this register are used along with the mask register to determine the address match. The equation used to determine a match is as follows. Match is true if,</p> $(\text{address}   \text{mask}) == (\text{ref}   \text{mask})$ <p>This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored. The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored.</p> <p>Reset type: ERAD_RESET</p>

### 13.9.3.3 HWBP\_CLEAR Register (Offset = 4h) [Reset = 0000h]

HWBP\_CLEAR is shown in [Figure 13-20](#) and described in [Table 13-21](#).

Return to the [Summary Table](#).

HWBP (EBC) Clear Register

**Figure 13-20. HWBP\_CLEAR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EVENT_CLR
R-0h							R-0/W-0h

**Table 13-21. HWBP\_CLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	EVENT_CLR	R-0/W	0h	Event Clear register: 0 No action. 1 A write with this bit set to 1 will clear the sticky EVENT_FIRED bit in the HWBP_STATUS register and bring the Breakpoint Module statemachine status back to IDLE. Reads of this bit position will always return a 0. Reset type: ERAD_RESET

### 13.9.3.4 HWBP\_CNTL Register (Offset = 6h) [Reset = 0000h]

HWBP\_CNTL is shown in [Figure 13-21](#) and described in [Table 13-22](#).

Return to the [Summary Table](#).

HWBP (EBC) Control Register

**Figure 13-21. HWBP\_CNTL Register**

15	14	13	12	11	10	9	8
RESERVED			RESERVED		RESERVED	COMP_MODE	
R-0h			R/W-0h		R-0h	R/W-0h	
7	6	5	4	3	2	1	0
COMP_MODE	RTOSINT	STOP	BUS_SEL			RESERVED	
R/W-0h	R/W-0h	R/W-0h	R/W-0h			R-0h	

**Table 13-22. HWBP\_CNTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R	0h	Reserved
9-7	COMP_MODE	R/W	0h	Enhanced Bus Comparator (EBC) compare modes: 000 Regular masked compare HWBP_MSK will be ignored for the following modes: 100 Bus value GT HWBP_REF 101 Bus value GE HWBP_REF 110 Bus value LT HWBP_REF 111 Bus value LE HWBP_REF GT means Greater Than GE means Greater or Equal LT means Less Than LE means Lesser or Equal Reset type: ERAD_RESET
6	RTOSINT	R/W	0h	This bit decides whether the Enhanced Bus Comparator (EBC) unit will generate RTOSINTn interrupt when event matches occur. Note that the event outputs will always be generated regardless of the state of this bit. 0 The Enhanced Bus Comparator (EBC) unit will not cause any action towards the CPU. 1 The Enhanced Bus Comparator (EBC) unit will assert RTOSINTn for matching data accesses and trace tags for matching program fetches. Reset type: ERAD_RESET
5	STOP	R/W	0h	This bit decides whether the Enhanced Bus Comparator (EBC) unit will generate CPU halting signals when event matches occur. Note that the event outputs will always be generated regardless of the state of this bit. 0 The Enhanced Bus Comparator (EBC) unit will not cause any action towards halting the CPU. 1 The Enhanced Bus Comparator (EBC) unit will assert ANASTOP for matching data accesses and break tags for matching program fetches. These can cause the CPU to HALT Reset type: ERAD_RESET

**Table 13-22. HWBP\_CNTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-1	BUS_SEL	R/W	0h	These bits are used to select which CPU buses will be used for comparison to generate the match events. For each bus selected, the corresponding strobes will automatically be selected to determine valid accesses. 0000 PAB for instruction fetches 0001 VPC 0010 DWAB for data write accesses 0011 DRAB for data read accesses 0100 DWDB for write data match 0101 DRDB for read data match 0110 VPC Instruction aligned match 0111 VPC R1 aligned match 1000 VPC R2 aligned match 1001 VPC W aligned match All other combinations are RESERVED. Reset type: ERAD_RESET
0	RESERVED	R	0h	Reserved

### 13.9.3.5 HWBP\_STATUS Register (Offset = 7h) [Reset = 0400h]

HWBP\_STATUS is shown in [Figure 13-22](#) and described in [Table 13-23](#).

Return to the [Summary Table](#).

HWBP (EBC) Status Register

**Figure 13-22. HWBP\_STATUS Register**

15	14	13	12	11	10	9	8
STATUS		MODULE_ID					
R-0h		R-4h					
7	6	5	4	3	2	1	0
RESERVED							EVENT_FIRED
R-0h							R-0h

**Table 13-23. HWBP\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	STATUS	R	0h	Bus comparator status: 00 Idle 10 Enabled 11 Completed Reset type: ERAD_RESET
13-8	MODULE_ID	R	4h	These bits are always a constant representing a unique identification for the Enhanced Bus Comparator (EBC) unit. Reset type: ERAD_RESET
7-1	RESERVED	R	0h	Reserved
0	EVENT_FIRED	R	0h	This is a sticky bit which gets set every time the HWBP (EBC) unit generates a match event. This will be used by software to figure out whether this HWBP module fired an event or not. This bit will get cleared by writing a '1' to bit 0 of the HWBP_CLEAR register. Reset type: ERAD_RESET



### 13.9.4 ERAD\_COUNTER\_REGS Registers

Table 13-24 lists the memory-mapped registers for the ERAD\_COUNTER\_REGS registers. All register offset addresses not listed in Table 13-24 should be considered as reserved locations and the register contents should not be modified.

**Table 13-24. ERAD\_COUNTER\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CTM_CNTL	Counter Control Register	EALLOW	<a href="#">Go</a>
1h	CTM_STATUS	Counter Status Register	EALLOW	<a href="#">Go</a>
2h	CTM_REF	Counter Reference Register	EALLOW	<a href="#">Go</a>
4h	CTM_COUNT	Counter Current Value Register	EALLOW	<a href="#">Go</a>
6h	CTM_MAX_COUNT	Counter Max Count Value Register	EALLOW	<a href="#">Go</a>
8h	CTM_INPUT_SEL	Counter Input Select Register	EALLOW	<a href="#">Go</a>
9h	CTM_CLEAR	Counter Clear Register	EALLOW	<a href="#">Go</a>
Ah	CTM_INPUT_SEL_2	Counter Input Select Extension Register	EALLOW	<a href="#">Go</a>
Bh	CTM_INPUT_COND	Counter Input Conditioning Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-25 shows the codes that are used for access types in this section.

**Table 13-25. ERAD\_COUNTER\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.4.1 CTM\_CNTL Register (Offset = 0h) [Reset = 0000h]

CTM\_CNTL is shown in [Figure 13-23](#) and described in [Table 13-26](#).

Return to the [Summary Table](#).

Counter Control Register

**Figure 13-23. CTM\_CNTL Register**

15	14	13	12	11	10	9	8
RESERVED				CNT_INP_SEL_EN	RST_EN	RESERVED	START_STOP_CUMULATIVE
R-0h				R/W-0h	R/W-0h	R-0h	R/W-0h
7	6	5	4	3	2	1	0
RTOSINT	STOP	RESERVED	RST_ON_MAT_CH	EVENT_MODE	START_STOP_MODE	RESERVED	
R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	

**Table 13-26. CTM\_CNTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	CNT_INP_SEL_EN	R/W	0h	0 = Disable using the input_select register for the count input. The counter will always count CPU cycles. 1 = Enable using the input_select register for the count input. The counter will count the event selected by the count input register. Reset type: ERAD_RESET
10	RST_EN	R/W	0h	This bit decides if the reset input is enabled or not. Setting this to 1 will cause the counter to reset to zero whenever the selected reset input goes active high. No event will be generated when the counter is reset. Setting this bit to 0 will cause the counter to ignore the reset inputs. Reset type: ERAD_RESET
9	RESERVED	R	0h	Reserved
8	START_STOP_CUMULATIVE	R/W	0h	This bit decides whether the counter counts to give the cumulative cycle count for 'n' number of successive start stop events or clears the counter on every stop event to record the MAX_COUNT across successive start stop sequences. 0 When in START_STOP mode counter gets cleared on every stop event and MAX_COUNT records the max value 1 When in START_STOP mode counter keeps counting between successive start stop events to generate a cumulative count w/o clearing the counter on any stop events. MAX_COUNT register is invalid when this bit is set. Reset type: ERAD_RESET
7	RTOSINT	R/W	0h	This bit decides whether the counter module will generate RTOSINTn interrupt when count value matches the reference. Note that the event outputs will always be generated regardless of the state of this bit. 0 The counter unit will not cause any action towards the CPU. 1 The counter unit will assert RTOSINTn when the count value matches the reference value. Reset type: ERAD_RESET

**Table 13-26. CTM\_CNTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	STOP	R/W	0h	This bit decides whether the counter module will generate a watchpoint to the CPU when the count value matches the reference. Note that the event outputs will always be generated regardless of the state of this bit. 0 The counter unit will not generate a watchpoint. 1 The counter unit will assert ANASTOP when the count value matches the reference. Reset type: ERAD_RESET
5	RESERVED	R	0h	Reserved
4	RST_ON_MATCH	R/W	0h	This bit is used to decide whether the counter will reset to zero once it reaches the reference value. 0 Counter will stay at the reference value and the counter will go to COMPLETED state and further counting will be stopped. 1 The counter will reset to zero once it reaches the match value and will stay enabled. Reset type: ERAD_RESET
3	EVENT_MODE	R/W	0h	This bit is used to decide whether the counter will count the level of the event or the edge of the event. 0 Counter will increment the count as long as the count input is active high. 1 The counter will count only on the rising edge of the count input. Reset type: ERAD_RESET
2	START_STOP_MODE	R/W	0h	This bit is used to decide whether the counter will count in the START_STOP mode or not. 0 Normal count mode. The counter will not depend on the START and STOP events 1 This is the START-STOP mode of the counter. The counter will start counting only after the START input has been asserted. It will continue to count the selected event till the STOP event is seen. Reset type: ERAD_RESET
1-0	RESERVED	R	0h	Reserved

### 13.9.4.2 CTM\_STATUS Register (Offset = 1h) [Reset = 0010h]

CTM\_STATUS is shown in [Figure 13-24](#) and described in [Table 13-27](#).

Return to the [Summary Table](#).

Counter Status Register

**Figure 13-24. CTM\_STATUS Register**

15	14	13	12	11	10	9	8
STATUS				MODULE_ID			
R-0h				R-4h			
7	6	5	4	3	2	1	0
MODULE_ID						OVERFLOW	EVENT_FIRED
R-4h						R-0h	R-0h

**Table 13-27. CTM\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	STATUS	R	0h	Counter unit status, 00 Idle 10 Enabled 11 Completed Reset type: ERAD_RESET
11-2	MODULE_ID	R	4h	These bits are always a constant representing a unique identification for the trigger unit. Reset type: ERAD_RESET
1	OVERFLOW	R	0h	This is a sticky bit which gets set every time the counter overflows and wraps around after reaching 0xffffffff. This bit will get cleared by writing a '1' to bit 9 of the CTM_CNTL register. Reset type: ERAD_RESET
0	EVENT_FIRED	R	0h	This is a sticky bit which gets set every time the CTM unit generates a match event. This will be used by software to figure out whether this CTM module fired an event or not. This bit will get cleared by writing a '1' to bit 9 of the CTM_CNTL register. Reset type: ERAD_RESET

### 13.9.4.3 CTM\_REF Register (Offset = 2h) [Reset = 0000000h]

CTM\_REF is shown in [Figure 13-25](#) and described in [Table 13-28](#).

Return to the [Summary Table](#).

Counter Reference Register

**Figure 13-25. CTM\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REF																															
R/W-0h																															

**Table 13-28. CTM\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	REF	R/W	0h	This register contains the counter reference value for comparison. The counter will generate an event if the count value matches the reference register (considering both upper and lower half of the register). This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored. The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored. Reference match is enabled only when a non zero value is programmed on one of the REF register. Reset type: ERAD_RESET

### 13.9.4.4 CTM\_COUNT Register (Offset = 4h) [Reset = 0000000h]

CTM\_COUNT is shown in [Figure 13-26](#) and described in [Table 13-29](#).

Return to the [Summary Table](#).

Counter Current Value Register

**Figure 13-26. CTM\_COUNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R/W-0h																															

**Table 13-29. CTM\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R/W	0h	<p>This register contains the current count value.</p> <p>The counter will generate an event if the count value matches the reference register (considering both upper and lower half of the register).</p> <p>This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored.</p> <p>The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored.</p> <p>Reset type: ERAD_RESET</p>

### 13.9.4.5 CTM\_MAX\_COUNT Register (Offset = 6h) [Reset = 0000000h]

CTM\_MAX\_COUNT is shown in [Figure 13-27](#) and described in [Table 13-30](#).

Return to the [Summary Table](#).

Counter Max Count Value Register

**Figure 13-27. CTM\_MAX\_COUNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_COUNT																															
R/W-0h																															

**Table 13-30. CTM\_MAX\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MAX_COUNT	R/W	0h	This register contains the maximum recorded counter value. This is relevant only in the Start Stop mode of operation. This register is writable by CPU only if application owns the unit and if EALLOW is set. Otherwise, the writes are ignored. The register is writable by the debugger only if the debugger owns this unit. Otherwise, the writes are ignored. Reset type: ERAD_RESET

### 13.9.4.6 CTM\_INPUT\_SEL Register (Offset = 8h) [Reset = 0000h]

CTM\_INPUT\_SEL is shown in [Figure 13-28](#) and described in [Table 13-31](#).

Return to the [Summary Table](#).

Counter Input Select Register

**Figure 13-28. CTM\_INPUT\_SEL Register**

15	14	13	12	11	10	9	8
STA_INP_SEL							
R/W-0h							
7	6	5	4	3	2	1	0
CNT_INP_SEL							
R/W-0h							

**Table 13-31. CTM\_INPUT\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	STA_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected as the START event for the counter. These inputs will be hooked up to the event outputs from the breakpoint module, counter module and to other system events. The usage of these bits are relevant only in the START_STOP mode of counting. Reset type: ERAD_RESET
7-0	CNT_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected to enable counting. These inputs will be hooked up to the event outputs from the breakpoint module, counter module and to other system events Reset type: ERAD_RESET



### 13.9.4.7 CTM\_CLEAR Register (Offset = 9h) [Reset = 0000h]

CTM\_CLEAR is shown in [Figure 13-29](#) and described in [Table 13-32](#).

Return to the [Summary Table](#).

Counter Clear Register

**Figure 13-29. CTM\_CLEAR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						OVERFLOW_C LEAR	EVENT_CLEAR
R-0h						R-0/W-0h	R-0/W-0h

**Table 13-32. CTM\_CLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	OVERFLOW_CLEAR	R-0/W	0h	Clear OVERFLOW: 0 No action. 1 A write with this bit set to 1 will clear the sticky OVERFLOW bit in the CTM_STATUS register. Reads of this bit position will always return a 0. Reset type: ERAD_RESET
0	EVENT_CLEAR	R-0/W	0h	Clear EVENT_FIRED: 0 No action. 1 A write with this bit set to 1 will clear the sticky EVENT_FIRED bit in the CTM_STATUS register and bring the Breakpoint Module statemachine status back to IDLE. Reads of this bit position will always return a 0. Reset type: ERAD_RESET

### 13.9.4.8 CTM\_INPUT\_SEL\_2 Register (Offset = Ah) [Reset = 0000h]

CTM\_INPUT\_SEL\_2 is shown in [Figure 13-30](#) and described in [Table 13-33](#).

Return to the [Summary Table](#).

Counter Input Select Extension Register

**Figure 13-30. CTM\_INPUT\_SEL\_2 Register**

15	14	13	12	11	10	9	8
RST_INP_SEL							
R/W-0h							
7	6	5	4	3	2	1	0
STO_INP_SEL							
R/W-0h							

**Table 13-33. CTM\_INPUT\_SEL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RST_INP_SEL	R/W	0h	These bits decide are used to select the event input that will be used as the reset input. These bits matter only if the Enable Reset bit is set to 1. Reset type: ERAD_RESET
7-0	STO_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected as the STOP event for the counter. These inputs will be hooked up to the event outputs from the breakpoint module, counter module and to other system events. The usage of these bits are relevant only in the START_STOP mode of counting. Reset type: ERAD_RESET

### 13.9.4.9 CTM\_INPUT\_COND Register (Offset = Bh) [Reset = 0000h]

CTM\_INPUT\_COND is shown in [Figure 13-31](#) and described in [Table 13-34](#).

Return to the [Summary Table](#).

Counter Input Conditioning Register

**Figure 13-31. CTM\_INPUT\_COND Register**

15	14	13	12	11	10	9	8
RESERVED		RST_INP_SYN CH	RST_INP_INV	RESERVED		STO_INP_SYN CH	STO_INP_INV
R-0h		R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED		STA_INP_SYN CH	STA_INP_INV	RESERVED		CTM_INP_SYN CH	CTM_INP_INV
R-0h		R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h

**Table 13-34. CTM\_INPUT\_COND Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	RST_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Reset input Reset type: ERAD_RESET
12	RST_INP_INV	R/W	0h	Invert the Selected Reset input Reset type: ERAD_RESET
11-10	RESERVED	R	0h	Reserved
9	STO_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Stop input Reset type: ERAD_RESET
8	STO_INP_INV	R/W	0h	Invert the Selected Stop input Reset type: ERAD_RESET
7-6	RESERVED	R	0h	Reserved
5	STA_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Start input Reset type: ERAD_RESET
4	STA_INP_INV	R/W	0h	Invert the Selected Start input Reset type: ERAD_RESET
3-2	RESERVED	R	0h	Reserved
1	CTM_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Counter input Reset type: ERAD_RESET
0	CTM_INP_INV	R/W	0h	Invert the Selected Counter input Reset type: ERAD_RESET

### 13.9.5 ERAD\_CRC\_GLOBAL\_REGS Registers

Table 13-35 lists the memory-mapped registers for the ERAD\_CRC\_GLOBAL\_REGS registers. All register offset addresses not listed in Table 13-35 should be considered as reserved locations and the register contents should not be modified.

**Table 13-35. ERAD\_CRC\_GLOBAL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CRC_GLOBAL_CTRL	CRC_GLOBAL_CTRL	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-36 shows the codes that are used for access types in this section.

**Table 13-36. ERAD\_CRC\_GLOBAL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.5.1 CRC\_GLOBAL\_CTRL Register (Offset = 0h) [Reset = 0000h]

CRC\_GLOBAL\_CTRL is shown in [Figure 13-32](#) and described in [Table 13-37](#).

Return to the [Summary Table](#).

CRC Global Control Register

**Figure 13-32. CRC\_GLOBAL\_CTRL Register**

15	14	13	12	11	10	9	8
CRC8_EN	CRC7_EN	CRC6_EN	CRC5_EN	CRC4_EN	CRC3_EN	CRC2_EN	CRC1_EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CRC8_INIT	CRC7_INIT	CRC6_INIT	CRC5_INIT	CRC4_INIT	CRC3_INIT	CRC2_INIT	CRC1_INIT
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 13-37. CRC\_GLOBAL\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CRC8_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
14	CRC7_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
13	CRC6_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
12	CRC5_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
11	CRC4_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
10	CRC3_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
9	CRC2_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
8	CRC1_EN	R/W	0h	0 = No action. 1 = Corresponding CRC Module is enabled and a valid event on this interface starts CRC computation Reset type: SYSRSn
7	CRC8_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn

**Table 13-37. CRC\_GLOBAL\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	CRC7_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
5	CRC6_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
4	CRC5_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
3	CRC4_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
2	CRC3_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
1	CRC2_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn
0	CRC1_INIT	R-0/W	0h	0 = No action. 1 = Initialize the CRC Module (Module registers/statemachine gets cleared for a fresh start) Reads of this bit position always returns zero Reset type: SYSRSn

### 13.9.6 ERAD\_CRC\_REGS Registers

Table 13-38 lists the memory-mapped registers for the ERAD\_CRC\_REGS registers. All register offset addresses not listed in Table 13-38 should be considered as reserved locations and the register contents should not be modified.

**Table 13-38. ERAD\_CRC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CRC_CURRENT	CRC_CURRENT		<a href="#">Go</a>
2h	CRC_SEED	CRC SEED value	EALLOW	<a href="#">Go</a>
4h	CRC_QUALIFIER	CRC_QUALIFIER	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-39 shows the codes that are used for access types in this section.

**Table 13-39. ERAD\_CRC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.6.1 CRC\_CURRENT Register (Offset = 0h) [Reset = 0000000h]

CRC\_CURRENT is shown in [Figure 13-33](#) and described in [Table 13-40](#).

Return to the [Summary Table](#).

Current computed CRC value

**Figure 13-33. CRC\_CURRENT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC_CURRENT																															
R-0h																															

**Table 13-40. CRC\_CURRENT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CRC_CURRENT	R	0h	Reads the current CRC value Reset type: SYSRSn



### 13.9.6.2 CRC\_SEED Register (Offset = 2h) [Reset = 0000000h]

CRC\_SEED is shown in [Figure 13-34](#) and described in [Table 13-41](#).

Return to the [Summary Table](#).

CRC SEED value

**Figure 13-34. CRC\_SEED Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRC_SEED																															
R/W-0h																															

**Table 13-41. CRC\_SEED Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CRC_SEED	R/W	0h	CRC Seed Register Reset type: SYSRSn

### 13.9.6.3 CRC\_QUALIFIER Register (Offset = 4h) [Reset = 0000h]

CRC\_QUALIFIER is shown in [Figure 13-35](#) and described in [Table 13-42](#).

Return to the [Summary Table](#).

CRC compute enable register

**Figure 13-35. CRC\_QUALIFIER Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				CRC_QUALIFIER			
R-0h				R/W-0h			

**Table 13-42. CRC\_QUALIFIER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-0	CRC_QUALIFIER	R/W	0h	0000 = No Qualifier, every valid event is qualified for CRC computation 00001 = CRC Compute Qualified by HWBP_EVENT1 00010 = CRC Compute Qualified by HWBP_EVENT2 00011 = CRC Compute Qualified by HWBP_EVENT3 00100 = CRC Compute Qualified by HWBP_EVENT4 00101 = CRC Compute Qualified by HWBP_EVENT5 00110 = CRC Compute Qualified by HWBP_EVENT6 00111 = CRC Compute Qualified by HWBP_EVENT7 01000 = CRC Compute Qualified by HWBP_EVENT8 01001 = CRC Compute Qualified by HWBP_EVENT_OR1 01010 = CRC Compute Qualified by HWBP_EVENT_OR2 01011 = CRC Compute Qualified by HWBP_EVENT_OR3 01100 = CRC Compute Qualified by HWBP_EVENT_OR4 01101 = CRC Compute Qualified by HWBP_EVENT_AND1 01110 = CRC Compute Qualified by HWBP_EVENT_AND2 01111 = CRC Compute Qualified by HWBP_EVENT_AND3 10000 = CRC Compute Qualified by HWBP_EVENT_AND4 Others = No Qualifier, every valid event is qualified for CRC computation Reset type: SYSRSn

### 13.9.7 PCTRACE\_REGS Registers

Table 13-43 lists the memory-mapped registers for the PCTRACE\_REGS registers. All register offset addresses not listed in Table 13-43 should be considered as reserved locations and the register contents should not be modified.

**Table 13-43. PCTRACE\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	PCTRACE_GLOBAL	PCTRACE_GLOBAL	EALLOW	<a href="#">Go</a>
1h	PCTRACE_BUFFER	PCTRACE_BUFFER	EALLOW	<a href="#">Go</a>
2h	PCTRACE_QUAL1	PCTRACE_QUAL1	EALLOW	<a href="#">Go</a>
4h	PCTRACE_QUAL2	PCTRACE_QUAL2	EALLOW	<a href="#">Go</a>
6h	PCTRACE_LOGPC_SOFTENABLE	PCTRACE_LOGPC_SOFTENABLE	EALLOW	<a href="#">Go</a>
8h	PCTRACE_LOGPC_SOFTDISABLE	PCTRACE_LOGPC_SOFTDISABLE	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-44 shows the codes that are used for access types in this section.

**Table 13-44. PCTRACE\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

### 13.9.7.1 PCTRACE\_GLOBAL Register (Offset = 0h) [Reset = 0000h]

PCTRACE\_GLOBAL is shown in [Figure 13-36](#) and described in [Table 13-45](#).

Return to the [Summary Table](#).

Global Control Register

**Figure 13-36. PCTRACE\_GLOBAL Register**

15	14	13	12	11	10	9	8
RESERVED							INIT
R-0h							R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED							EN
R-0h							R/W-0h

**Table 13-45. PCTRACE\_GLOBAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	INIT	R-0/W	0h	0 = No action 1 = Trace module is initialized for a fresh trace start with buffer pointer reset and overflow flags cleared along with SOFT_START_PC and SOFT_STOP_PC Reads of this bit position always returns zero Reset type: SYSRSn
7-1	RESERVED	R	0h	Reserved
0	EN	R/W	0h	0 = PC Trace Disabled 1 = PC Trace Enabled Reset type: SYSRSn

### 13.9.7.2 PCTRACE\_BUFFER Register (Offset = 1h) [Reset = 0000h]

PCTRACE\_BUFFER is shown in [Figure 13-37](#) and described in [Table 13-46](#).

Return to the [Summary Table](#).

Trace Buffer pointer register

**Figure 13-37. PCTRACE\_BUFFER Register**

15	14	13	12	11	10	9	8
BUFFER_FULL		RESERVED				PTR	
R-0h		R-0h				R-0h	
7	6	5	4	3	2	1	0
				PTR			
				R-0h			

**Table 13-46. PCTRACE\_BUFFER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	BUFFER_FULL	R	0h	0 = Trace Buffer Never became full/Overflowed after init 1 = Indicates Trace Buffer became full/Overflowed This bit also gets cleared when INIT is performed via PCTRACE_GLOBAL.INIT Reset type: SYSRSn
14-10	RESERVED	R	0h	Reserved
9-0	PTR	R	0h	Current Pointer to the Trace Buffer. If BUFFER_FULL=0 a. PTR=0 => there is no trace data in buffer ) b. PTR=2,4,6. indicates there is fresh trace data in buffer Buffer pointer gets incremented by 2 for every new trace storage, since two 32-bit values get stored for every discontinuity. For ex : 2 => Locations 0,1 of trace buffer have valid data (SRC,DST) 4 => Locations 0,1,2,3 have valid data (SRC,DST,SRC,DST) and so on If BUFFER_FULL = 1 a. PTR = 0 => buffer is just full b. PTR = non-zero value, then the buffer had overflowed and PTR points to how much it has overflowed. Discontinuities start from PTR (oldest discontinuity trace) to the end of buffer and then follows back to 0 and then until PTR-1(most recent discontinuity trace). This acts more like a circular buffer. These bits also gets cleared when INIT is performed via PCTRACE_GLOBAL.INIT Reset type: SYSRSn

### 13.9.7.3 PCTRACE\_QUAL1 Register (Offset = 2h) [Reset = 0000000h]

PCTRACE\_QUAL1 is shown in [Figure 13-38](#) and described in [Table 13-47](#).

Return to the [Summary Table](#).

Trace Qualifier register 1

**Figure 13-38. PCTRACE\_QUAL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
STOP_INP_SYNCH	STOP_INP_INV	START_INP_SYNCH	START_INP_INV	WINDOWED_INP_SYNC	WINDOWED_INP_INV	TRACE_MODE	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
WINDOWED_INP_SEL							
R/W-0h							

**Table 13-47. PCTRACE\_QUAL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	STOP_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected Stop input Reset type: SYSRSn
22	STOP_INP_INV	R/W	0h	Invert the Selected Stop input Reset type: SYSRSn
21	START_INP_SYNCH	R/W	0h	Enable the 2-stage synchronizer for the selected trace start input Reset type: SYSRSn
20	START_INP_INV	R/W	0h	Invert the Selected Start input Reset type: SYSRSn
19	WINDOWED_INP_SYNC	R/W	0h	Enable the 2-stage synchronizer for selected trace input Reset type: SYSRSn
18	WINDOWED_INP_INV	R/W	0h	Invert the Selected trace input Reset type: SYSRSn
17-16	TRACE_MODE	R/W	0h	0x = Trace without any hardware qualifiers 10 = Trace using Windowed mode 11 = Trace using Start/Stop mode These two bits are valid only when PCTRACE_GLOBAL.EN is set to '1' Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	WINDOWED_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected to enable tracing. These inputs will be hooked up to the event outputs from the bus comparator module, counter module and other system events. The usage of these bits are relevant only in the Windowed mode of trace module. Pls refer to the device spec for complete list of signals Reset type: SYSRSn

### 13.9.7.4 PCTRACE\_QUAL2 Register (Offset = 4h) [Reset = 0000000h]

PCTRACE\_QUAL2 is shown in [Figure 13-39](#) and described in [Table 13-48](#).

Return to the [Summary Table](#).

Trace Qualifier register 2

**Figure 13-39. PCTRACE\_QUAL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								STOP_INP_SEL							
R-0h								R/W-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								START_INP_SEL							
R-0h								R/W-0h							

**Table 13-48. PCTRACE\_QUAL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	STOP_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected as the STOP event for trace. These inputs will be hooked up to the event outputs from the bus comparator module, counter module and other system events. The usage of these bits are relevant only in the Start/Stop mode of trace module. Pls refer to the device spec for complete list of signals Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	START_INP_SEL	R/W	0h	These bits decide which of the inputs will be selected as the START event for trace. These inputs will be hooked up to the event outputs from the bus comparator module, counter module and other system events. The usage of these bits are relevant only in the Start/Stop mode of trace module. Pls refer to the device spec for complete list of signals Reset type: SYSRSn

### 13.9.7.5 PCTRACE\_LOGPC\_SOFTENABLE Register (Offset = 6h) [Reset = 0000000h]

PCTRACE\_LOGPC\_SOFTENABLE is shown in [Figure 13-40](#) and described in [Table 13-49](#).

Return to the [Summary Table](#).

PC when PC Trace was last enabled by software

**Figure 13-40. PCTRACE\_LOGPC\_SOFTENABLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											PC_SOFTENABLE																				
R-0h											R-0h																				

**Table 13-49. PCTRACE\_LOGPC\_SOFTENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21-0	PC_SOFTENABLE	R	0h	These bits reflect the value of PC when trace module enable bit was last written with '1' (PCTRACE_GLOBAL.EN). These registers are primarily used by ccs drivers while displaying the trace to give a logical start from where tracing was enabled. This register also gets cleared when INIT is performed via PCTRACE_GLOBAL.INIT Reset type: SYSRSn



### 13.9.7.6 PCTRACE\_LOGPC\_SOFTDISABLE Register (Offset = 8h) [Reset = 0000000h]

PCTRACE\_LOGPC\_SOFTDISABLE is shown in [Figure 13-41](#) and described in [Table 13-50](#).

Return to the [Summary Table](#).

PC when PC Trace was last disabled by software

**Figure 13-41. PCTRACE\_LOGPC\_SOFTDISABLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										PC_SOFTDISABLE																					
R-0h										R-0h																					

**Table 13-50. PCTRACE\_LOGPC\_SOFTDISABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21-0	PC_SOFTDISABLE	R	0h	These bits reflect the value of PC when trace module enable bit was last written with '0' (PCTRACE_GLOBAL.EN). These registers are primarily used by ccs drivers while displaying the trace to give a logical end to where tracing block was disabled. This register also gets cleared when INIT is performed via PCTRACE_GLOBAL.INIT Reset type: SYSRSn

### 13.9.8 PCTRACE\_BUFFER\_REGS Registers

Table 13-51 lists the memory-mapped registers for the PCTRACE\_BUFFER\_REGS registers. All register offset addresses not listed in Table 13-51 should be considered as reserved locations and the register contents should not be modified.

**Table 13-51. PCTRACE\_BUFFER\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h + formula	PCTRACE_BUFFER_BASE_y	PCTRACE_BUFFER_BASE		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 13-52 shows the codes that are used for access types in this section.

**Table 13-52. PCTRACE\_BUFFER\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 13.9.8.1 PCTRACE\_BUFFER\_BASE\_y Register (Offset = 0h + formula) [Reset = 0000000h]

PCTRACE\_BUFFER\_BASE\_y is shown in Figure 13-42 and described in Table 13-53.

Return to the [Summary Table](#).

Trace Buffer Base address

Offset = 0h + (y \* 2h); where y = 0h to 3FFh

**Figure 13-42. PCTRACE\_BUFFER\_BASE\_y Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED	BLOCKED	PROGRAM_COUNTER					
R-0h	R-0h	R-0h					
15	14	13	12	11	10	9	8
PROGRAM_COUNTER							
R-0h							
7	6	5	4	3	2	1	0
PROGRAM_COUNTER							
R-0h							

**Table 13-53. PCTRACE\_BUFFER\_BASE\_y Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22	BLOCKED	R	0h	1 = PROGRAM_COUNTER[21:0] is not valid due to security permissions 0 = PROGRAM_COUNTER[21:0] is valid Reset type: SYSRSn
21-0	PROGRAM_COUNTER	R	0h	Program Counter where discontinuity occurred Reset type: SYSRSn

### 13.9.9 ERAD Registers to Driverlib Functions

**Table 13-54. ERAD Registers to Driverlib Functions**

File	Driverlib Function
<b>GLBL_EVENT_STAT</b>	
erad.h	ERAD_getEventStatus
<b>GLBL_HALT_STAT</b>	
erad.h	ERAD_getHaltStatus
<b>GLBL_ENABLE</b>	
erad.h	ERAD_enableModules
erad.h	ERAD_disableModules
<b>GLBL_CTM_RESET</b>	
erad.h	ERAD_resetCounter
<b>GLBL_NMI_CTL</b>	
erad.h	ERAD_enableNMI
erad.h	ERAD_disableNMI
<b>GLBL_OWNER</b>	
erad.h	ERAD_getOwnership

**Table 13-54. ERAD Registers to Driverlib Functions (continued)**

File	Driverlib Function
erad.h	ERAD_setOwnership
<b>GLBL_EVENT_AND_MASK</b>	
erad.c	ERAD_configMask
<b>GLBL_EVENT_OR_MASK</b>	
erad.c	ERAD_configMask
<b>GLBL_AND_EVENT_INT_MASK</b>	
erad.c	ERAD_configMask
<b>GLBL_OR_EVENT_INT_MASK</b>	
erad.c	ERAD_configMask
<b>HWBP_MASK</b>	
erad.c	ERAD_configBusComp
<b>HWBP_REF</b>	
erad.c	ERAD_configBusComp
<b>HWBP_CLEAR</b>	
erad.h	ERAD_clearBusCompEvent
<b>HWBP_CNTL</b>	
erad.c	ERAD_configBusComp
<b>HWBP_STATUS</b>	
erad.h	ERAD_getBusCompStatus
<b>CTM_CNTL</b>	
erad.c	ERAD_configCounterInCountingMode
erad.c	ERAD_configCounterInStartStopMode
erad.c	ERAD_configCounterInCumulativeMode
erad.h	ERAD_disableCounterResetInput
<b>CTM_STATUS</b>	
erad.h	ERAD_getCounterStatus
<b>CTM_REF</b>	
erad.c	ERAD_configCounterInCountingMode
erad.c	ERAD_configCounterInStartStopMode
erad.c	ERAD_configCounterInCumulativeMode
<b>CTM_COUNT</b>	
erad.h	ERAD_getCurrentCount
erad.h	ERAD_setCurrentCount
<b>CTM_MAX_COUNT</b>	
erad.h	ERAD_getMaxCount
erad.h	ERAD_setMaxCount
<b>CTM_INPUT_SEL</b>	
erad.c	ERAD_configCounterInCountingMode
erad.c	ERAD_configCounterInStartStopMode
erad.c	ERAD_configCounterInCumulativeMode
<b>CTM_CLEAR</b>	
erad.h	ERAD_clearCounterEvent
erad.h	ERAD_clearCounterOverflow
<b>CTM_INPUT_SEL_2</b>	
erad.c	ERAD_configCounterInStartStopMode

**Table 13-54. ERAD Registers to Driverlib Functions (continued)**

File	Driverlib Function
erad.c	ERAD_configCounterInCumulativeMode
<b>CTM_INPUT_COND</b>	
erad.h	ERAD_setCounterInputConditioning
<b>CRC_GLOBAL_CTRL</b>	
erad.h	ERAD_initCRC
erad.h	ERAD_enableCRC
erad.h	ERAD_disableCRC
erad.h	ERAD_setSeed
erad.h	ERAD_setCRCQualifier
<b>CRC_CURRENT</b>	
erad.h	ERAD_getCurrentCRC
<b>CRC_SEED</b>	
erad.h	ERAD_setSeed
<b>CRC_QUALIFIER</b>	
erad.h	ERAD_setCRCQualifier
<b>PCTRACE_GLOBAL</b>	
erad.h	ERAD_enablePCTrace
erad.h	ERAD_disablePCTrace
erad.h	ERAD_initPCTraceBuffer
<b>PCTRACE_BUFFER</b>	
-	
<b>PCTRACE_QUAL1</b>	
erad.h	ERAD_setPCTraceMode_NoQualifiers
erad.h	ERAD_setPCTraceMode_Windowed
erad.h	ERAD_setPCTraceMode_StartSop
<b>PCTRACE_QUAL2</b>	
erad.h	ERAD_setPCTraceMode_NoQualifiers
erad.h	ERAD_setPCTraceMode_Windowed
erad.h	ERAD_setPCTraceMode_StartSop
<b>PCTRACE_LOGPC_SOFTENABLE</b>	
-	
<b>PCTRACE_LOGPC_SOFTDISABLE</b>	
-	
<b>PCTRACE_BUFFER_BASE(i)</b>	
-	

Chapter 14

## General-Purpose Input/Output (GPIO)

---



The GPIO module controls the device's digital multiplexing, which uses shared pins to maximize application flexibility. The pins are named by the general-purpose I/O name (for example, GPIO0, GPIO25, GPIO58). These pins can be individually selected to operate as digital I/O (also called GPIO mode), or connected to one of several peripheral I/O signals. The input signals can be qualified to remove unwanted noise.

<b>14.1 Introduction</b> .....	<b>1940</b>
<b>14.2 Configuration Overview</b> .....	<b>1942</b>
<b>14.3 Digital Inputs on ADC Pins (AIOs)</b> .....	<b>1943</b>
<b>14.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)</b> .....	<b>1943</b>
<b>14.5 Digital General-Purpose I/O Control</b> .....	<b>1945</b>
<b>14.6 Input Qualification</b> .....	<b>1946</b>
<b>14.7 USB Signals</b> .....	<b>1950</b>
<b>14.8 GPIO and Peripheral Muxing</b> .....	<b>1951</b>
<b>14.9 Internal Pullup Configuration Requirements</b> .....	<b>1961</b>
<b>14.10 Software</b> .....	<b>1961</b>
<b>14.11 GPIO Registers</b> .....	<b>1963</b>

## 14.1 Introduction

Up to twelve independent peripheral signals are multiplexed on a single GPIO-enabled pin in addition to the CPU-controlled I/O capability. Each pin output can be controlled by either a peripheral or one of the CPU controllers.

There are up to 8 possible I/O ports:

- Port A consists of GPIO0-GPIO31
- Port B consists of GPIO32-GPIO63
- Port C consists of GPIO64-GPIO95
- Port D consists of GPIO96-GPIO127
- Port E consists of GPIO128-GPIO159
- Port F consists of GPIO160-GPIO191
- Port G consists of GPIO192-GPIO223
- Port H consists of GPIO224-GPIO255

---

### Note

Some GPIO and I/O ports can be unavailable on particular devices. See the *GPIO Registers* section for available GPIO and I/O ports.

---

Figure 14-1 shows the GPIO logic for a single pin.

---

### Note

The USB PHY pin muxing is not shown in Figure 14-1. For more details on USB pins, see Section 14.7.

---

There are two key features to note in Figure 14-1. The first is that the input and output paths are entirely separate, connecting only at the pin. The second is that peripheral muxing takes place far from the pin. As a result, for both CPUs and CLAs to read the physical state of the pin independent of CPU controlling and peripheral muxing is possible. Likewise, external interrupts can be generated from peripheral activity. All pin options such as input qualification and open-drain output are valid for all controllers and peripherals. However, the peripheral muxing, CPU muxing, and pin options can only be configured by CPU1. Table 14-1 provides details of GPIO registers accessible by different controllers.

A separate configuration is required for the USB signals. See Section 14.7 for details.

---

### Note

In open-drain mode, the GPIO does not drive the pin high, the GPIO can only pull the pin low. Instead, use an external pull-up to the bus voltage to drive the high level. When open-drain mode is enabled, the value in the GPyDAT register still controls the pin state. Writing a value of 1 turns off the driver to allow the external pull-up to control the pin; writing a value of 0 pulls the pin to ground. The open-drain configuration is automatically used by peripherals such as I2C and PMBus (no need to enable open-drain mode locally). This mode can also be set manually by writing to the GPyODR register and can be used when there are multiple nodes on the same net to avoid the pin contention that a push-pull driver can cause.

---




Figure 14-1. GPIO Logic for a Single Pin

Table 14-1. GPIO access by different controllers

Register Type	Function	CPU1	CLA1	DMA1	CPU2	DMA2	Comments
GPIO_CTRL	Peripheral muxing, Pull Control ,etc.	Yes	NO	NO	NO	NO	-
GPIO_DATA	GPIODAT, SET, CLEAR, TOGGLE, and pin status, etc.	Yes	Yes	NO	Yes	NO	Based on GPyCSEL configuration.
GPIO_DATA_READ	Read back of GPIODAT register	Yes	Yes	NO	Yes	NO	-



### 14.1.1 GPIO Related Collateral

#### Foundational Materials

- [C2000 Academy - GPIO](#)

#### Getting Started Materials

- [How to Maximize GPIO Usage in C2000 Devices Application Report](#)
- [\[FAQ\] C2000 GPIO FAQ](#)

### 14.2 Configuration Overview

I/O pin configuration consists of several steps:

1. **Plan the device pin-out:** Make a list of all required peripherals for the application. Using the peripheral mux information in the device data sheet, choose which GPIOs to use for the peripheral signals. Decide which of the remaining GPIOs to use as inputs and outputs for each CPU and CLA.

Once the peripheral muxing has been chosen, implement the mux by writing the appropriate values to the GPyMUX1/2 and GPyGMUX1/2 registers. When changing the GPyGMUX value for a pin, always set the corresponding GPyMUX bits to zero first to avoid glitching in the muxes. By default, all pins are general-purpose I/Os, not peripheral signals.

2. **(Optional) Enable internal pullup resistors:** To enable or disable the pullup resistors, write to the appropriate bits in the GPIO pullup disable registers (GPyPUD). All pullups are disabled by default. Pullups can be used to keep input pins in a known state when there is no external signal driving them.
3. **Select input qualification:** If the pin is used as an input, specify the required input qualification, if any. The input qualification sampling period is selected in the GPyCTRL registers, while the type of qualification is selected in the GPyQSEL1 and GPyQSEL2 registers. By default, all qualification is synchronous with a sampling period equal to PLLSYSCLK. For an explanation of input qualification, see [Section 14.6](#).
4. **Select the direction of any general-purpose I/O pins:** For each pin configured as a GPIO, specify the direction of the pin as either input or output using the GPyDIR registers. By default, all GPIO pins are inputs. Before changing a pin to an output, load the output latch with the value to be driven by writing that value to the GPySET, GPyCLEAR, or GPyDAT registers. Once the latch is loaded, write to GPyDIR to change the pin direction. By default, all output latches are zero.

The GPyDAT\_R register can be used to read what value was written to the GPyDAT register.

5. **Select low-power mode wake-up sources:** GPIOs 0-63 can be used to wake the system up from low power modes. To select one or more GPIOs for wake-up, write to the appropriate bits in the GPIOLPMSEL0 and GPIOLPMSEL1 registers. These registers are part of the CPU system register space. For more information on low-power modes and GPIO wake-up, see the Low-Power Modes section in the *System Control and Interrupts* chapter.
6. **Select external interrupt sources:** Configuring external interrupts is a two-step process. First, the interrupts themselves must be enabled and the polarity must be configured using the XINTnCR registers. Second, the XINT1-5 GPIO pins must be set by selecting the sources for Input X-BAR signals 4, 5, 6, 13, and 14, respectively. For more information on the Input X-BAR architecture, see the *Crossbar (X-BAR)* chapter.

### 14.3 Digital Inputs on ADC Pins (AIOs)

Some GPIOs are multiplexed with analog pins and only have digital input functionality. These are also referred to as AIOs. Pins with only an AIO option on this port can only function in input mode. See the device data sheet for list of AIO signals. By default, these pins function as analog pins and the GPIOs are in a high-impedance state. The GPxAMSEL register is used to configure these pins for digital or analog operation.

#### Note

If digital signals with sharp edges (high  $dv/dt$ ) are connected to the AIOs, cross-talk can occur with adjacent analog signals. Therefore, limit the edge rate of signals connected to AIOs if adjacent channels are being used for analog functions.

### 14.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)

Some GPIOs are multiplexed with analog pins and have digital input and output functionality. These are also referred to as AGPIOs. Unlike AIOs, AGPIOs have full input and output capability. By default, the AGPIOs are not connected and must be configured. [Table 14-2](#) shows how to configure the AGPIOs. To enable the analog functionality, set the register AGPIOTRlX from analog subsystem. To enable the digital functionality, set the register GPxAMSEL from the *General-Purpose Input/Output (GPIO)* chapter.

**Table 14-2. AGPIO Configuration**

AGPIOTRlX.GPIOy (Default = 0)	GPxAMSEL.GPIOy (Default = 1)	Pin Connected To:	
		ADC	GPIOy
0	0	-	Yes
<b>0</b>	<b>1</b>	- <sup>(1)</sup>	- <sup>(1)</sup>
1	0	-	Yes
1	1	Yes	-

(1) By default there are no signals connected to AGPIO pins. One of the other rows in the table must be chosen for pin functionality.

#### Note


If digital signals with sharp edges (high  $dv/dt$ ) are connected to the AGPIOs, cross-talk can occur with adjacent analog signals. The user must therefore limit the edge rate of signals connected to AGPIOs, if adjacent channels are being used for analog functions.

The general schematic of analog subsystem with AGPIO implementation is illustrated in [Figure 14-2](#). The combinations of use cases for a specific analog input pin need special consideration are shown in [Table 14-3](#). The AGPIO analog pin path contains an extra series switch of 53Ω. This creates a low capacitance isolated node shared by the ADC and CMPSS Comparator as shown in [Figure 14-2](#). This node can be disturbed when the ADC samples the channel (depending on the prior voltage stored on the ADC sample and hold capacitor), and this disturbance can cause a false CMPSS event of up to 50ns. As shown in [Table 14-3](#), special considerations or workarounds need to be used for the combination of CMPSS Input, ADC Sampling, and AGPIO. To accommodate this potential disturbance the following workarounds can be implemented:

1. Use a different pin (that is AIO pin type) for analog channels which need both ADC and CMPSS together.
2. Use the CMPSS Digital Filter with a setting of 50ns or greater, which filters the temporary disturbance.
3. Precondition the sample and hold capacitor of the ADC so the disturbance does not cause a false trip. For example, perform a dummy read of a 3.3V connection from a different channel on the ADC immediately before the impacted channel is read so the disturbance is in the positive direction, away from the false trip. The opposite dummy read of a 0V signal can be used if the false trip is inverted in polarity.

**Table 14-3. The Combinations of Use Cases for a Specific Analog Input Pin**

Function Used on a Specific Analog Pin	Component Used				
CMPSS Comparator Input	Yes	-	Yes	-	Yes
ADC Sampling	Yes	Yes	-	Yes	Yes
AGPIO Analog Pin Type	Yes	Yes	Yes	-	-
AIO Analog Pin Type	-	-	-	Yes	Yes
<b>Result</b>	<b>Workaround needed</b>		<b>No special analysis or workaround needed</b>		


**Figure 14-2. Analog Subsystem Block Diagram with AGPIO Implementation**

## 14.5 Digital General-Purpose I/O Control

The values on the pins that are configured as GPIO can be changed by using the following registers.

- **GPyDAT Registers**

Each I/O port has one data register. Each bit in the data register corresponds to one GPIO pin. No matter how the pin is configured (GPIO or peripheral function), the corresponding bit in the data register reflects the current state of the pin after qualification. Writing to the GPyDAT register clears or sets the corresponding output latch and if the pin is enabled as a general-purpose output (GPIO output), the pin is also driven either low or high. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin.

When using the GPyDAT register to change the level of an output pin, be cautious to not accidentally change the level of another pin. For example, to change the output latch level of GPIOA0 by writing to the GPADAT register bit 0 using a read-modify-write instruction, a problem can occur if another I/O port A signal changes level between the read and the write stage of the instruction. Following is an analysis of why this happens:

The GPyDAT registers reflect the state of the pin, not the latch. This means the register reflects the actual pin value. However, there is a lag between when the register is written to when the new pin value is reflected back in the register. This can pose a problem when this register is used in subsequent program statements to alter the state of GPIO pins. An example is shown below where two program statements attempt to drive two different GPIO pins that are currently low to a high state.

If Read-Modify-Write operations are used on the GPyDAT registers, because of the delay between the output and the input of the first instruction (I1), the second instruction (I2) reads the old value and writes the value back.

```
GpioDataRegs.GPADAT.bit.GPIO1 = 1; //I1 performs read-modify-write of GPADAT
GpioDataRegs.GPADAT.bit.GPIO2 = 1; //I2 also a read-modify-write of GPADAT
//GPADAT gets the old value of GPIO1 due to the delay
```

The second instruction waits for the first to finish the write due to the write-followed-by-read protection on this peripheral frame. There is some lag, however, between the write of (I1) and the GPyDAT bit reflecting the new value (1) on the pin. During this lag, the second instruction reads the old value of GPIO1 (0) and writes the value back along with the new value of GPIO2 (1). Therefore, GPIO1 pin stays low.

One answer is to put some NOPs between instructions. A better answer is to use the GPySET/GPyCLEAR/GPyTOGGLE registers instead of the GPyDAT registers. These registers always read back a 0 and writes of 0 have no effect. Only bits that need to be changed can be specified without disturbing any other bits that are currently in the process of changing.

- **GPyDAT\_R Registers**

The GPyDAT\_R registers are read only registers that return the value written to the GPyDAT registers instead of pin status. Writes to these registers have no effect.

- **GPySET Registers**

The set registers are used to drive specified GPIO pins high without disturbing other pins. Each I/O port has one set register and each bit corresponds to one GPIO pin. The set registers always read back 0. If the corresponding pin is configured as an output, then writing a 1 to that bit in the set register sets the output latch high and the corresponding pin is driven high. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin. Writing a 0 to any bit in the set registers has no effect.

- **GPYCLEAR Registers**

The clear registers are used to drive specified GPIO pins low without disturbing other pins. Each I/O port has one clear register. The clear registers always read back 0. If the corresponding pin is configured as a general-purpose output, then writing a 1 to the corresponding bit in the clear register clears the output latch and the pin is driven low. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin. Writing a 0 to any bit in the clear registers has no effect.

- **GPYTOGGLE Registers**

The toggle registers are used to drive specified GPIO pins to the opposite level without disturbing other pins. Each I/O port has one toggle register. The toggle registers always read back 0. If the corresponding pin is configured as an output, then writing a 1 to that bit in the toggle register flips the output latch and pulls the corresponding pin in the opposite direction. That is, if the output pin is driven low, then writing a 1 to the corresponding bit in the toggle register pulls the pin high. Likewise, if the output pin is high, then writing a 1 to the corresponding bit in the toggle register pulls the pin low. If the pin is not configured as a GPIO output, then the value is latched but the pin is not driven. Only if the pin is later configured as a GPIO output is the latched value driven onto the pin. Writing a 0 to any bit in the toggle registers has no effect.

## 14.6 Input Qualification

The input qualification scheme has been designed to be very flexible. Select the type of input qualification for each GPIO pin by configuring the GPYQSEL1 and GPYQSEL2 registers. In the case of a GPIO input pin, the qualification can be specified as only synchronized to SYSCLKOUT or qualification by a sampling window. For pins that are configured as peripheral inputs, the input can also be asynchronous in addition to synchronized to SYSCLKOUT or qualified by a sampling window. The remainder of this section describes the options available.

### 14.6.1 No Synchronization (Asynchronous Input)

This mode is used for peripherals where input synchronization is not required or the peripheral performs the synchronization. Examples include communication ports McBSP, SCI, SPI, and I<sup>2</sup>C. In addition, the ePWM trip zone ( $\overline{TZn}$ ) signals can function independent of the presence of SYSCLKOUT.

---

#### Note

Using input synchronization when the peripheral performs the synchronization can cause unexpected results. The user must make sure that the GPIO pin is configured for asynchronous in this case.

---

### 14.6.2 Synchronization to SYSCLKOUT Only

This is the default qualification mode of all the pins at reset. In this mode, the input signal is only synchronized to the system clock (SYSCLKOUT). Because the incoming signal is asynchronous, a SYSCLKOUT period of delay is needed for the input to the device to be changed. No further qualification is performed on the signal.

### 14.6.3 Qualification Using a Sampling Window

In this mode, the signal is first synchronized to the system clock (SYSCLKOUT) and then qualified by a specified number of cycles before the input is allowed to change. Figure 14-3 and Figure 14-4 show how the input qualification is performed to eliminate unwanted noise. Two parameters are specified by the user for this type of qualification: 1) the sampling period, or how often the signal is sampled, and 2) the number of samples to be taken.




Figure 14-3. Input Qualification Using a Sampling Window

#### Time between samples (sampling period):

To qualify the signal, the input signal is sampled at a regular period. The sampling period is specified by the user and determines the time duration between samples, or how often the signal is sampled, relative to the CPU clock (SYSCLKOUT).

The sampling period is specified by the qualification period (QUALPRDn) bits in the GPxCTRL register. The sampling period is configurable in groups of 8 input signals. For example, GPIO0 to GPIO7 use GPxCTRL[QUALPRD0] setting and GPIO8 to GPIO15 use GPxCTRL[QUALPRD1]. Table 14-4 and Table 14-5 show the relationship between the sampling period or sampling frequency and the GPxCTRL[QUALPRDn] setting.

Table 14-4. Sampling Period

Sampling Period	
If GPxCTRL[QUALPRDn] = 0	$1 \times T_{\text{SYSCLKOUT}}$
If GPxCTRL[QUALPRDn] $\neq$ 0	$2 \times \text{GPxCTRL[QUALPRDn]} \times T_{\text{SYSCLKOUT}}$
Where $T_{\text{SYSCLKOUT}}$ is the period in time of SYSCLKOUT	

Table 14-5. Sampling Frequency

Sampling Frequency	
If GPxCTRL[QUALPRDn] = 0	$f_{\text{SYSCLKOUT}}$
If GPxCTRL[QUALPRDn] $\neq$ 0	$f_{\text{SYSCLKOUT}} \times 1 \div (2 \times \text{GPxCTRL[QUALPRDn]})$
Where $f_{\text{SYSCLKOUT}}$ is the frequency of SYSCLKOUT	

From these equations, the minimum and maximum time between samples can be calculated for a given SYSCLKOUT frequency:

**Example: Maximum Sampling Frequency:**

If GPxCTRL[QUALPRDn] = 0

then the sampling frequency is  $f_{\text{SYSCLKOUT}}$

If, for example,  $f_{\text{SYSCLKOUT}} = 60\text{MHz}$

then the signal is sampled at 60MHz or one sample every 16.67ns.

**Example: Minimum Sampling Frequency:**

If GPxCTRL[QUALPRDn] = 0xFF (255)

then the sampling frequency is  $f_{\text{SYSCLKOUT}} \times 1 \div (2 \times \text{GPxCTRL[QUALPRDn]})$

If, for example,  $f_{\text{SYSCLKOUT}} = 60\text{MHz}$

then the signal is sampled at  $60\text{MHz} \times 1 \div (2 \times 255)$  (117.647kHz) or one sample every 8.5 $\mu\text{s}$ .

**Number of samples:**

The number of times the signal is sampled is either three samples or six samples as specified in the qualification selection (GPYQSEL1, GPYQSEL2) registers. When three or six consecutive cycles are the same, then the input change is passed through to the device.

**Total Sampling-Window Width:**

The sampling window is the time during which the input signal is sampled as shown in [Figure 14-4](#). By using the equation for the sampling period, along with the number of samples to be taken, the total width of the window can be determined.

For the input qualifier to detect a change in the input, the level of the signal must be stable for the duration of the sampling-window width or longer.

The number of sampling periods within the window is always one less than the number of samples taken. For a three-sample window, the sampling-window width is two sampling-periods wide where the sampling period is defined in [Table 14-4](#). Likewise, for a six-sample window, the sampling-window width is five sampling-periods wide. [Table 14-6](#) and [Table 14-7](#) show the calculations used to determine the total sampling-window width based on GPxCTRL[QUALPRDn] and the number of samples taken.

**Table 14-6. Case 1: Three-Sample Sampling-Window Width**

Total Sampling-Window Width	
If GPxCTRL[QUALPRDn] = 0	$2 \times T_{\text{SYSCLKOUT}}$
If GPxCTRL[QUALPRDn] $\neq$ 0	$2 \times 2 \times \text{GPxCTRL[QUALPRDn]} \times T_{\text{SYSCLKOUT}}$
Where $T_{\text{SYSCLKOUT}}$ is the period in time of SYSCLKOUT	

**Table 14-7. Case 2: Six-Sample Sampling-Window Width**

Total Sampling-Window Width	
If GPxCTRL[QUALPRDn] = 0	$5 \times T_{\text{SYSCLKOUT}}$
If GPxCTRL[QUALPRDn] $\neq$ 0	$5 \times 2 \times \text{GPxCTRL[QUALPRDn]} \times T_{\text{SYSCLKOUT}}$
Where $T_{\text{SYSCLKOUT}}$ is the period in time of SYSCLKOUT	



**Note**

The external signal change is asynchronous with respect to both the sampling period and SYSCLKOUT. Due to the asynchronous nature of the external signal, the input must be held stable for a time greater than the sampling-window width to make sure the logic detects a change in the signal. The extra time required can be up to an additional sampling period +  $T_{SYSCLKOUT}$ .

The required duration for an input signal to be stable for the qualification logic to detect a change is described in the data sheet.

**Example Qualification Window:**

For the example shown in Figure 14-4, the input qualification has been configured as follows:

- $GPxQSEL1/2 = 1,0$ . This indicates a six-sample qualification.
- $GPxCTRL[QUALPRDn] = 1$ . The sampling period is  $t_w(SP) = 2 \times GPxCTRL[QUALPRDn] \times T_{SYSCLKOUT} = 2 \times T_{SYSCLKOUT}$ .

This configuration results in the following:

- The width of the sampling window is:

$$t_w(IQSW) = 5 \times t_w(SP) = 5 \times 2 \times GPxCTRL[QUALPRDn] \times T_{SYSCLKOUT} = 5 \times 2 \times T_{SYSCLKOUT}$$

- If, for example,  $T_{SYSCLKOUT} = 16.67ns$ , then the duration of the sampling window is:


$$\text{Sampling period, } t_w(SP) = 2 \times T_{SYSCLKOUT} = 2 \times 16.67ns = 33.3ns$$

$$\text{Sampling window, } t_w(IQSW) = 5 \times t_w(SP) = 5 \times 33.3ns = 166.7ns$$

- To account for the asynchronous nature of the input relative to the sampling period and SYSCLKOUT, up to a single additional sampling period and SYSCLK period is required to detect a change in the input signal. For this example:

$$t_w(IQSW) + t_w(SP) + T_{SYSCLKOUT} = 166.7ns + 33.3ns + 16.67ns = 216.7ns$$

- In Figure 14-4, the glitch (A) is shorter than the qualification window and is ignored by the input qualifier.



A. This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from 00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYSCLKOUT cycle. For any other value "n", the qualification sampling period in 2n SYSCLKOUT cycles (i.e., at every 2n SYSCLKOUT cycles, the GPIO pin will be sampled).  
 B. The qualification period selected via the GPxCTRL register applies to groups of 8 GPIO pins.  
 C. The qualification block can take either three or six samples. The QUAL\_SEL Register selects which sample mode is used.  
 D. In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles or greater. In other words, the inputs should be stable for (5 x QUALPRD x 2) SYSCLKOUT cycles. That would ensure 5 sampling periods for detection to occur. Since external signals are driven asynchronously, an 13-SYSCLKOUT-wide pulse ensures reliable recognition.

**Figure 14-4. Input Qualifier Clock Cycles**



## 14.7 USB Signals

The USB module on this device has an internal physical layer transceiver (PHY). The I/O signals are not normal digital signals, and as a result, the signals do not connect to the pins through the normal GPIO mux path. Instead, a special analog mux is used. To connect the USB signals to the device pins, set the GPyAMSEL bits appropriately. See the data sheet for which GPIOs are associated with the USB signals USBDM and USBDP. See [Section 14.11](#) for correct GPyAMSEL register bits to set. Do not enable pullups or any other special pin option when using the USB signals.

## 14.8 GPIO and Peripheral Muxing

### 14.8.1 GPIO Muxing

Up to twelve different peripheral functions are multiplexed to each pin along with a general-purpose input/output (GPIO) function. This allows you to choose the peripheral mix and pinout that works best for your particular application. Refer to [Table 14-8](#) for muxing combinations and definitions.

**Table 14-8. GPIO Muxed Pins**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO0	EPWM1_A			CLB_OUTPUTXB AR1	I2CA_SDA		EMIF1_A13	ESC_GPIO0		FSITXA_D0			
GPIO1	EPWM1_B			CLB_OUTPUTXB AR2	I2CA_SCL		EMIF1_A14	ESC_GPIO1		FSITXA_D1			
GPIO2	EPWM2_A			OUTPUTXBAR1	I2CB_SDA	UARTA_TX	EMIF1_A15	ESC_GPIO2		FSITXA_C LK			
GPIO3	EPWM2_B	OUTPUTXBAR2		OUTPUTXBAR2	I2CB_SCL	UARTA_RX		ESC_GPIO3		FSIRXA_D0			
GPIO4	EPWM3_A			OUTPUTXBAR3	CANA_TX		MCANA_TX	ESC_GPIO4		FSIRXA_D1			
GPIO5	EPWM3_B		OUTPUTXBA R3	CLB_OUTPUTXB AR3	CANA_RX		MCANA_RX	ESC_GPIO5		FSIRXA_C LK			
GPIO6	EPWM4_A	OUTPUTXBAR4	EXTSYNCOU T	EQEP3_A	MCANB_TX	LINA_TX	EMIF1_DQM0	ESC_GPIO6		FSITXB_D0			
GPIO7	EPWM4_B		OUTPUTXBA R5	EQEP3_B	MCANB_RX	LINA_RX	EMIF1_DQM1	ESC_GPIO7		FSITXB_D1			
GPIO8	EPWM5_A	EMIF1_RAS	ADCSOACO	EQEP3_STROB E	SCIA_TX	CLB_OUTPUTXB AR4	MCANA_TX	ESC_GPO0		FSITXB_C LK	FSITXA_D1	FSIRXA_D0	
GPIO9	EPWM5_B	SCIB_TX	OUTPUTXBA R6	EQEP3_INDEX	SCIA_RX			ESC_GPO1		FSIRXB_D0	FSITXA_D0	FSIRXA_CLK	
GPIO10	EPWM6_A	EMIF1_CAS	ADCSOCBO	EQEP1_A	SCIB_TX	SD4_C1	MCANA_RX	CLB_OUTPUTXBAR5	ESC_TX0_DATA0	FSIRXB_D1	FSITXA_CLK	FSIRXA_D1	
GPIO11	EPWM6_B	SCIB_RX	OUTPUTXBA R7	EQEP1_B	SCIB_RX	SD4_D1		ESC_GPO3	ESC_TX0_DATA1	FSIRXB_C LK	FSIRXA_D1	PMBUSA_ALERT	
GPIO12	EPWM7_A	CLB_OUTPUTXB AR6	ADCSOACO	EQEP1_STROB E	SCIA_TX	SD4_C2	EMIF1_A1	ESC_GPO4	ESC_TX0_DATA2	FSIRXC_D 0	FSIRXA_D0	PMBUSA_CTL	
GPIO13	EPWM7_B	CLB_OUTPUTXB AR7	EQEP5_STR OBE	EQEP1_INDEX	SCIA_RX	SD4_D2	EMIF1_CS0n	ESC_GPO5	ESC_TX0_DATA3	FSIRXC_D 1	FSIRXA_CLK	PMBUSA_SDA	
GPIO14	EPWM8_A	SCIB_TX	EQEP5_INDE X	LINA_TX	OUTPUTXBA R3	OUTPUTXBAR8		ESC_GPO6	ESC_PHY1_LINKSTA TUS	FSIRXC_C LK	EMIF1_D17	PMBUSA_SCL	
GPIO15	EPWM8_B	SCIB_RX		LINA_RX	OUTPUTXBA R4	CLB_OUTPUTXB AR8		ESC_GPO7	EQEP5_A	FSIRXD_D 0		EMIF1_DQM2	
GPIO16	SPIA_PICO		OUTPUTXBA R7	EPWM9_A		SD1_D1			EQEP5_B	FSIRXD_D 1		ESC_RX1_CLK	
GPIO17	SPIA_POCI		OUTPUTXBA R8	EPWM9_B		SD1_C1			EQEP5_STROBE	FSIRXD_C LK		ESC_RX1_DV	
GPIO18	SPIA_CLK	SCIB_TX	CANA_RX	EPWM10_A		SD1_D2	MCANA_RX	EMIF1_CS2n	EQEP5_INDEX			ESC_RX1_ERR	
GPIO19	SPIA_PTE	SCIB_RX	CANA_TX	EPWM10_B		SD1_C2	MCANA_TX	EMIF1_CS3n				ESC_TX1_DATA3	
GPIO20	EQEP1_A			EPWM11_A		SD1_D3	MCANB_TX	EMIF1_BA0			SPIC_PICO	ESC_TX1_DATA2	
GPIO21	EQEP1_B			EPWM11_B		SD1_C3	MCANB_RX	EMIF1_BA1			SPIC_POCI	ESC_TX1_DATA1	

**Table 14-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO22	EQEP1_STR OBE		SCIB_TX	EPWM12_A	SPIB_CLK	SD1_D4	MCANA_TX	EMIF1_RAS			SPIC_CLK	ESC_TX1_DATA0	
GPIO23	EQEP1_INDE X		SCIB_RX	EPWM12_B	SPIB_PTE	SD1_C4	MCANA_RX	EMIF1_CAS			SPIC_PTE	ESC_PHY_RESET n	
GPIO24	OUTPUTXBA R1	EQEP2_A		LINB_TX	SPIB_PICO	SD2_D1	PMBUSA_SC L	EMIF1_DQM0		EPWM13_A	ESC_RX0_DATA1	ESC_RX0_CLK	
GPIO25	OUTPUTXBA R2	EQEP2_B		LINB_RX	SPIB_POCI	SD2_C1	PMBUSA_SD A	EMIF1_DQM1	EQEP5_B	EPWM13_B	FSITXA_D1	ESC_RX0_DV	
GPIO26	OUTPUTXBA R3	EQEP2_INDEX		OUTPUTXBAR3	SPIB_CLK	SD2_D2	PMBUSA_AL ERT	EMIF1_DQM2	ESC_MDIO_CLK	EPWM14_A	FSITXA_D0	ESC_RX0_ERR	
GPIO27	OUTPUTXBA R4	EQEP2_STROB E		OUTPUTXBAR4	SPIB_PTE	SD2_C2	PMBUSA_CT L	EMIF1_DQM3	ESC_MDIO_DATA	EPWM14_B	FSITXA_CLK	ESC_RX0_DATA0	
GPIO28	SCIA_RX	EMIF1_CS4n	UARTA_RX	OUTPUTXBAR5	EQEP3_A	SD2_D3	EMIF1_CS2n			EPWM15_A		ESC_RX0_DATA1	
GPIO29	SCIA_TX	EMIF1_SDCKE	UARTA_TX	OUTPUTXBAR6	EQEP3_B	SD2_C3	EMIF1_CS3n	ESC_LATCH0	ESC_I2C_SDA	EPWM15_B	ESC_SYNC0	ESC_RX0_DATA2	
GPIO30	CANA_RX	EMIF1_CLK	MCANA_RX	OUTPUTXBAR7	EQEP3_STR OBE	SD2_D4	EMIF1_CS4n	ESC_LATCH1	ESC_I2C_SCL	EPWM16_A	ESC_SYNC1	SPID_PICO	
GPIO31	CANA_TX	EMIF1_WEn	MCANA_TX	OUTPUTXBAR8	EQEP3_INDE X	SD2_C4	EMIF1_RNW	I2CA_SDA		EPWM16_B		SPID_POCI	
GPIO32	I2CA_SDA	EMIF1_CS0n	SPIA_PICO	EQEP4_A	LINB_TX	CLB_OUTPUTXB AR1	EMIF1_OEn	I2CA_SCL				SPID_CLK	
GPIO33	I2CA_SCL	EMIF1_RNW	SPIA_POCI	EQEP4_B		CLB_OUTPUTXB AR2	EMIF1_BA0		ESC_LED_ERR			SPID_PTE	
GPIO34	OUTPUTXBA R1	EMIF1_CS2n	SPIA_CLK	EQEP4_STROB E	I2CB_SDA	CLB_OUTPUTXB AR3	EMIF1_BA1	ESC_LATCH0	EPWM18_A	SCIA_TX	ESC_SYNC0		
GPIO35	SCIA_RX	EMIF1_CS3n	SPIA_PTE	EQEP4_INDEX	I2CB_SCL	CLB_OUTPUTXB AR4	EMIF1_A0	ESC_LATCH1	EPWM18_B	SCIA_RX	ESC_SYNC1		
GPIO36	SCIA_TX	EMIF1_WAIT			CANA_RX	CLB_OUTPUTXB AR5	EMIF1_A1	MCANA_RX		SD1_D1	EMIF1_WEn		
GPIO37	OUTPUTXBA R2	EMIF1_OEn	EPWM18_A		CANA_TX	CLB_OUTPUTXB AR6	EMIF1_A2	MCANA_TX		SD1_D2	EMIF1_D24		
GPIO38		EMIF1_A0	EPWM18_B	UARTA_TX	SCIB_TX	CLB_OUTPUTXB AR7	EMIF1_A3			SD1_D3	EMIF1_CS2n		
GPIO39		EMIF1_A1		UARTA_RX	SCIB_RX	CLB_OUTPUTXB AR8	EMIF1_A4	ESC_MDIO_DATA	ESC_LED_RUN	SD1_D4	FSIRXD_CLK		
GPIO40		EMIF1_A2	EPWM13_A	MCANB_RX	I2CB_SDA	SD4_C3	ESC_GPO2	CLB_OUTPUTXBAR1		SD2_C1	ESC_I2C_SDA		
GPIO41		EMIF1_A3	EPWM13_B	MCANB_TX	I2CB_SCL	SD4_D3		CLB_OUTPUTXBAR2		SD2_D1	ESC_I2C_SCL	FSIRXD_CLK	
GPIO42			EPWM14_A	EQEP4_A	I2CA_SDA	SD4_C4		CLB_OUTPUTXBAR5	UARTA_TX		FSIRXD_D0	SCIA_TX	USB0D M
GPIO43			EPWM14_B	EQEP4_B	I2CA_SCL	SD4_D4		CLB_OUTPUTXBAR6	UARTA_RX		FSIRXD_D1	SCIA_RX	USB0D P
GPIO44	SPID_POCI	EMIF1_A4	MCANB_RX		SD3_C4	UARTB_TX		CLB_OUTPUTXBAR6		FSIRXD_C LK	ESC_TX1_CLK		
GPIO45	SPID_PTE	EMIF1_A5	MCANB_TX		SD3_D4	UARTB_RX		CLB_OUTPUTXBAR7			ESC_TX1_ENA		
GPIO46	EPWM4_A	EMIF1_A6	EPWM14_A		SCIA_RX	SD3_C4					ESC_MDIO_CLK		
GPIO47	EPWM4_B	EMIF1_A7	EPWM14_B		SCIA_TX	SD4_C3					ESC_MDIO_DATA		

**Table 14-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO48	OUTPUTXBAR3	EMIF1_A8			SCIA_TX	SD1_D1				SD2_C2	ESC_PHY_CLK		
GPIO49	OUTPUTXBAR4	EMIF1_A9			SCIA_RX	SD1_C1	EMIF1_A5			SD2_D1	FSITXA_D0		
GPIO50	EQEP1_A	EMIF1_A10	EPWM15_A		SPIC_PICO	SD1_D2	EMIF1_A6		ESC_LATCH0	SD2_D2	FSITXA_D1		
GPIO51	EQEP1_B	EMIF1_A11	EPWM15_B		SPIC_POCI	SD1_C2	EMIF1_A7		ESC_LATCH1	SD2_D3	FSITXA_CLK		
GPIO52	EQEP1_STR OBE	EMIF1_A12	EPWM16_A		SPIC_CLK	SD1_D3	EMIF1_A8		ESC_MDIO_CLK	SD2_D4	FSIRXA_D0		
GPIO53	EQEP1_INDE X	EMIF1_D31			SPIC_PTE	SD1_C3	EMIF1_A9		ESC_MDIO_DATA	SD1_C1	FSIRXA_D1		
GPIO54	SPIA_PICO	EMIF1_D30		EQEP2_A	SCIB_TX	SD1_D4	EMIF1_A10		ESC_PHY_CLK	SD1_C2	FSIRXA_CLK		
GPIO55	SPIA_POCI	EMIF1_D29	EPWM16_B	EQEP2_B	SCIB_RX	SD1_C4	EMIF1_D0		ESC_PHY0_LINKSTA TUS	SD1_C3	FSITXB_D0		
GPIO56	SPIA_CLK	EMIF1_D28	EPWM17_A	EQEP2_STROB E		SD2_D1	EMIF1_D1	I2CA_SDA	ESC_TX0_ENA	SD1_C4	FSITXB_CLK		
GPIO57	SPIA_PTE	EMIF1_D27	EPWM17_B	EQEP2_INDEX		SD2_C1	EMIF1_D2	I2CA_SCL	ESC_TX0_CLK	SD3_D3	FSITXB_D1		
GPIO58	SPIA_PICO	EMIF1_D26	EPWM8_A	OUTPUTXBAR1	SPIB_CLK	SD2_D2	EMIF1_D3	ESC_LED_LINK0_ACT IVE	CANA_RX	SD2_C2	FSIRXB_D0	SPIA_PICO	
GPIO59	EPWM5_A	EMIF1_D25	EPWM8_B	OUTPUTXBAR2	SPIB_PTE	SD2_C2	EMIF1_D4	ESC_LED_LINK1_ACT IVE	CANA_TX	SD2_C3	FSIRXB_D1	SPIA_POCI	
GPIO60	EPWM3_B	EMIF1_D24	ESC_LATCH0	OUTPUTXBAR3	SPIB_PICO	SD2_D3	EMIF1_D5	ESC_LED_ERR		SD2_C4	FSIRXB_CLK	SPIA_CLK	
GPIO61	EPWM17_B	EMIF1_D23	ESC_LATCH1	OUTPUTXBAR4	SPIB_POCI	SD2_C3	EMIF1_D6	ESC_LED_RUN			CANA_RX	SPIA_PTE	
GPIO62	SCIA_RX	EMIF1_D22	ESC_MDIO_C LK	EQEP3_A	CANA_RX	SD2_D4	EMIF1_D7	ESC_LED_STATE_RU N			CANA_TX		
GPIO63	SCIA_TX	EMIF1_D21	EPWM9_A	EQEP3_B	CANA_TX	SD2_C4	EMIF1_RNW	EMIF1_BA0		SD1_D1	ESC_RX1_DATA0	SPIB_PICO	
GPIO64		EMIF1_D20	EPWM9_B	EQEP3_STROB E	SCIA_RX		EMIF1_WAIT	EMIF1_BA1		SD1_C1	ESC_RX1_DATA1	SPIB_POCI	
GPIO65		EMIF1_D19	EPWM10_A	EQEP3_INDEX	SCIA_TX		EMIF1_WEn		FSITXB_CLK	SD1_D2	ESC_RX1_DATA2	SPIB_CLK	
GPIO66	EQEP6_B	EMIF1_D18	EPWM10_B		I2CB_SDA		EMIF1_OEn		FSITXB_D1	SD1_C2	ESC_RX1_DATA3	SPIB_PTE	
GPIO67		EMIF1_D17	EPWM17_A	LINB_TX					ESC_I2C_SDA	SD1_D3			
GPIO68		EMIF1_D16	EPWM17_B	LINB_RX					ESC_I2C_SCL	SD1_C3	ESC_PHY1_LINKSTAT US		
GPIO69		EMIF1_D15	EPWM11_A		I2CB_SCL				FSITXB_D0	SD1_D4	ESC_RX1_CLK	SPIB_PICO	
GPIO70		EMIF1_D14	EPWM11_B	CANA_RX	SCIB_TX	UARTB_TX	MCANA_RX		FSIRXB_D0	SD1_C4	ESC_RX1_DV	SPIB_POCI	
GPIO71		EMIF1_D13	EPWM12_A	CANA_TX	SCIB_RX	UARTB_RX	MCANA_TX			SD3_D1	ESC_RX1_ERR	SPIB_CLK	
GPIO72	EQEP6_STR OBE	EMIF1_D12	EPWM12_B	OUTPUTXBAR8	UARTA_TX		MCANB_RX			SD3_C1	ESC_TX1_DATA3	SPIB_PTE	
GPIO73	EQEP6_INDE X	EMIF1_D11	XCLKOUT	OUTPUTXBAR6	UARTA_RX	EPWM5_B	MCANB_TX	SD4_D4		SD2_D2	ESC_TX1_DATA2		
GPIO74	EPWM8_A	EMIF1_D10			EQEP5_A		MCANA_TX	SD1_D4		SD2_C2	ESC_TX1_DATA1		
GPIO75	EPWM8_B	EMIF1_D9			EQEP5_B	SPIID_CLK	MCANA_RX	CLB_OUTPUTXBAR8		SD2_D3	ESC_TX1_DATA0		
GPIO76	EPWM9_A	EMIF1_D8			EQEP5_STR OBE	SD3_C1		SD4_D4		SD2_C3	ESC_PHY_RESETh		

**Table 14-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO77	EPWM9_B	EMIF1_D7			EQEP5_INDE X	SD3_D1		SD1_D4		SD2_D4	ESC_RX0_CLK		
GPIO78	EPWM10_A	EMIF1_D6			EQEP2_A	SD3_C2		SD4_D4		SD2_C4	ESC_RX0_DV		
GPIO79	EPWM10_B	EMIF1_D5		ERRORSTS	EQEP2_B	SD3_D2				SD2_D1	ESC_RX0_ERR		
GPIO80	EPWM11_A	EMIF1_D4		ERRORSTS	EQEP2_STR OBE	SD3_C3		SD1_D4		SD2_C1	ESC_RX0_DATA0		
GPIO81	EPWM11_B	EMIF1_D3			EQEP2_INDE X	SD3_D3					ESC_RX0_DATA1		
GPIO82	EPWM12_A	EMIF1_D2								SD3_C2	ESC_RX0_DATA2		
GPIO83	EPWM12_B	EMIF1_D1								SD3_D2	ESC_RX0_DATA3		
GPIO84	EPWM12_B	EMIF1_D1	EMIF1_CS4n	SCIA_TX	EQEP6_A		SD3_D2		UARTA_TX	SD3_C2	ESC_TX0_ENA	ESC_RX0_DATA3	
GPIO85	EPWM13_A	EMIF1_D0		SCIA_RX	EQEP6_B	SD3_D1			UARTA_RX	SD3_D3	ESC_TX0_CLK	EMIF1_DQM2	
GPIO86	EPWM13_B	EMIF1_A13	EMIF1_CAS	SCIB_TX	EQEP6_STR OBE					SD3_C3	ESC_PHY0_LINKSTAT US		
GPIO87	EPWM14_A	EMIF1_A14	EMIF1_RAS	SCIB_RX	EQEP6_INDE X		EMIF1_DQM3			SD3_D4	ESC_TX0_DATA0		
GPIO88	EPWM14_B	EMIF1_A15	EMIF1_DQM0				EMIF1_DQM1			SD3_C4	ESC_TX0_DATA1		
GPIO89	EPWM15_A	EMIF1_A16	EMIF1_DQM1			SD1_D3	EMIF1_CAS			SD4_D1	ESC_TX0_DATA2	SPID_PTE	
GPIO90	EPWM15_B	EMIF1_A17	EMIF1_DQM2			SD1_C3	EMIF1_RAS			SD4_C1	ESC_TX0_DATA3	SPID_CLK	
GPIO91	EPWM16_A	EMIF1_A18	EMIF1_DQM3		I2CA_SDA	SD4_D2	EMIF1_DQM2	PMBUSA_SCL			CLB_OUTPUTXBAR1	SPID_PICO	
GPIO92	EPWM16_B	EMIF1_A19	EMIF1_BA1		I2CA_SCL	SD4_C2	EMIF1_DQM0	PMBUSA_SDA	FSIRXD_CLK		CLB_OUTPUTXBAR2	SPID_POCI	
GPIO93	EPWM17_A		EMIF1_BA0			SD4_D3		PMBUSA_ALERT	ESC_TX1_CLK		CLB_OUTPUTXBAR3	SPID_CLK	
GPIO94	EPWM17_B					SD4_C3	EMIF1_BA1	PMBUSA_CTL	ESC_TX1_ENA		CLB_OUTPUTXBAR4	SPID_PTE	
GPIO95	EPWM18_A	EQEP4_A			SD1_D1			ESC_GPO10			CLB_OUTPUTXBAR5		
GPIO96	EPWM18_B	EQEP4_B		EQEP1_A	SD1_C1			ESC_GPO11			CLB_OUTPUTXBAR6		
GPIO97		EQEP4_STROB E		EQEP1_B	SD1_D2			ESC_GPI17			CLB_OUTPUTXBAR7		
GPIO98		EQEP4_INDEX		EQEP1_STROB E	SD1_C2			ESC_GPI18			CLB_OUTPUTXBAR8		
GPIO99		EMIF1_DQM3	EPWM8_A	EQEP1_INDEX		SD4_D4		ESC_GPI21			EMIF1_D17		
GPIO100	SPIA_PICO	EMIF1_BA1	EPWM9_A	EQEP2_A	SPIC_PICO	SD4_C4	SD1_D1	ESC_GPI0	FSIRXD_D1	FSITXA_D0	EMIF1_D24		
GPIO101	EPWM18_A			EQEP2_B	SPIC_POCI			ESC_GPI1	EMIF1_A5	FSITXA_D1			
GPIO102	EPWM18_B			EQEP2_STROB E	SPIC_CLK			ESC_GPI2	EMIF1_A6	FSITXA_CL K			
GPIO103		EMIF1_BA0	EPWM8_B	EQEP2_INDEX	SPIC_PTE	SD4_C4		ESC_GPI3		FSIRXA_D0			
GPIO104	I2CA_SDA	EPWM18_A		EQEP3_A	SD3_D1			ESC_GPI4		FSIRXA_D1	ESC_SYNC0		
GPIO105	I2CA_SCL	EPWM18_B		EQEP3_B	SD3_C1			ESC_GPI5		FSIRXA_CL K	ESC_SYNC1		
GPIO106	EPWM16_A	EMIF1_A10		EQEP3_STROB E	SD3_D2			ESC_GPI6		FSITXB_D0			

**Table 14-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO10 7	EPWM16_B			EQEP3_INDEX	SD3_C2			ESC_GPI7		FSITXB_D1			
GPIO10 8	EPWM17_A	EMIF1_A12		EQEP5_A	SD3_D3			ESC_GPI8		FSITXB_CLK			
GPIO10 9	EPWM17_B	EMIF1_A11		EQEP5_B	SD3_C3			ESC_GPI9					
GPIO11 0	EMIF1_D31			EQEP5_STROBE	SD3_D4			ESC_GPI10		FSIRXB_D0			
GPIO11 1	EMIF1_D30			EQEP5_INDEX	SD3_C4			ESC_GPI11		FSIRXB_D1			
GPIO11 2	EMIF1_D29					SD1_D3		ESC_GPI12		FSIRXB_CLK			
GPIO11 3	EMIF1_D28					SD1_C3		ESC_GPI13					
GPIO11 4	EMIF1_D27					SD1_D4		ESC_GPI14					
GPIO11 5	EMIF1_D26			OUTPUTXBAR5		SD1_C4		ESC_GPI15		FSIRXC_D0			
GPIO11 6				OUTPUTXBAR6				ESC_GPI16		FSIRXC_D1			
GPIO11 9	EMIF1_D25			MCANB_TX				ESC_GPI19		FSIRXD_D1			
GPIO12 0	EMIF1_D24			MCANB_RX				ESC_GPI20		FSIRXD_CLK			
GPIO12 2	EMIF1_D23				SPIC_PICO	SD1_D1		ESC_GPI22					
GPIO12 3	EMIF1_D22				SPIC_POCI	SD1_C1		ESC_GPI23					
GPIO12 4	EMIF1_D21				SPIC_CLK	SD1_D2		ESC_GPI24					
GPIO12 5	EMIF1_D20				SPIC_PTE	SD1_C2		ESC_GPI25			ESC_LATCH0		
GPIO12 6	EMIF1_D19				SPID_PICO	SD1_D3		ESC_GPI26			ESC_LATCH1		
GPIO12 7	EMIF1_D18				SPID_POCI	SD1_C3		ESC_GPI27			ESC_SYNC0		
GPIO12 8	EMIF1_D17				SPID_CLK	SD1_D4		ESC_GPI28			ESC_SYNC1		
GPIO12 9	EMIF1_D16				SPID_PTE	SD1_C4		ESC_GPI29			ESC_TX1_ENA		
GPIO13 0	EPWM13_A					SD2_D1		ESC_GPI30			ESC_TX1_CLK		
GPIO13 1	EPWM13_B					SD2_C1		ESC_GPI31			ESC_TX1_DATA0		
GPIO13 2	EPWM14_A					SD2_D2		ESC_GPO0			ESC_TX1_DATA1		

**Table 14-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO13 3	EMIF1_A11	EPWM9_A				SD2_C2			ESC_LED_STATE_R UN				
GPIO13 4	EPWM14_B					SD2_D3		ESC_GPO1		SD2_C1	ESC_TX1_DATA2		
GPIO14 1	EPWM15_A				SCIB_TX			ESC_GPO8			ESC_RX1_DATA2		
GPIO14 2	EPWM15_B				SCIB_RX			ESC_GPO9			ESC_RX1_DATA3		
GPIO14 5	EPWM1_A				MCANB_TX			ESC_GPO12			ESC_LED_ERR		
GPIO14 6	EPWM1_B				MCANB_RX			ESC_GPO13			ESC_LED_RUN		
GPIO14 7	EPWM2_A				EQEP5_A			ESC_GPO14			ESC_LED_STATE_RU N		
GPIO14 8	EPWM2_B				EQEP5_B			ESC_GPO15			ESC_PHY0_LINKSTAT US		
GPIO14 9	EPWM3_A				EQEP5_STR OBE			ESC_GPO16			ESC_PHY1_LINKSTAT US		
GPIO15 0	EPWM3_B				EQEP5_INDE X			ESC_GPO17			ESC_I2C_SDA		
GPIO15 1	EPWM4_A				PMBUSA_SC L			ESC_GPO18		FSITXA_D0	ESC_I2C_SCL		
GPIO15 2	EPWM4_B				PMBUSA_SD A			ESC_GPO19		FSITXA_D1	ESC_MDIO_CLK		
GPIO15 3	EPWM5_A				PMBUSA_AL ERT			ESC_GPO20		FSITXA_CL K	ESC_MDIO_DATA		
GPIO15 4	EPWM5_B				PMBUSA_CT L			ESC_GPO21		FSIRXA_D0	ESC_PHY_CLK		
GPIO15 5	EPWM6_A							ESC_GPO22		FSIRXA_D1	ESC_PHY_RESETh		
GPIO15 6	EPWM6_B							ESC_GPO23		FSIRXA_CL K	ESC_TX0_ENA		
GPIO15 7	EPWM7_A							ESC_GPO24		FSITXB_D0	ESC_TX0_CLK		
GPIO15 8	EPWM7_B							ESC_GPO25		FSITXB_D1	ESC_TX0_DATA0		
GPIO15 9	EPWM8_A							ESC_GPO26		FSITXB_CL K	ESC_TX0_DATA1		
GPIO16 0	EPWM8_B							ESC_GPO27		FSIRXB_D0	ESC_TX0_DATA2		
GPIO16 1	EPWM9_A							ESC_GPO28		FSIRXB_D1	ESC_TX0_DATA3		
GPIO16 2	EPWM9_B							ESC_GPO29		FSIRXB_CL K	ESC_RX0_DV		
GPIO16 3	EPWM10_A							ESC_GPO30		FSIRXC_D 0	ESC_RX0_CLK		

**Table 14-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO16 4	EPWM10_B							ESC_GPO31		FSIRXC_D 1	ESC_RX0_ERR		
GPIO16 5	EPWM11_A									FSIRXC_C LK	ESC_RX0_DATA0		
GPIO16 6	EPWM11_B									FSIRXD_D 0	ESC_RX0_DATA1		
GPIO16 7	EPWM12_A									FSIRXD_D 1	ESC_RX0_DATA2		
GPIO16 8	EPWM12_B									FSIRXD_C LK	ESC_RX0_DATA3		
GPIO19 8	EQEP1_A	EPWM9_B	SPIA_PICO								ESC_PDI_UC_IRQ		
GPIO19 9	EQEP1_STR OBE	EPWM17_A	SCIB_TX	EPWM12_A	SPIB_CLK	SD1_D4	MCANA_TX	EMIF1_RAS			SPIC_CLK		
GPIO20 0	EQEP1_INDE X	EPWM17_B	SCIB_RX	EPWM12_B	SPIB_PTE	SD1_C4	MCANA_RX	EMIF1_CAS	ESC_TX1_DATA1		SPIC_PTE		
GPIO20 1	OUTPUTXBA R1	EQEP2_A	EPWM18_A	LINB_TX	SPIB_PICO	SD2_D1	PMBUSA_SC L	EMIF1_DQM0	ESC_TX1_DATA2	EPWM13_A			
GPIO20 2	OUTPUTXBA R2	EQEP2_B	EPWM18_B	LINB_RX	SPIB_POCI	SD2_C1	PMBUSA_SD A	EMIF1_DQM1	ESC_TX1_DATA3	EPWM13_B	FSITXA_D1		
GPIO20 3	OUTPUTXBA R3	EQEP2_INDEX	SPIA_POCI	OUTPUTXBAR3	SPIB_CLK	SD3_D1	PMBUSA_AL ERT	EMIF1_DQM2	ESC_MDIO_CLK	EPWM14_A	FSITXA_D0	EPWM8_B	
GPIO20 4	OUTPUTXBA R4	EQEP2_STROB E	SPIA_CLK	OUTPUTXBAR4	SPIB_PTE	SD2_C2	PMBUSA_CT L	EMIF1_DQM3	ESC_MDIO_DATA	EPWM14_B	FSITXA_CLK	SD1_D3	
GPIO20 5	EQEP1_INDE X	EPWM10_A	SPIA_PTE						OUTPUTXBAR1			SD1_C3	
GPIO20 6	EMIF1_A11	EPWM10_B	EMIF1_WEn						OUTPUTXBAR2		ESC_PHY_CLK	ESC_LED_STATE_ RUN	
GPIO20 7	EQEP2_A	EPWM11_A	EXTSYNCOU T	CANA_TX	SD4_D1	SCIA_RX	LINA_RX	I2CB_SCL	OUTPUTXBAR3		ESC_RX1_CLK	PMBUSA_ALERT	
GPIO20 8	EQEP2_B	EPWM11_B	EMIF1_D13	SPIB_PICO	SD4_C1	SCIA_TX			OUTPUTXBAR4		ESC_RX1_DV	PMBUSA_CTL	
GPIO20 9	EQEP2_STR OBE	EPWM12_A	EMIF1_D14	SPIB_POCI	SD4_D2	EPWM12_B		LINB_RX	OUTPUTXBAR5		ESC_RX1_ERR	PMBUSA_SDA	
GPIO21 0	EQEP2_INDE X	EPWM12_B	EMIF1_D15		SD4_C2			LINB_TX	OUTPUTXBAR6		ESC_RX0_DATA2	PMBUSA_SCL	
GPIO21 1	EQEP6_A	EPWM14_A			SD4_D3				OUTPUTXBAR7		ESC_LED_LINK0_ACT IVE		
GPIO21 2	EQEP6_B	EPWM14_B			SD4_C3						ESC_LED_LINK1_ACT IVE		
GPIO21 3	EQEP6_STR OBE	EPWM8_A			SD4_D4			LINB_TX			ESC_LED_ERR		
GPIO21 4	CANA_RX	EMIF1_CLK	MCANA_RX	OUTPUTXBAR7	EQEP3_STR OBE	SD2_D4	EMIF1_CS4n	ESC_LATCH1	ESC_I2C_SCL	EPWM16_A	ESC_SYNC1	SPID_PICO	
GPIO21 5	SCIA_RX	EMIF1_CS4n	CANA_RX	OUTPUTXBAR5	EQEP3_A	SD2_D3	EMIF1_CS2n	I2CB_SDA	SPIC_POCI	EPWM15_A	LINA_TX	EMIF1_D12	



**Table 14-8. GPIO Muxed Pins (continued)**

0, 4, 8, 12	1	2	3	5	6	7	9	10	11	13	14	15	ALT
GPIO216	SCIA_TX	EMIF1_SDCKE	SPI_CLK	OUTPUTXBAR6	EQEP3_B	SD2_C3	EMIF1_CS3n	ESC_LATCH0	ESC_I2C_SDA	EPWM15_B	ESC_SYNC0	EMIF1_D13	
GPIO217	CANA_TX	EMIF1_WEn	MCANA_TX	OUTPUTXBAR8	EQEP3_INDE X	SD2_C4	EMIF1_RNW	I2CA_SDA	SPI_PTE	EPWM16_B	LINB_TX	SPI_POCI	
GPIO218	I2CA_SDA	EMIF1_CS0n	SPIA_PICO	EQEP4_A	LINB_TX	CLB_OUTPUTXB AR1	EMIF1_OEn	I2CA_SCL				SPI_CLK	
GPIO219	EQEP6_INDE X	EPWM8_B			SD4_C4						ESC_LED_RUN		
GPIO220		EPWM6_A	SPI_POCI	OUTPUTXBAR2	SCIB_TX	MCANA_TX						PMBUSA_ALERT	X1
GPIO221		EPWM6_B	SPI_PTE	OUTPUTXBAR3	SCIB_RX	MCANA_RX						PMBUSA_CTL	X2
GPIO222	TDI	EPWM7_A	SPIA_PICO	OUTPUTXBAR4	SCIA_RX	UARTB_TX	I2CA_SDA	SPIC_CLK			ESC_PDI_UC_IRQ	PMBUSA_SDA	
GPIO223	TDO	EPWM7_B	EMIF1_A11	OUTPUTXBAR5	SCIA_TX	UARTB_RX	I2CA_SCL	SPIC_PTE				PMBUSA_SCL	
GPIO224	ERRORSTS	EMIF1_SDCKE	XCLKOUT	OUTPUTXBAR1						SD2_C1	ESC_PDI_UC_IRQ		
AIO225													
AIO226													
AIO227													
AIO228													
AIO229													
AIO230													
AIO231													
AIO232													
AIO233													
AIO234													
AIO235													
AIO236													
AIO237													
AIO238													
AIO239													
AIO240													
AIO241													
AIO242													

### 14.8.2 Peripheral Muxing

For example, multiplexing for the GPIO6 pin is controlled by writing to GPAGMUX[13:12] and GPAMUX[13:12]. By writing to these bits, GPIO6 is configured as either a general-purpose digital I/O or one of several different peripheral functions. An example of GPyGMUX and GPyMUX selection and options for a single GPIO are shown in [Table 14-9](#).

#### Note

The following table is for example only. Refer to the device data sheet to check the availability of GPIO6 on this device. If GPIO6 is available, the functions mentioned in the table may not match the actual functions available. See [Section 14.8.1](#) for correct list of GPIOs and corresponding mux options for this device.

**Table 14-9. GPIO and Peripheral Muxing**

GPAGMUX1[13:12]	GPAMUX1[13:12]	Pin Functionality
00	00	GPIO6
00	01	Peripheral 1
00	10	Peripheral 2
00	11	Peripheral 3
01	00	GPIO6
01	01	Peripheral 4
01	10	Peripheral 5
01	11	
10	00	GPIO6
10	01	
10	10	Peripheral 6
10	11	Peripheral 7
11	00	GPIO6
11	01	Peripheral 8
11	10	Peripheral 9
11	11	Peripheral 10

The devices have different multiplexing schemes. If a peripheral is not available on a particular device, that mux selection is reserved on that device and must not be used.

#### CAUTION

If a reserved GPIO mux configuration that is not mapped to either a peripheral or GPIO mode is selected, the state of the pin is undefined and the pin is driven. Unimplemented configurations are for future expansion and must not be selected. In the device mux table (see the data sheet), these options are indicated as Reserved or left blank.

Some peripherals can be assigned to more than one pin by way of the mux registers. For example, OUTPUTXBAR1 can be assigned to GPIOs p, q, or r (where p, q, and r are example GPIO numbers), depending on individual system requirements. An example of this is shown in [Table 14-10](#).

#### Note

The following table is for example only. Bit ranges cannot correspond to OUTPUTXBAR1 on this device. See [Section 14.8.1](#) for correct list of GPIOs and corresponding mux options for this device.

If none or more than one of the GPIO pins is configured as peripheral input pins, then that GPIO is set to a hard-wired default value.

**Table 14-10. Peripheral Muxing (Multiple Pins Assigned)**

GMUX Configuration	MUX Configuration	
Choice 1: GPIOp	GPyGMUX1[5:4] = 01	GPyMUX1[5:4] = 01
or Choice 2: GPIOq	GPyGMUX2[17:16] = 00	GPyMUX2[17:16] = 01
or Choice 3: GPIOr	GPyGMUX1[7:6] = 01	GPyMUX1[7:6] = 01

## 14.9 Internal Pullup Configuration Requirements

On reset, GPIOs are in input mode and have the internal pullups disabled. An un-driven input can float to a mid-rail voltage and cause wasted shoot-through current on the input buffer. The user must always put each GPIO in one of these configurations:

- Input mode and driven on the board by another component to a level above  $V_{ih}$  or below  $V_{il}$
- Input mode with GPIO internal pullup enabled
- Output mode

On devices with lesser pin count packages, pull-ups on unbonded GPIOs are by default enabled to prevent floating inputs. The user must take care to avoid disabling these pullups in the application code.

On devices with larger pin count packages, the pullups for any internally unbonded GPIO must be enabled to prevent floating inputs. TI has provided functions in controlSUITE/C2000Ware that users can call to enable the pullup on any unbonded GPIO for the package in use. This function, `GPIO_EnabledUnbondedIOPullups()`, resides in the `(Device)_Sysctrl.c` file and is called by default from `InitSysCtrl()`. The user must take care to avoid disabling these pullups in the application code.

## 14.10 Software

### 14.10.1 GPIO Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: `C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/gpio`

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 14.10.1.1 Device GPIO Toggle - SINGLE\_CORE

FILE: `gpio_ex1_toggle.c`

Configures the device GPIO through the sysconfig file. The GPIO pin is toggled in the infinite loop.

#### 14.10.1.2 XINT/XBAR example - SINGLE\_CORE

FILE: `gpio_ex2_interrupt.c`

This example demonstrates the XINT feature in SysConfig by using it in conjunction with the input and output XBARs. The GPIO is toggled and connected to the input XBAR, while simultaneously triggering an external interrupt. The interrupt increments a counter which can be observed in the watch window. In addition to triggering an interrupt, the input signal is routed from the input XBAR to the output XBAR so that the output can be observed via oscilloscope or logic analyzer on a separate pin.

*Watch Variables*

- *counter* - Number of interrupts generated

### 14.10.2 LED Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: `C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/led`

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 14.10.2.1 LED Blinky Example - MULTI\_CORE

FILE: `led_ex1_blinky_cpu1_cpu3_multi_c29x1.c`

This example demonstrates how to blink a LED using CPU1 and blink another LED using CPU3 (`led_ex1_blinky_cpu1_cpu3_multi_c29x3.c`). It is recommended to run the C29x1 core first, followed by the C29x3 core. Once the C29x1 configures and releases CPU3 out of reset, the program stops, connect to the CPU3 target now and load the C29x3 .out.

*External Connections*

- None.

*Watch Variables*

- None.

**14.10.2.2 LED Blinky Example (CPU1,CPU3) - MULTI\_CORE**

FILE: led\_ex1\_blinky\_cpu1\_cpu3\_multi\_c29x3.c

This example demonstrates how to blink an LED using CPU3. Once the C29x1 configures and releases CPU3 out of reset, the program stops, connect to the CPU3 target now and load this C29x3 .out.

*External Connections*

- None.

*Watch Variables*

- None.

**14.10.2.3 LED Blinky example - SINGLE\_CORE**

FILE: led\_ex1\_blinky.c

This example demonstrates how to blink an LED. The device GPIO is configured through the sysconfig file. The GPIO pin is toggled in an infinite loop.

**14.10.2.4 LED Blinky Example (CPU1|CPU2|CPU3) - MULTI\_CORE**

FILE: led\_ex2\_blinky\_cpu1\_cpu2\_cpu3\_multi\_c29x1.c

This example demonstrates how to configure LEDs using CPU1 and blink two LEDs using CPU2 (led\_ex2\_blinky\_cpu1\_cpu2\_cpu3\_multi\_c29x2.c) and CPU3 (led\_ex2\_blinky\_cpu1\_cpu2\_cpu3\_multi\_c29x3.c). It is recommended to run the C29x1 core first, followed by C29x2 and C29x3 cores. Once the C29x1 configures and releases CPU2/CPU3 out of reset, the program stops, connect to the targets now and load the .out

*External Connections*

- None.

*Watch Variables*

- None.

**14.10.2.5 LED Blinky Example (CPU2) - MULTI\_CORE**

FILE: led\_ex2\_blinky\_cpu1\_cpu2\_cpu3\_multi\_c29x2.c

This example demonstrates how to blink an LED using CPU2.

*External Connections*

- None.

*Watch Variables*

- None.

**14.10.2.6 LED Blinky Example (CPU3) - MULTI\_CORE**

FILE: led\_ex2\_blinky\_cpu1\_cpu2\_cpu3\_multi\_c29x3.c

This example demonstrates how to blink an LED using CPU3.

*External Connections*

- None.

*Watch Variables*

- None.

## 14.11 GPIO Registers

This section describes the General-Purpose Input/Output Registers.

### 14.11.1 GPIO Base Address Table

**Table 14-11. GPIO Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
GpioCtrlRegs	<a href="#">GPIO_CTRL_REGS</a>	GPIOCTRL_BASE	0x0000_7C00	YES	-	-	-	-	YES
GpioDataRegs	<a href="#">GPIO_DATA_REGS</a>	GPIODATA_BASE	0x0000_7F00	YES	-	YES	YES	-	YES
GpioDataReadRegs	<a href="#">GPIO_DATA_READ_REGS</a>	GPIODATAREAD_BASE	0x0000_7F80	YES	-	YES	YES	-	YES

### 14.11.2 GPIO\_CTRL\_REGS Registers

Table 14-12 lists the memory-mapped registers for the GPIO\_CTRL\_REGS registers. All register offset addresses not listed in Table 14-12 should be considered as reserved locations and the register contents should not be modified.

**Table 14-12. GPIO\_CTRL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GPACTRL	GPIO A Qualification Sampling Period Control (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
2h	GPAQSEL1	GPIO A Qualifier Select 1 Register (GPIO0 to 15)	EALLOW	<a href="#">Go</a>
4h	GPAQSEL2	GPIO A Qualifier Select 2 Register (GPIO16 to 31)	EALLOW	<a href="#">Go</a>
6h	GPAMUX1	GPIO A Mux 1 Register (GPIO0 to 15)	EALLOW	<a href="#">Go</a>
8h	GPAMUX2	GPIO A Mux 2 Register (GPIO16 to 31)	EALLOW	<a href="#">Go</a>
Ah	GPADIR	GPIO A Direction Register (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
Ch	GPAPUD	GPIO A Pull Up Disable Register (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
10h	GPAINV	GPIO A Input Polarity Invert Registers (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
12h	GPAODR	GPIO A Open Drain Output Register (GPIO0 to GPIO31)	EALLOW	<a href="#">Go</a>
20h	GPAGMUX1	GPIO A Peripheral Group Mux (GPIO0 to 15)	EALLOW	<a href="#">Go</a>
22h	GPAGMUX2	GPIO A Peripheral Group Mux (GPIO16 to 31)	EALLOW	<a href="#">Go</a>
28h	GPACSEL1	GPIO A Core Select Register (GPIO0 to 7)	EALLOW	<a href="#">Go</a>
2Ah	GPACSEL2	GPIO A Core Select Register (GPIO8 to 15)	EALLOW	<a href="#">Go</a>
2Ch	GPACSEL3	GPIO A Core Select Register (GPIO16 to 23)	EALLOW	<a href="#">Go</a>
2Eh	GPACSEL4	GPIO A Core Select Register (GPIO24 to 31)	EALLOW	<a href="#">Go</a>
3Ch	GPALOCK	GPIO A Lock Configuration Register (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
3Eh	GPACR	GPIO A Lock Commit Register (GPIO0 to 31)	EALLOW	<a href="#">Go</a>
40h	GPBCTRL	GPIO B Qualification Sampling Period Control (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
42h	GPBQSEL1	GPIO B Qualifier Select 1 Register (GPIO32 to 47)	EALLOW	<a href="#">Go</a>
44h	GPBQSEL2	GPIO B Qualifier Select 2 Register (GPIO48 to 63)	EALLOW	<a href="#">Go</a>
46h	GPBMUX1	GPIO B Mux 1 Register (GPIO32 to 47)	EALLOW	<a href="#">Go</a>
48h	GPBMUX2	GPIO B Mux 2 Register (GPIO48 to 63)	EALLOW	<a href="#">Go</a>
4Ah	GPBDIR	GPIO B Direction Register (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
4Ch	GPBPUD	GPIO B Pull Up Disable Register (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
50h	GPBINV	GPIO B Input Polarity Invert Registers (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
52h	GPBODR	GPIO B Open Drain Output Register (GPIO32 to GPIO63)	EALLOW	<a href="#">Go</a>
54h	GPBAMSEL	GPIO B Analog Mode Select register (GPIO32 to GPIO63)	EALLOW	<a href="#">Go</a>
60h	GPBGMUX1	GPIO B Peripheral Group Mux (GPIO32 to 47)	EALLOW	<a href="#">Go</a>
62h	GPBGMUX2	GPIO B Peripheral Group Mux (GPIO48 to 63)	EALLOW	<a href="#">Go</a>
68h	GPBCSEL1	GPIO B Core Select Register (GPIO32 to 39)	EALLOW	<a href="#">Go</a>
6Ah	GPBCSEL2	GPIO B Core Select Register (GPIO40 to 47)	EALLOW	<a href="#">Go</a>
6Ch	GPBCSEL3	GPIO B Core Select Register (GPIO48 to 55)	EALLOW	<a href="#">Go</a>
6Eh	GPBCSEL4	GPIO B Core Select Register (GPIO56 to 63)	EALLOW	<a href="#">Go</a>

**Table 14-12. GPIO\_CTRL\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
7Ch	GPBLOCK	GPIO B Lock Configuration Register (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
7Eh	GPBCR	GPIO B Lock Commit Register (GPIO32 to 63)	EALLOW	<a href="#">Go</a>
80h	GPCCTRL	GPIO C Qualification Sampling Period Control (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
82h	GPCQSEL1	GPIO C Qualifier Select 1 Register (GPIO64 to 79)	EALLOW	<a href="#">Go</a>
84h	GPCQSEL2	GPIO C Qualifier Select 2 Register (GPIO80 to 95)	EALLOW	<a href="#">Go</a>
86h	GPCMUX1	GPIO C Mux 1 Register (GPIO64 to 79)	EALLOW	<a href="#">Go</a>
88h	GPCMUX2	GPIO C Mux 2 Register (GPIO80 to 95)	EALLOW	<a href="#">Go</a>
8Ah	GPCDIR	GPIO C Direction Register (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
8Ch	GPCPUD	GPIO C Pull Up Disable Register (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
90h	GPCINV	GPIO C Input Polarity Invert Registers (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
92h	GPCODR	GPIO C Open Drain Output Register (GPIO64 to GPIO95)	EALLOW	<a href="#">Go</a>
A0h	GPCGMUX1	GPIO C Peripheral Group Mux (GPIO64 to 79)	EALLOW	<a href="#">Go</a>
A2h	GPCGMUX2	GPIO C Peripheral Group Mux (GPIO80 to 95)	EALLOW	<a href="#">Go</a>
A8h	GPCCSEL1	GPIO C Core Select Register (GPIO64 to 71)	EALLOW	<a href="#">Go</a>
AAh	GPCCSEL2	GPIO C Core Select Register (GPIO72 to 79)	EALLOW	<a href="#">Go</a>
ACh	GPCCSEL3	GPIO C Core Select Register (GPIO80 to 87)	EALLOW	<a href="#">Go</a>
A Eh	GPCCSEL4	GPIO C Core Select Register (GPIO88 to 95)	EALLOW	<a href="#">Go</a>
BCh	GPCLOCK	GPIO C Lock Configuration Register (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
BEh	GPCCR	GPIO C Lock Commit Register (GPIO64 to 95)	EALLOW	<a href="#">Go</a>
C0h	GPDCTRL	GPIO D Qualification Sampling Period Control (GPIO96 to 127)	EALLOW	<a href="#">Go</a>
C2h	GPDQSEL1	GPIO D Qualifier Select 1 Register (GPIO96 to 111)	EALLOW	<a href="#">Go</a>
C4h	GPDQSEL2	GPIO D Qualifier Select 2 Register (GPIO112 to 127)	EALLOW	<a href="#">Go</a>
C6h	GPDMUX1	GPIO D Mux 1 Register (GPIO96 to 111)	EALLOW	<a href="#">Go</a>
C8h	GPDMUX2	GPIO D Mux 2 Register (GPIO112 to 127)	EALLOW	<a href="#">Go</a>
CAh	GPDDIR	GPIO D Direction Register (GPIO96 to 127)	EALLOW	<a href="#">Go</a>
CCh	GPDPUD	GPIO D Pull Up Disable Register (GPIO96 to 127)	EALLOW	<a href="#">Go</a>
D0h	GPDINV	GPIO D Input Polarity Invert Registers (GPIO96 to 127)	EALLOW	<a href="#">Go</a>
D2h	GPDODR	GPIO D Open Drain Output Register (GPIO96 to GPIO127)	EALLOW	<a href="#">Go</a>
E0h	GPDGMUX1	GPIO D Peripheral Group Mux (GPIO96 to 111)	EALLOW	<a href="#">Go</a>
E2h	GPDGMUX2	GPIO D Peripheral Group Mux (GPIO112 to 127)	EALLOW	<a href="#">Go</a>
E8h	GPDCSEL1	GPIO D Core Select Register (GPIO96 to 103)	EALLOW	<a href="#">Go</a>
E Ah	GPDCSEL2	GPIO D Core Select Register (GPIO104 to 111)	EALLOW	<a href="#">Go</a>
ECh	GPDCSEL3	GPIO D Core Select Register (GPIO112 to 119)	EALLOW	<a href="#">Go</a>
E Eh	GPDCSEL4	GPIO D Core Select Register (GPIO120 to 127)	EALLOW	<a href="#">Go</a>
FCh	GPDLOCK	GPIO D Lock Configuration Register (GPIO96 to 127)	EALLOW	<a href="#">Go</a>



**Table 14-12. GPIO\_CTRL\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
FEh	GPDCR	GPIO D Lock Commit Register (GPIO96 to 127)	EALLOW	<a href="#">Go</a>
100h	GPECTRL	GPIO E Qualification Sampling Period Control (GPIO128 to 159)	EALLOW	<a href="#">Go</a>
102h	GPEQSEL1	GPIO E Qualifier Select 1 Register (GPIO128 to 143)	EALLOW	<a href="#">Go</a>
104h	GPEQSEL2	GPIO E Qualifier Select 2 Register (GPIO144 to 159)	EALLOW	<a href="#">Go</a>
106h	GPEMUX1	GPIO E Mux 1 Register (GPIO128 to 143)	EALLOW	<a href="#">Go</a>
108h	GPEMUX2	GPIO E Mux 2 Register (GPIO144 to 159)	EALLOW	<a href="#">Go</a>
10Ah	GPEDIR	GPIO E Direction Register (GPIO128 to 159)	EALLOW	<a href="#">Go</a>
10Ch	GPEPUD	GPIO E Pull Up Disable Register (GPIO128 to 159)	EALLOW	<a href="#">Go</a>
110h	GPEINV	GPIO E Input Polarity Invert Registers (GPIO128 to 159)	EALLOW	<a href="#">Go</a>
112h	GPEODR	GPIO E Open Drain Output Register (GPIO128 to GPIO159)	EALLOW	<a href="#">Go</a>
120h	GPEGMUX1	GPIO E Peripheral Group Mux (GPIO128 to 143)	EALLOW	<a href="#">Go</a>
122h	GPEGMUX2	GPIO E Peripheral Group Mux (GPIO144 to 159)	EALLOW	<a href="#">Go</a>
128h	GPECSEL1	GPIO E Core Select Register (GPIO128 to 135)	EALLOW	<a href="#">Go</a>
12Ah	GPECSEL2	GPIO E Core Select Register (GPIO136 to 143)	EALLOW	<a href="#">Go</a>
12Ch	GPECSEL3	GPIO E Core Select Register (GPIO144 to 151)	EALLOW	<a href="#">Go</a>
12Eh	GPECSEL4	GPIO E Core Select Register (GPIO152 to 159)	EALLOW	<a href="#">Go</a>
13Ch	GPELOCK	GPIO E Lock Configuration Register (GPIO128 to 159)	EALLOW	<a href="#">Go</a>
13Eh	GPECR	GPIO E Lock Commit Register (GPIO128 to 159)	EALLOW	<a href="#">Go</a>
140h	GPFCTRL	GPIO F Qualification Sampling Period Control (GPIO160 to 191)	EALLOW	<a href="#">Go</a>
142h	GPFQSEL1	GPIO F Qualifier Select 1 Register (GPIO160 to 168)	EALLOW	<a href="#">Go</a>
144h	GPFQSEL2	GPIO F Qualifier Select 2 Register (GPIO176 to 191)	EALLOW	<a href="#">Go</a>
146h	GPFMUX1	GPIO F Mux 1 Register (GPIO160 to 175)	EALLOW	<a href="#">Go</a>
148h	GPFMUX2	GPIO F Mux 2 Register (GPIO176 to 191)	EALLOW	<a href="#">Go</a>
14Ah	GPFDIR	GPIO F Direction Register (GPIO160 to 191)	EALLOW	<a href="#">Go</a>
14Ch	GPFPU	GPIO F Pull Up Disable Register (GPIO160 to 191)	EALLOW	<a href="#">Go</a>
150h	GPFINV	GPIO F Input Polarity Invert Registers (GPIO160 to 191)	EALLOW	<a href="#">Go</a>
152h	GPFODR	GPIO F Open Drain Output Register (GPIO160 to GPIO191)	EALLOW	<a href="#">Go</a>
160h	GPFGMUX1	GPIO F Peripheral Group Mux (GPIO160 to 175)	EALLOW	<a href="#">Go</a>
162h	GPFGMUX2	GPIO F Peripheral Group Mux (GPIO176 to 191)	EALLOW	<a href="#">Go</a>
168h	GPFCSSEL1	GPIO F Core Select Register (GPIO160 to 167)	EALLOW	<a href="#">Go</a>
16Ah	GPFCSSEL2	GPIO F Core Select Register (GPIO168 to 175)	EALLOW	<a href="#">Go</a>
16Ch	GPFCSSEL3	GPIO F Core Select Register (GPIO176 to 183)	EALLOW	<a href="#">Go</a>
16Eh	GPFCSSEL4	GPIO F Core Select Register (GPIO184 to 191)	EALLOW	<a href="#">Go</a>
17Ch	GPFLOCK	GPIO F Lock Configuration Register (GPIO160 to 191)	EALLOW	<a href="#">Go</a>
17Eh	GPFRCR	GPIO F Lock Commit Register (GPIO160 to 191)	EALLOW	<a href="#">Go</a>

**Table 14-12. GPIO\_CTRL\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
180h	GPGCTRL	GPIO G Qualification Sampling Period Control (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
182h	GPGQSEL1	GPIO G Qualifier Select 1 Register (GPIO192 to 207)	EALLOW	<a href="#">Go</a>
184h	GPGQSEL2	GPIO G Qualifier Select 2 Register (GPIO208 to 223)	EALLOW	<a href="#">Go</a>
186h	GPGMUX1	GPIO G Mux 1 Register (GPIO192 to 207)	EALLOW	<a href="#">Go</a>
188h	GPGMUX2	GPIO G Mux 2 Register (GPIO208 to 223)	EALLOW	<a href="#">Go</a>
18Ah	GPGDIR	GPIO G Direction Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
18Ch	GPGPUD	GPIO G Pull Up Disable Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
190h	GPGINV	GPIO G Input Polarity Invert Registers (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
192h	GPGODR	GPIO G Open Drain Output Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
194h	GPGAMSEL	GPIO G Analog Mode Select register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
1A0h	GPGGMUX1	GPIO G Peripheral Group Mux (GPIO192 to 207)	EALLOW	<a href="#">Go</a>
1A2h	GPGGMUX2	GPIO G Peripheral Group Mux (GPIO208 to 223)	EALLOW	<a href="#">Go</a>
1A8h	GPGCSEL1	GPIO G Core Select Register (GPIO192 to 199)	EALLOW	<a href="#">Go</a>
1AAh	GPGCSEL2	GPIO G Core Select Register (GPIO200 to 207)	EALLOW	<a href="#">Go</a>
1ACh	GPGCSEL3	GPIO G Core Select Register (GPIO208 to 215)	EALLOW	<a href="#">Go</a>
1AEh	GPGCSEL4	GPIO G Core Select Register (GPIO216 to 223)	EALLOW	<a href="#">Go</a>
1BCh	GPGLOCK	GPIO G Lock Configuration Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
1BEh	GPGCR	GPIO G Lock Commit Register (GPIO192 to 223)	EALLOW	<a href="#">Go</a>
1C0h	GPHCTRL	GPIO H Qualification Sampling Period Control (GPIO224 to 255)	EALLOW	<a href="#">Go</a>
1C2h	GPHQSEL1	GPIO H Qualifier Select 1 Register (GPIO224 to 239)	EALLOW	<a href="#">Go</a>
1C4h	GPHQSEL2	GPIO H Qualifier Select 2 Register (GPIO240 to 255)	EALLOW	<a href="#">Go</a>
1C6h	GPHMUX1	GPIO H Mux 1 Register (GPIO224 to 239)	EALLOW	<a href="#">Go</a>
1C8h	GPHMUX2	GPIO H Mux 2 Register (GPIO240 to 255)	EALLOW	<a href="#">Go</a>
1CAh	GPHDIR	GPIO H Direction Register (GPIO224 to 255)	EALLOW	<a href="#">Go</a>
1CCh	GPHPUD	GPIO H Pull Up Disable Register (GPIO224 to 255)	EALLOW	<a href="#">Go</a>
1D0h	GPHINV	GPIO H Input Polarity Invert Registers (GPIO224 to 255)	EALLOW	<a href="#">Go</a>
1D2h	GPHODR	GPIO H Open Drain Output Register (GPIO224 to GPIO255)	EALLOW	<a href="#">Go</a>
1D4h	GPHAMSEL	GPIO H Analog Mode Select register (GPIO224 to GPIO255)	EALLOW	<a href="#">Go</a>
1E0h	GPHGMUX1	GPIO H Peripheral Group Mux (GPIO224 to 239)	EALLOW	<a href="#">Go</a>
1E2h	GPHGMUX2	GPIO H Peripheral Group Mux (GPIO240 to 255)	EALLOW	<a href="#">Go</a>
1E8h	GPHCSEL1	GPIO H Core Select Register (GPIO224 to 231)	EALLOW	<a href="#">Go</a>
1EAh	GPHCSEL2	GPIO H Core Select Register (GPIO232 to 239)	EALLOW	<a href="#">Go</a>
1ECh	GPHCSEL3	GPIO H Core Select Register (GPIO240 to 247)	EALLOW	<a href="#">Go</a>
1EEh	GPHCSEL4	GPIO H Core Select Register (GPIO248 to 255)	EALLOW	<a href="#">Go</a>

**Table 14-12. GPIO\_CTRL\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
1FCh	GPHLOCK	GPIO H Lock Configuration Register (GPIO224 to 255)	EALLOW	<a href="#">Go</a>
1FEh	GPHCR	GPIO H Lock Commit Register (GPIO224 to 255)	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 14-13](#) shows the codes that are used for access types in this section.

**Table 14-13. GPIO\_CTRL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
WOnce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 14.11.2.1 GPMCTRL Register (Offset = 0h) [Reset = 0000000h]

GPMCTRL is shown in [Figure 14-5](#) and described in [Table 14-14](#).

Return to the [Summary Table](#).

GPIO A Qualification Sampling Period Control (GPIO0 to 31)

**Figure 14-5. GPMCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUALPRD3								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 14-14. GPMCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	QUALPRD3	R/W	0h	Qualification sampling period for GPIO24 to GPIO31: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRStn
23-16	QUALPRD2	R/W	0h	Qualification sampling period for GPIO16 to GPIO23: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRStn
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO8 to GPIO15: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRStn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO0 to GPIO7: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRStn

### 14.11.2.2 GPAQSEL1 Register (Offset = 2h) [Reset = 0000000h]

GPAQSEL1 is shown in [Figure 14-6](#) and described in [Table 14-15](#).

Return to the [Summary Table](#).

GPIO A Qualifier Select 1 Register (GPIO0 to 15)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-6. GPAQSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO15		GPIO14		GPIO13		GPIO12		GPIO11		GPIO10		GPIO9		GPIO8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO7		GPIO6		GPIO5		GPIO4		GPIO3		GPIO2		GPIO1		GPIO0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-15. GPAQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO15	R/W	0h	Select input qualification type for GPIO15: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO14	R/W	0h	Select input qualification type for GPIO14: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO13	R/W	0h	Select input qualification type for GPIO13: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO12	R/W	0h	Select input qualification type for GPIO12: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO11	R/W	0h	Select input qualification type for GPIO11: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO10	R/W	0h	Select input qualification type for GPIO10: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-15. GPAQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO9	R/W	0h	Select input qualification type for GPIO9: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO8	R/W	0h	Select input qualification type for GPIO8: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO7	R/W	0h	Select input qualification type for GPIO7: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO6	R/W	0h	Select input qualification type for GPIO6: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO5	R/W	0h	Select input qualification type for GPIO5: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO4	R/W	0h	Select input qualification type for GPIO4: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO3	R/W	0h	Select input qualification type for GPIO3: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO2	R/W	0h	Select input qualification type for GPIO2: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO1	R/W	0h	Select input qualification type for GPIO1: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-15. GPAQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO0	R/W	0h	Select input qualification type for GPIO0: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.3 GPAQSEL2 Register (Offset = 4h) [Reset = 0000000h]

GPAQSEL2 is shown in [Figure 14-7](#) and described in [Table 14-16](#).

Return to the [Summary Table](#).

GPIO A Qualifier Select 2 Register (GPIO16 to 31)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-7. GPAQSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO31		GPIO30		GPIO29		GPIO28		GPIO27		GPIO26		GPIO25		GPIO24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO23		GPIO22		GPIO21		GPIO20		GPIO19		GPIO18		GPIO17		GPIO16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-16. GPAQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO31	R/W	0h	Select input qualification type for GPIO31: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO30	R/W	0h	Select input qualification type for GPIO30: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO29	R/W	0h	Select input qualification type for GPIO29: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO28	R/W	0h	Select input qualification type for GPIO28: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO27	R/W	0h	Select input qualification type for GPIO27: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO26	R/W	0h	Select input qualification type for GPIO26: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn



**Table 14-16. GPAQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO25	R/W	0h	Select input qualification type for GPIO25: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO24	R/W	0h	Select input qualification type for GPIO24: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO23	R/W	0h	Select input qualification type for GPIO23: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO22	R/W	0h	Select input qualification type for GPIO22: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO21	R/W	0h	Select input qualification type for GPIO21: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO20	R/W	0h	Select input qualification type for GPIO20: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO19	R/W	0h	Select input qualification type for GPIO19: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO18	R/W	0h	Select input qualification type for GPIO18: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO17	R/W	0h	Select input qualification type for GPIO17: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-16. GPAQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO16	R/W	0h	Select input qualification type for GPIO16: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

#### 14.11.2.4 GPAMUX1 Register (Offset = 6h) [Reset = 0000000h]

GPAMUX1 is shown in [Figure 14-8](#) and described in [Table 14-17](#).

Return to the [Summary Table](#).

GPIO A Mux 1 Register (GPIO0 to 15)  
Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-8. GPAMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO15		GPIO14		GPIO13		GPIO12		GPIO11		GPIO10		GPIO9		GPIO8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO7		GPIO6		GPIO5		GPIO4		GPIO3		GPIO2		GPIO1		GPIO0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-17. GPAMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO15	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO14	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO13	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO12	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO11	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO10	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO9	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO8	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO7	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO6	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO5	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO4	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO3	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO2	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO1	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-17. GPAMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO0	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.5 GPAMUX2 Register (Offset = 8h) [Reset = 0000000h]

GPAMUX2 is shown in [Figure 14-9](#) and described in [Table 14-18](#).

Return to the [Summary Table](#).

GPIO A Mux 2 Register (GPIO16 to 31)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-9. GPAMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO31		GPIO30		GPIO29		GPIO28		GPIO27		GPIO26		GPIO25		GPIO24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO23		GPIO22		GPIO21		GPIO20		GPIO19		GPIO18		GPIO17		GPIO16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-18. GPAMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO31	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO30	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO29	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO28	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO27	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO26	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO25	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO24	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO23	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO22	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO21	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO20	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO19	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO18	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO17	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-18. GPAMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO16	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.6 GPADIR Register (Offset = Ah) [Reset = 0000000h]

GPADIR is shown in [Figure 14-10](#) and described in [Table 14-19](#).

Return to the [Summary Table](#).

GPIO A Direction Register (GPIO0 to 31)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 14-10. GPADIR Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-19. GPADIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
30	GPIO30	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
29	GPIO29	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
28	GPIO28	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
27	GPIO27	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
26	GPIO26	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
25	GPIO25	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
24	GPIO24	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
23	GPIO23	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	GPIO22	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
21	GPIO21	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 14-19. GPADIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO20	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	GPIO19	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
18	GPIO18	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO17	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO16	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO15	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
14	GPIO14	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO13	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO12	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO11	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO10	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO9	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO8	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO7	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO6	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO5	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO4	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO3	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO2	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO1	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO0	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn



### 14.11.2.7 GPAPUD Register (Offset = Ch) [Reset = FFFFFFFFh]

GPAPUD is shown in [Figure 14-11](#) and described in [Table 14-20](#).

Return to the [Summary Table](#).

GPIO A Pull Up Disable Register (GPIO0 to 31)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 14-11. GPAPUD Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-20. GPAPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
30	GPIO30	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
29	GPIO29	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
28	GPIO28	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
27	GPIO27	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
26	GPIO26	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
25	GPIO25	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
24	GPIO24	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
23	GPIO23	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
22	GPIO22	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
21	GPIO21	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

**Table 14-20. GPAPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO20	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
19	GPIO19	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
18	GPIO18	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
17	GPIO17	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	GPIO16	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
15	GPIO15	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
14	GPIO14	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
13	GPIO13	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
12	GPIO12	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
11	GPIO11	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
10	GPIO10	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
9	GPIO9	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
8	GPIO8	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
7	GPIO7	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
6	GPIO6	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
5	GPIO5	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
4	GPIO4	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
3	GPIO3	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
2	GPIO2	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
1	GPIO1	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
0	GPIO0	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

### 14.11.2.8 GPAINV Register (Offset = 10h) [Reset = 0000000h]

GPAINV is shown in [Figure 14-12](#) and described in [Table 14-21](#).

Return to the [Summary Table](#).

GPIO A Input Polarity Invert Registers (GPIO0 to 31)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 14-12. GPAINV Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-21. GPAINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
30	GPIO30	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
29	GPIO29	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
28	GPIO28	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
27	GPIO27	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
26	GPIO26	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
25	GPIO25	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
24	GPIO24	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
23	GPIO23	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
22	GPIO22	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
21	GPIO21	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

**Table 14-21. GPAINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO20	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
19	GPIO19	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
18	GPIO18	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
17	GPIO17	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
16	GPIO16	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
15	GPIO15	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
14	GPIO14	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
13	GPIO13	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
12	GPIO12	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
11	GPIO11	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
10	GPIO10	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
9	GPIO9	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
8	GPIO8	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
7	GPIO7	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
6	GPIO6	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
5	GPIO5	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
4	GPIO4	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
3	GPIO3	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
2	GPIO2	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
1	GPIO1	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
0	GPIO0	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

### 14.11.2.9 GPAODR Register (Offset = 12h) [Reset = 0000000h]

GPAODR is shown in [Figure 14-13](#) and described in [Table 14-22](#).

Return to the [Summary Table](#).

GPIO A Open Drain Output Register (GPIO0 to GPIO31)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 14-13. GPAODR Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-22. GPAODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
30	GPIO30	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
29	GPIO29	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
28	GPIO28	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
27	GPIO27	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
26	GPIO26	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
25	GPIO25	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
24	GPIO24	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
23	GPIO23	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	GPIO22	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 14-22. GPAODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO21	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
20	GPIO20	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
19	GPIO19	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
18	GPIO18	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO17	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO16	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	GPIO15	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
14	GPIO14	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO13	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO12	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO11	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO10	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO9	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO8	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO7	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO6	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO5	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO4	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO3	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO2	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO1	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO0	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

### 14.11.2.10 GPAGMUX1 Register (Offset = 20h) [Reset = 0000000h]

GPAGMUX1 is shown in [Figure 14-14](#) and described in [Table 14-23](#).

Return to the [Summary Table](#).

GPIO A Peripheral Group Mux (GPIO0 to 15)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-14. GPAGMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO15		GPIO14		GPIO13		GPIO12		GPIO11		GPIO10		GPIO9		GPIO8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO7		GPIO6		GPIO5		GPIO4		GPIO3		GPIO2		GPIO1		GPIO0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-23. GPAGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO15	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO14	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO13	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO12	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO11	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO10	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO9	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO8	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO7	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO6	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO5	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO4	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO3	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO2	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO1	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-23. GPAGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO0	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



### 14.11.2.11 GPAGMUX2 Register (Offset = 22h) [Reset = 0000000h]

GPAGMUX2 is shown in [Figure 14-15](#) and described in [Table 14-24](#).

Return to the [Summary Table](#).

GPIO A Peripheral Group Mux (GPIO16 to 31)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-15. GPAGMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO31		GPIO30		GPIO29		GPIO28		GPIO27		GPIO26		GPIO25		GPIO24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO23		GPIO22		GPIO21		GPIO20		GPIO19		GPIO18		GPIO17		GPIO16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-24. GPAGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO31	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO30	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO29	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO28	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO27	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO26	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO25	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO24	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO23	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO22	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO21	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO20	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO19	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO18	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO17	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-24. GPAGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO16	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.12 GPACSEL1 Register (Offset = 28h) [Reset = 0000000h]

GPACSEL1 is shown in [Figure 14-16](#) and described in [Table 14-25](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-16. GPACSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO7				GPIO6				GPIO5				GPIO4			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO3				GPIO2				GPIO1				GPIO0			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-25. GPACSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO7	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO6	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO5	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO4	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO3	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO2	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO1	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO0	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.13 GPACSEL2 Register (Offset = 2Ah) [Reset = 0000000h]

GPACSEL2 is shown in [Figure 14-17](#) and described in [Table 14-26](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-17. GPACSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO15				GPIO14				GPIO13				GPIO12			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO11				GPIO10				GPIO9				GPIO8			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-26. GPACSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO15	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO14	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO13	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO12	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO11	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO10	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO9	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO8	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

#### 14.11.2.14 GPACSEL3 Register (Offset = 2Ch) [Reset = 0000000h]

GPACSEL3 is shown in [Figure 14-18](#) and described in [Table 14-27](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-18. GPACSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO23				GPIO22				GPIO21				GPIO20			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO19				GPIO18				GPIO17				GPIO16			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-27. GPACSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO23	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO22	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO21	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO20	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO19	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO18	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO17	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO16	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.15 GPACSEL4 Register (Offset = 2Eh) [Reset = 0000000h]

GPACSEL4 is shown in [Figure 14-19](#) and described in [Table 14-28](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-19. GPACSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO31				GPIO30				GPIO29				GPIO28			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO27				GPIO26				GPIO25				GPIO24			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-28. GPACSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO31	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO30	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO29	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO28	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO27	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO26	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO25	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO24	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.16 GPALOCK Register (Offset = 3Ch) [Reset = 0000000h]

GPALOCK is shown in [Figure 14-20](#) and described in [Table 14-29](#).

Return to the [Summary Table](#).

GPIO A Lock Configuration Register (GPIO0 to 31)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 14-20. GPALOCK Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-29. GPALOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
30	GPIO30	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
29	GPIO29	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
28	GPIO28	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
27	GPIO27	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
26	GPIO26	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
25	GPIO25	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
24	GPIO24	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
23	GPIO23	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
22	GPIO22	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
21	GPIO21	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

**Table 14-29. GPALOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO20	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
19	GPIO19	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
18	GPIO18	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
17	GPIO17	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
16	GPIO16	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
15	GPIO15	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
14	GPIO14	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
13	GPIO13	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
12	GPIO12	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
11	GPIO11	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
10	GPIO10	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
9	GPIO9	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
8	GPIO8	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
7	GPIO7	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
6	GPIO6	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
5	GPIO5	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
4	GPIO4	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
3	GPIO3	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
2	GPIO2	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
1	GPIO1	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
0	GPIO0	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn



### 14.11.2.17 GPACR Register (Offset = 3Eh) [Reset = 0000000h]

GPACR is shown in [Figure 14-21](#) and described in [Table 14-30](#).

Return to the [Summary Table](#).

GPIO A Lock Commit Register (GPIO0 to 31)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 14-21. GPACR Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-30. GPACR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
30	GPIO30	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
29	GPIO29	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
28	GPIO28	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
27	GPIO27	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
26	GPIO26	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
25	GPIO25	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
24	GPIO24	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
23	GPIO23	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
22	GPIO22	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
21	GPIO21	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
20	GPIO20	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 14-30. GPACR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO19	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
18	GPIO18	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
17	GPIO17	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	GPIO16	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
15	GPIO15	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
14	GPIO14	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
13	GPIO13	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
12	GPIO12	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
11	GPIO11	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
10	GPIO10	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
9	GPIO9	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
8	GPIO8	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
7	GPIO7	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
6	GPIO6	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
5	GPIO5	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
4	GPIO4	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
3	GPIO3	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
2	GPIO2	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
1	GPIO1	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
0	GPIO0	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

### 14.11.2.18 GPBCTRL Register (Offset = 40h) [Reset = 0000000h]

GPBCTRL is shown in [Figure 14-22](#) and described in [Table 14-31](#).

Return to the [Summary Table](#).

GPIO B Qualification Sampling Period Control (GPIO32 to 63)

**Figure 14-22. GPBCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUALPRD3								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 14-31. GPBCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	QUALPRD3	R/W	0h	Qualification sampling period for GPIO56 to GPIO63: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
23-16	QUALPRD2	R/W	0h	Qualification sampling period for GPIO48 to GPIO55: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO40 to GPIO47: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO32 to GPIO39: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 14.11.2.19 GPBQSEL1 Register (Offset = 42h) [Reset = 0000CC0h]

GPBQSEL1 is shown in [Figure 14-23](#) and described in [Table 14-32](#).

Return to the [Summary Table](#).

GPIO B Qualifier Select 1 Register (GPIO32 to 47)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-23. GPBQSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO47		GPIO46		GPIO45		GPIO44		GPIO43		GPIO42		GPIO41		GPIO40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO39		GPIO38		GPIO37		GPIO36		GPIO35		GPIO34		GPIO33		GPIO32	
R/W-0h		R/W-0h		R/W-3h		R/W-0h		R/W-3h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-32. GPBQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO47	R/W	0h	Select input qualification type for GPIO47: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO46	R/W	0h	Select input qualification type for GPIO46: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO45	R/W	0h	Select input qualification type for GPIO45: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO44	R/W	0h	Select input qualification type for GPIO44: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO43	R/W	0h	Select input qualification type for GPIO43: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO42	R/W	0h	Select input qualification type for GPIO42: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-32. GPBQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO41	R/W	0h	Select input qualification type for GPIO41: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO40	R/W	0h	Select input qualification type for GPIO40: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO39	R/W	0h	Select input qualification type for GPIO39: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO38	R/W	0h	Select input qualification type for GPIO38: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO37	R/W	3h	Select input qualification type for GPIO37: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO36	R/W	0h	Select input qualification type for GPIO36: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO35	R/W	3h	Select input qualification type for GPIO35: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO34	R/W	0h	Select input qualification type for GPIO34: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO33	R/W	0h	Select input qualification type for GPIO33: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-32. GPBQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO32	R/W	0h	Select input qualification type for GPIO32: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.20 GPBQSEL2 Register (Offset = 44h) [Reset = 0000000h]

GPBQSEL2 is shown in [Figure 14-24](#) and described in [Table 14-33](#).

Return to the [Summary Table](#).

GPIO B Qualifier Select 2 Register (GPIO48 to 63)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-24. GPBQSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO63		GPIO62		GPIO61		GPIO60		GPIO59		GPIO58		GPIO57		GPIO56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO55		GPIO54		GPIO53		GPIO52		GPIO51		GPIO50		GPIO49		GPIO48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-33. GPBQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO63	R/W	0h	Select input qualification type for GPIO63: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO62	R/W	0h	Select input qualification type for GPIO62: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO61	R/W	0h	Select input qualification type for GPIO61: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO60	R/W	0h	Select input qualification type for GPIO60: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO59	R/W	0h	Select input qualification type for GPIO59: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO58	R/W	0h	Select input qualification type for GPIO58: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-33. GPBQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO57	R/W	0h	Select input qualification type for GPIO57: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO56	R/W	0h	Select input qualification type for GPIO56: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO55	R/W	0h	Select input qualification type for GPIO55: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO54	R/W	0h	Select input qualification type for GPIO54: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO53	R/W	0h	Select input qualification type for GPIO53: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO52	R/W	0h	Select input qualification type for GPIO52: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO51	R/W	0h	Select input qualification type for GPIO51: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO50	R/W	0h	Select input qualification type for GPIO50: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO49	R/W	0h	Select input qualification type for GPIO49: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn



**Table 14-33. GPBQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO48	R/W	0h	Select input qualification type for GPIO48: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

#### 14.11.2.21 GPBMUX1 Register (Offset = 46h) [Reset = 0000CC0h]

GPBMUX1 is shown in [Figure 14-25](#) and described in [Table 14-34](#).

Return to the [Summary Table](#).

GPIO B Mux 1 Register (GPIO32 to 47)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-25. GPBMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO47		GPIO46		GPIO45		GPIO44		GPIO43		GPIO42		GPIO41		GPIO40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO39		GPIO38		GPIO37		GPIO36		GPIO35		GPIO34		GPIO33		GPIO32	
R/W-0h		R/W-0h		R/W-3h		R/W-0h		R/W-3h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-34. GPBMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO47	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO46	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO45	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO44	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO43	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO42	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO41	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO40	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO39	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO38	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO37	R/W	3h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO36	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO35	R/W	3h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO34	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO33	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-34. GPBMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO32	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

#### 14.11.2.22 GPBMUX2 Register (Offset = 48h) [Reset = 0000000h]

GPBMUX2 is shown in [Figure 14-26](#) and described in [Table 14-35](#).

Return to the [Summary Table](#).

GPIO B Mux 2 Register (GPIO48 to 63)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-26. GPBMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO63		GPIO62		GPIO61		GPIO60		GPIO59		GPIO58		GPIO57		GPIO56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO55		GPIO54		GPIO53		GPIO52		GPIO51		GPIO50		GPIO49		GPIO48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-35. GPBMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO63	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO62	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO61	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO60	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO59	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO58	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO57	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO56	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO55	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO54	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO53	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO52	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO51	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO50	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO49	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-35. GPBMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO48	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.23 GPBDIR Register (Offset = 4Ah) [Reset = 0000000h]

GPBDIR is shown in [Figure 14-27](#) and described in [Table 14-36](#).

Return to the [Summary Table](#).

GPIO B Direction Register (GPIO32 to 63)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 14-27. GPBDIR Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-36. GPBDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
30	GPIO62	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
29	GPIO61	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
28	GPIO60	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
27	GPIO59	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
26	GPIO58	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
25	GPIO57	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
24	GPIO56	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
23	GPIO55	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	GPIO54	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
21	GPIO53	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 14-36. GPBDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO52	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	GPIO51	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
18	GPIO50	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO49	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO48	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO47	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
14	GPIO46	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO45	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO44	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO43	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO42	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO41	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO40	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO39	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO38	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO37	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO36	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO35	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO34	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO33	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO32	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

#### 14.11.2.24 GPBPUD Register (Offset = 4Ch) [Reset = FFFFFFFFh]

GPBPUD is shown in [Figure 14-28](#) and described in [Table 14-37](#).

Return to the [Summary Table](#).

GPIO B Pull Up Disable Register (GPIO32 to 63)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 14-28. GPBPUD Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-37. GPBPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
30	GPIO62	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
29	GPIO61	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
28	GPIO60	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
27	GPIO59	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
26	GPIO58	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
25	GPIO57	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
24	GPIO56	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
23	GPIO55	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
22	GPIO54	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
21	GPIO53	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn



**Table 14-37. GPBPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO52	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
19	GPIO51	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
18	GPIO50	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
17	GPIO49	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	GPIO48	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
15	GPIO47	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
14	GPIO46	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
13	GPIO45	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
12	GPIO44	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
11	GPIO43	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
10	GPIO42	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
9	GPIO41	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
8	GPIO40	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
7	GPIO39	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
6	GPIO38	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
5	GPIO37	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
4	GPIO36	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
3	GPIO35	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
2	GPIO34	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
1	GPIO33	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
0	GPIO32	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

#### 14.11.2.25 GPBINV Register (Offset = 50h) [Reset = 0000000h]

GPBINV is shown in [Figure 14-29](#) and described in [Table 14-38](#).

Return to the [Summary Table](#).

GPIO B Input Polarity Invert Registers (GPIO32 to 63)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 14-29. GPBINV Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-38. GPBINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
30	GPIO62	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
29	GPIO61	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
28	GPIO60	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
27	GPIO59	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
26	GPIO58	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
25	GPIO57	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
24	GPIO56	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
23	GPIO55	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
22	GPIO54	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
21	GPIO53	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

**Table 14-38. GPBINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO52	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
19	GPIO51	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
18	GPIO50	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
17	GPIO49	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
16	GPIO48	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
15	GPIO47	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
14	GPIO46	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
13	GPIO45	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
12	GPIO44	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
11	GPIO43	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
10	GPIO42	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
9	GPIO41	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
8	GPIO40	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
7	GPIO39	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
6	GPIO38	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
5	GPIO37	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
4	GPIO36	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
3	GPIO35	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
2	GPIO34	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
1	GPIO33	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
0	GPIO32	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

### 14.11.2.26 GPBODR Register (Offset = 52h) [Reset = 0000000h]

GPBODR is shown in [Figure 14-30](#) and described in [Table 14-39](#).

Return to the [Summary Table](#).

GPIO B Open Drain Output Register (GPIO32 to GPIO63)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 14-30. GPBODR Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-39. GPBODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
30	GPIO62	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
29	GPIO61	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
28	GPIO60	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
27	GPIO59	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
26	GPIO58	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
25	GPIO57	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
24	GPIO56	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
23	GPIO55	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	GPIO54	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 14-39. GPBODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO53	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
20	GPIO52	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
19	GPIO51	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
18	GPIO50	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO49	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO48	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	GPIO47	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
14	GPIO46	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO45	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO44	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO43	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO42	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO41	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO40	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO39	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO38	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO37	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO36	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO35	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO34	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO33	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO32	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

### 14.11.2.27 GPBAMSEL Register (Offset = 54h) [Reset = 0000000h]

GPBAMSEL is shown in [Figure 14-31](#) and described in [Table 14-40](#).

Return to the [Summary Table](#).

GPIO B Analog Mode Select register (GPIO32 to GPIO63)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, t

**Figure 14-31. GPBAMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	GPIO43	GPIO42	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-40. GPBAMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved

**Table 14-40. GPBAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	GPIO43	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
10	GPIO42	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.11.2.28 GPBGMUX1 Register (Offset = 60h) [Reset = 0000CC0h]

GPBGMUX1 is shown in [Figure 14-32](#) and described in [Table 14-41](#).

Return to the [Summary Table](#).

GPIO B Peripheral Group Mux (GPIO32 to 47)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-32. GPBGMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO47		GPIO46		GPIO45		GPIO44		GPIO43		GPIO42		GPIO41		GPIO40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO39		GPIO38		GPIO37		GPIO36		GPIO35		GPIO34		GPIO33		GPIO32	
R/W-0h		R/W-0h		R/W-3h		R/W-0h		R/W-3h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-41. GPBGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO47	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO46	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO45	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO44	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO43	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO42	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO41	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO40	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO39	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO38	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO37	R/W	3h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO36	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO35	R/W	3h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO34	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO33	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



**Table 14-41. GPBGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO32	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.29 GPBGMUX2 Register (Offset = 62h) [Reset = 0000000h]

GPBGMUX2 is shown in [Figure 14-33](#) and described in [Table 14-42](#).

Return to the [Summary Table](#).

GPIO B Peripheral Group Mux (GPIO48 to 63)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-33. GPBGMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO63		GPIO62		GPIO61		GPIO60		GPIO59		GPIO58		GPIO57		GPIO56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO55		GPIO54		GPIO53		GPIO52		GPIO51		GPIO50		GPIO49		GPIO48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-42. GPBGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO63	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO62	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO61	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO60	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO59	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO58	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO57	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO56	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO55	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO54	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO53	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO52	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO51	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO50	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO49	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-42. GPBGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO48	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.30 GPBCSEL1 Register (Offset = 68h) [Reset = 0000000h]

GPBCSEL1 is shown in [Figure 14-34](#) and described in [Table 14-43](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-34. GPBCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO39				GPIO38				GPIO37				GPIO36			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO35				GPIO34				GPIO33				GPIO32			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-43. GPBCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO39	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO38	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO37	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO36	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO35	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO34	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO33	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO32	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.31 GPBCSEL2 Register (Offset = 6Ah) [Reset = 0000000h]

GPBCSEL2 is shown in [Figure 14-35](#) and described in [Table 14-44](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-35. GPBCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO47				GPIO46				GPIO45				GPIO44			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO43				GPIO42				GPIO41				GPIO40			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-44. GPBCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO47	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO46	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO45	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO44	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO43	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO42	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO41	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO40	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.32 GPBCSEL3 Register (Offset = 6Ch) [Reset = 0000000h]

GPBCSEL3 is shown in [Figure 14-36](#) and described in [Table 14-45](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-36. GPBCSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO55				GPIO54				GPIO53				GPIO52			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO51				GPIO50				GPIO49				GPIO48			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-45. GPBCSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO55	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO54	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO53	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO52	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO51	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO50	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO49	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO48	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.33 GPBCSEL4 Register (Offset = 6Eh) [Reset = 0000000h]

GPBCSEL4 is shown in [Figure 14-37](#) and described in [Table 14-46](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-37. GPBCSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO63				GPIO62				GPIO61				GPIO60			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO59				GPIO58				GPIO57				GPIO56			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-46. GPBCSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO63	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO62	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO61	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO60	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO59	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO58	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO57	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO56	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

#### 14.11.2.34 GPBLOCK Register (Offset = 7Ch) [Reset = 0000000h]

GPBLOCK is shown in [Figure 14-38](#) and described in [Table 14-47](#).

Return to the [Summary Table](#).

GPIO B Lock Configuration Register (GPIO32 to 63)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 14-38. GPBLOCK Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-47. GPBLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
30	GPIO62	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
29	GPIO61	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
28	GPIO60	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
27	GPIO59	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
26	GPIO58	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
25	GPIO57	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
24	GPIO56	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
23	GPIO55	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
22	GPIO54	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
21	GPIO53	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn



**Table 14-47. GPBLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO52	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
19	GPIO51	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
18	GPIO50	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
17	GPIO49	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
16	GPIO48	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
15	GPIO47	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
14	GPIO46	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
13	GPIO45	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
12	GPIO44	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
11	GPIO43	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
10	GPIO42	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
9	GPIO41	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
8	GPIO40	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
7	GPIO39	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
6	GPIO38	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
5	GPIO37	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
4	GPIO36	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
3	GPIO35	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
2	GPIO34	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
1	GPIO33	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
0	GPIO32	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

### 14.11.2.35 GPBCR Register (Offset = 7Eh) [Reset = 0000000h]

GPBCR is shown in [Figure 14-39](#) and described in [Table 14-48](#).

Return to the [Summary Table](#).

GPIO B Lock Commit Register (GPIO32 to 63)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 14-39. GPBCR Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-48. GPBCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
30	GPIO62	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
29	GPIO61	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
28	GPIO60	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
27	GPIO59	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
26	GPIO58	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
25	GPIO57	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
24	GPIO56	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
23	GPIO55	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
22	GPIO54	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
21	GPIO53	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
20	GPIO52	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 14-48. GPBCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO51	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
18	GPIO50	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
17	GPIO49	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	GPIO48	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
15	GPIO47	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
14	GPIO46	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
13	GPIO45	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
12	GPIO44	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
11	GPIO43	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
10	GPIO42	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
9	GPIO41	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
8	GPIO40	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
7	GPIO39	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
6	GPIO38	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
5	GPIO37	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
4	GPIO36	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
3	GPIO35	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
2	GPIO34	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
1	GPIO33	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
0	GPIO32	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

### 14.11.2.36 GPCCTRL Register (Offset = 80h) [Reset = 0000000h]

GPCCTRL is shown in [Figure 14-40](#) and described in [Table 14-49](#).

Return to the [Summary Table](#).

GPIO C Qualification Sampling Period Control (GPIO64 to 95)

**Figure 14-40. GPCCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUALPRD3								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 14-49. GPCCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	QUALPRD3	R/W	0h	Qualification sampling period for GPIO88 to GPIO95: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
23-16	QUALPRD2	R/W	0h	Qualification sampling period for GPIO80 to GPIO87: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO72 to GPIO79: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO64 to GPIO71: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 14.11.2.37 GPCQSEL1 Register (Offset = 82h) [Reset = 0000000h]

GPCQSEL1 is shown in [Figure 14-41](#) and described in [Table 14-50](#).

Return to the [Summary Table](#).

GPIO C Qualifier Select 1 Register (GPIO64 to 79)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-41. GPCQSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO79		GPIO78		GPIO77		GPIO76		GPIO75		GPIO74		GPIO73		GPIO72	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO71		GPIO70		GPIO69		GPIO68		GPIO67		GPIO66		GPIO65		GPIO64	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-50. GPCQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO79	R/W	0h	Select input qualification type for GPIO79: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO78	R/W	0h	Select input qualification type for GPIO78: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO77	R/W	0h	Select input qualification type for GPIO77: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO76	R/W	0h	Select input qualification type for GPIO76: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO75	R/W	0h	Select input qualification type for GPIO75: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO74	R/W	0h	Select input qualification type for GPIO74: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-50. GPCQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO73	R/W	0h	Select input qualification type for GPIO73: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO72	R/W	0h	Select input qualification type for GPIO72: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO71	R/W	0h	Select input qualification type for GPIO71: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO70	R/W	0h	Select input qualification type for GPIO70: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO69	R/W	0h	Select input qualification type for GPIO69: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO68	R/W	0h	Select input qualification type for GPIO68: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO67	R/W	0h	Select input qualification type for GPIO67: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO66	R/W	0h	Select input qualification type for GPIO66: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO65	R/W	0h	Select input qualification type for GPIO65: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-50. GPCQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO64	R/W	0h	Select input qualification type for GPIO64: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.38 GPCQSEL2 Register (Offset = 84h) [Reset = 0000000h]

GPCQSEL2 is shown in [Figure 14-42](#) and described in [Table 14-51](#).

Return to the [Summary Table](#).

GPIO C Qualifier Select 2 Register (GPIO80 to 95)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-42. GPCQSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO95		GPIO94		GPIO93		GPIO92		GPIO91		GPIO90		GPIO89		GPIO88	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO87		GPIO86		GPIO85		GPIO84		GPIO83		GPIO82		GPIO81		GPIO80	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-51. GPCQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO95	R/W	0h	Select input qualification type for GPIO95: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO94	R/W	0h	Select input qualification type for GPIO94: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO93	R/W	0h	Select input qualification type for GPIO93: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO92	R/W	0h	Select input qualification type for GPIO92: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO91	R/W	0h	Select input qualification type for GPIO91: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO90	R/W	0h	Select input qualification type for GPIO90: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn



**Table 14-51. GPCQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	GPIO89	R/W	0h	Select input qualification type for GPIO89: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO88	R/W	0h	Select input qualification type for GPIO88: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO87	R/W	0h	Select input qualification type for GPIO87: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO86	R/W	0h	Select input qualification type for GPIO86: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO85	R/W	0h	Select input qualification type for GPIO85: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO84	R/W	0h	Select input qualification type for GPIO84: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO83	R/W	0h	Select input qualification type for GPIO83: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO82	R/W	0h	Select input qualification type for GPIO82: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO81	R/W	0h	Select input qualification type for GPIO81: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-51. GPCQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO80	R/W	0h	Select input qualification type for GPIO80: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.39 GPCMUX1 Register (Offset = 86h) [Reset = 0000000h]

GPCMUX1 is shown in [Figure 14-43](#) and described in [Table 14-52](#).

Return to the [Summary Table](#).

GPIO C Mux 1 Register (GPIO64 to 79)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-43. GPCMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO79		GPIO78		GPIO77		GPIO76		GPIO75		GPIO74		GPIO73		GPIO72	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO71		GPIO70		GPIO69		GPIO68		GPIO67		GPIO66		GPIO65		GPIO64	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-52. GPCMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO79	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO78	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO77	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO76	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO75	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO74	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO73	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO72	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO71	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO70	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO69	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO68	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO67	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO66	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO65	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-52. GPCMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO64	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

#### 14.11.2.40 GPCMUX2 Register (Offset = 88h) [Reset = 0000000h]

GPCMUX2 is shown in [Figure 14-44](#) and described in [Table 14-53](#).

Return to the [Summary Table](#).

GPIO C Mux 2 Register (GPIO80 to 95)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-44. GPCMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO95		GPIO94		GPIO93		GPIO92		GPIO91		GPIO90		GPIO89		GPIO88	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO87		GPIO86		GPIO85		GPIO84		GPIO83		GPIO82		GPIO81		GPIO80	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-53. GPCMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO95	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO94	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO93	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO92	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO91	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO90	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO89	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO88	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO87	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO86	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO85	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO84	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO83	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO82	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO81	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-53. GPCMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO80	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

#### 14.11.2.41 GPCDIR Register (Offset = 8Ah) [Reset = 0000000h]

GPCDIR is shown in [Figure 14-45](#) and described in [Table 14-54](#).

Return to the [Summary Table](#).

GPIO C Direction Register (GPIO64 to 95)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 14-45. GPCDIR Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-54. GPCDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
30	GPIO94	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
29	GPIO93	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
28	GPIO92	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
27	GPIO91	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
26	GPIO90	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
25	GPIO89	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
24	GPIO88	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
23	GPIO87	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	GPIO86	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
21	GPIO85	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 14-54. GPCDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO84	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	GPIO83	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
18	GPIO82	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO81	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO80	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO79	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
14	GPIO78	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO77	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO76	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO75	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO74	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO73	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO72	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO71	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO70	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO69	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO68	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO67	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO66	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO65	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO64	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn



#### 14.11.2.42 GPCPUD Register (Offset = 8Ch) [Reset = FFFFFFFFh]

GPCPUD is shown in [Figure 14-46](#) and described in [Table 14-55](#).

Return to the [Summary Table](#).

GPIO C Pull Up Disable Register (GPIO64 to 95)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 14-46. GPCPUD Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-55. GPCPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
30	GPIO94	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
29	GPIO93	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
28	GPIO92	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
27	GPIO91	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
26	GPIO90	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
25	GPIO89	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
24	GPIO88	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
23	GPIO87	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
22	GPIO86	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
21	GPIO85	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

**Table 14-55. GPCPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO84	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
19	GPIO83	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
18	GPIO82	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
17	GPIO81	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	GPIO80	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
15	GPIO79	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
14	GPIO78	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
13	GPIO77	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
12	GPIO76	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
11	GPIO75	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
10	GPIO74	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
9	GPIO73	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
8	GPIO72	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
7	GPIO71	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
6	GPIO70	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
5	GPIO69	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
4	GPIO68	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
3	GPIO67	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
2	GPIO66	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
1	GPIO65	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
0	GPIO64	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

#### 14.11.2.43 GPCINV Register (Offset = 90h) [Reset = 0000000h]

GPCINV is shown in [Figure 14-47](#) and described in [Table 14-56](#).

Return to the [Summary Table](#).

GPIO C Input Polarity Invert Registers (GPIO64 to 95)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 14-47. GPCINV Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-56. GPCINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
30	GPIO94	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
29	GPIO93	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
28	GPIO92	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
27	GPIO91	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
26	GPIO90	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
25	GPIO89	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
24	GPIO88	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
23	GPIO87	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
22	GPIO86	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
21	GPIO85	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

**Table 14-56. GPCINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO84	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
19	GPIO83	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
18	GPIO82	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
17	GPIO81	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
16	GPIO80	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
15	GPIO79	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
14	GPIO78	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
13	GPIO77	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
12	GPIO76	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
11	GPIO75	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
10	GPIO74	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
9	GPIO73	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
8	GPIO72	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
7	GPIO71	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
6	GPIO70	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
5	GPIO69	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
4	GPIO68	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
3	GPIO67	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
2	GPIO66	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
1	GPIO65	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
0	GPIO64	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

#### 14.11.2.44 GPCODR Register (Offset = 92h) [Reset = 0000000h]

GPCODR is shown in [Figure 14-48](#) and described in [Table 14-57](#).

Return to the [Summary Table](#).

GPIO C Open Drain Output Register (GPIO64 to GPIO95)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 14-48. GPCODR Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-57. GPCODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
30	GPIO94	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
29	GPIO93	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
28	GPIO92	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
27	GPIO91	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
26	GPIO90	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
25	GPIO89	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
24	GPIO88	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
23	GPIO87	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	GPIO86	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 14-57. GPCODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO85	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
20	GPIO84	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
19	GPIO83	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
18	GPIO82	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO81	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO80	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	GPIO79	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
14	GPIO78	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO77	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO76	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO75	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO74	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO73	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO72	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO71	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO70	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO69	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO68	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO67	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO66	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO65	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO64	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

#### 14.11.2.45 GPCGMUX1 Register (Offset = A0h) [Reset = 0000000h]

GPCGMUX1 is shown in [Figure 14-49](#) and described in [Table 14-58](#).

Return to the [Summary Table](#).

GPIO C Peripheral Group Mux (GPIO64 to 79)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-49. GPCGMUX1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO79		GPIO78		GPIO77		GPIO76		GPIO75		GPIO74		GPIO73		GPIO72	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO71		GPIO70		GPIO69		GPIO68		GPIO67		GPIO66		GPIO65		GPIO64	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-58. GPCGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO79	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO78	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO77	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO76	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO75	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO74	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO73	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO72	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO71	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO70	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO69	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO68	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO67	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO66	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO65	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-58. GPCGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO64	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



#### 14.11.2.46 GPCGMUX2 Register (Offset = A2h) [Reset = 0000000h]

GPCGMUX2 is shown in [Figure 14-50](#) and described in [Table 14-59](#).

Return to the [Summary Table](#).

GPIO C Peripheral Group Mux (GPIO80 to 95)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-50. GPCGMUX2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO95		GPIO94		GPIO93		GPIO92		GPIO91		GPIO90		GPIO89		GPIO88	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO87		GPIO86		GPIO85		GPIO84		GPIO83		GPIO82		GPIO81		GPIO80	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-59. GPCGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO95	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO94	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO93	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO92	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO91	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO90	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO89	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO88	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO87	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO86	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO85	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO84	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO83	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO82	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO81	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-59. GPCGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO80	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.47 GPCCCSEL1 Register (Offset = A8h) [Reset = 0000000h]

GPCCCSEL1 is shown in [Figure 14-51](#) and described in [Table 14-60](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-51. GPCCCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO71				GPIO70				GPIO69				GPIO68			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO67				GPIO66				GPIO65				GPIO64			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-60. GPCCCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO71	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO70	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO69	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO68	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO67	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO66	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO65	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO64	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

#### 14.11.2.48 GPCSEL2 Register (Offset = AAh) [Reset = 0000000h]

GPCSEL2 is shown in [Figure 14-52](#) and described in [Table 14-61](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-52. GPCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO79				GPIO78				GPIO77				GPIO76			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO75				GPIO74				GPIO73				GPIO72			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-61. GPCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO79	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO78	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO77	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO76	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO75	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO74	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO73	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO72	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.49 GPCSEL3 Register (Offset = ACh) [Reset = 0000000h]

GPCSEL3 is shown in [Figure 14-53](#) and described in [Table 14-62](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-53. GPCSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO87				GPIO86				GPIO85				GPIO84			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO83				GPIO82				GPIO81				GPIO80			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-62. GPCSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO87	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO86	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO85	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO84	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO83	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO82	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO81	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO80	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.50 GPCSEL4 Register (Offset = AEh) [Reset = 0000000h]

GPCSEL4 is shown in [Figure 14-54](#) and described in [Table 14-63](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-54. GPCSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO95				GPIO94				GPIO93				GPIO92			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO91				GPIO90				GPIO89				GPIO88			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-63. GPCSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO95	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO94	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO93	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO92	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO91	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO90	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO89	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO88	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.51 GPCLOCK Register (Offset = BCh) [Reset = 0000000h]

GPCLOCK is shown in [Figure 14-55](#) and described in [Table 14-64](#).

Return to the [Summary Table](#).

GPIO C Lock Configuration Register (GPIO64 to 95)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 14-55. GPCLOCK Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-64. GPCLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
30	GPIO94	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
29	GPIO93	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
28	GPIO92	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
27	GPIO91	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
26	GPIO90	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
25	GPIO89	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
24	GPIO88	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
23	GPIO87	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
22	GPIO86	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
21	GPIO85	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

**Table 14-64. GPCLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO84	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
19	GPIO83	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
18	GPIO82	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
17	GPIO81	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
16	GPIO80	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
15	GPIO79	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
14	GPIO78	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
13	GPIO77	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
12	GPIO76	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
11	GPIO75	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
10	GPIO74	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
9	GPIO73	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
8	GPIO72	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
7	GPIO71	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
6	GPIO70	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
5	GPIO69	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
4	GPIO68	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
3	GPIO67	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
2	GPIO66	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
1	GPIO65	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
0	GPIO64	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn



### 14.11.2.52 GPCCR Register (Offset = BEh) [Reset = 0000000h]

GPCCR is shown in [Figure 14-56](#) and described in [Table 14-65](#).

Return to the [Summary Table](#).

GPIO C Lock Commit Register (GPIO64 to 95)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 14-56. GPCCR Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-65. GPCCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
30	GPIO94	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
29	GPIO93	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
28	GPIO92	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
27	GPIO91	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
26	GPIO90	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
25	GPIO89	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
24	GPIO88	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
23	GPIO87	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
22	GPIO86	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
21	GPIO85	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
20	GPIO84	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 14-65. GPCCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO83	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
18	GPIO82	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
17	GPIO81	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	GPIO80	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
15	GPIO79	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
14	GPIO78	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
13	GPIO77	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
12	GPIO76	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
11	GPIO75	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
10	GPIO74	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
9	GPIO73	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
8	GPIO72	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
7	GPIO71	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
6	GPIO70	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
5	GPIO69	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
4	GPIO68	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
3	GPIO67	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
2	GPIO66	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
1	GPIO65	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
0	GPIO64	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

### 14.11.2.53 GPDCTRL Register (Offset = C0h) [Reset = 0000000h]

GPDCTRL is shown in [Figure 14-57](#) and described in [Table 14-66](#).

Return to the [Summary Table](#).

GPIO D Qualification Sampling Period Control (GPIO96 to 127)

**Figure 14-57. GPDCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUALPRD3								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 14-66. GPDCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	QUALPRD3	R/W	0h	Qualification sampling period for GPIO120 to GPIO127: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
23-16	QUALPRD2	R/W	0h	Qualification sampling period for GPIO112 to GPIO119: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO104 to GPIO111: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO96 to GPIO103: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

#### 14.11.2.54 GPDQSEL1 Register (Offset = C2h) [Reset = 0000000h]

GPDQSEL1 is shown in [Figure 14-58](#) and described in [Table 14-67](#).

Return to the [Summary Table](#).

GPIO D Qualifier Select 1 Register (GPIO96 to 111)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-58. GPDQSEL1 Register**

31	30	29	28	27	26	25	24
GPIO111		GPIO110		GPIO109		GPIO108	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO107		GPIO106		GPIO105		GPIO104	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO103		GPIO102		GPIO101		GPIO100	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO99		GPIO98		GPIO97		GPIO96	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-67. GPDQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO111	R/W	0h	Select input qualification type for GPIO111: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO110	R/W	0h	Select input qualification type for GPIO110: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO109	R/W	0h	Select input qualification type for GPIO109: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO108	R/W	0h	Select input qualification type for GPIO108: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-67. GPDQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	GPIO107	R/W	0h	Select input qualification type for GPIO107: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO106	R/W	0h	Select input qualification type for GPIO106: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
19-18	GPIO105	R/W	0h	Select input qualification type for GPIO105: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO104	R/W	0h	Select input qualification type for GPIO104: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO103	R/W	0h	Select input qualification type for GPIO103: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO102	R/W	0h	Select input qualification type for GPIO102: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO101	R/W	0h	Select input qualification type for GPIO101: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO100	R/W	0h	Select input qualification type for GPIO100: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO99	R/W	0h	Select input qualification type for GPIO99: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-67. GPDQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-4	GPIO98	R/W	0h	Select input qualification type for GPIO98: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO97	R/W	0h	Select input qualification type for GPIO97: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO96	R/W	0h	Select input qualification type for GPIO96: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.55 GPDQSEL2 Register (Offset = C4h) [Reset = 0000000h]

GPDQSEL2 is shown in [Figure 14-59](#) and described in [Table 14-68](#).

Return to the [Summary Table](#).

GPIO D Qualifier Select 2 Register (GPIO112 to 127)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-59. GPDQSEL2 Register**

31	30	29	28	27	26	25	24
GPIO127		GPIO126		GPIO125		GPIO124	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO123		GPIO122		RESERVED		GPIO120	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO119		RESERVED		RESERVED		GPIO116	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO115		GPIO114		GPIO113		GPIO112	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-68. GPDQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO127	R/W	0h	Select input qualification type for GPIO127: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO126	R/W	0h	Select input qualification type for GPIO126: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO125	R/W	0h	Select input qualification type for GPIO125: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO124	R/W	0h	Select input qualification type for GPIO124: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-68. GPDQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	GPIO123	R/W	0h	Select input qualification type for GPIO123: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO122	R/W	0h	Select input qualification type for GPIO122: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
19-18	RESERVED	R/W	0h	Reserved
17-16	GPIO120	R/W	0h	Select input qualification type for GPIO120: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO119	R/W	0h	Select input qualification type for GPIO119: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	GPIO116	R/W	0h	Select input qualification type for GPIO116: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO115	R/W	0h	Select input qualification type for GPIO115: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO114	R/W	0h	Select input qualification type for GPIO114: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO113	R/W	0h	Select input qualification type for GPIO113: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO112	R/W	0h	Select input qualification type for GPIO112: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn



### 14.11.2.56 GPDMUX1 Register (Offset = C6h) [Reset = 0000000h]

GPDMUX1 is shown in [Figure 14-60](#) and described in [Table 14-69](#).

Return to the [Summary Table](#).

GPIO D Mux 1 Register (GPIO96 to 111)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-60. GPDMUX1 Register**

31	30	29	28	27	26	25	24
GPIO111	GPIO110		GPIO109		GPIO108		
R/W-0h	R/W-0h		R/W-0h		R/W-0h		
23	22	21	20	19	18	17	16
GPIO107	GPIO106		GPIO105		GPIO104		
R/W-0h	R/W-0h		R/W-0h		R/W-0h		
15	14	13	12	11	10	9	8
GPIO103	GPIO102		GPIO101		GPIO100		
R/W-0h	R/W-0h		R/W-0h		R/W-0h		
7	6	5	4	3	2	1	0
GPIO99	GPIO98		GPIO97		GPIO96		
R/W-0h	R/W-0h		R/W-0h		R/W-0h		

**Table 14-69. GPDMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO111	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO110	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO109	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO108	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO107	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO106	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO105	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO104	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO103	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO102	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO101	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-69. GPDMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	GPIO100	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO99	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO98	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO97	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO96	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.57 GPDMUX2 Register (Offset = C8h) [Reset = 0000000h]

GPDMUX2 is shown in [Figure 14-61](#) and described in [Table 14-70](#).

Return to the [Summary Table](#).

GPIO D Mux 2 Register (GPIO112 to 127)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-61. GPDMUX2 Register**

31	30	29	28	27	26	25	24
GPIO127		GPIO126		GPIO125		GPIO124	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO123		GPIO122		RESERVED		GPIO120	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO119		RESERVED		RESERVED		GPIO116	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO115		GPIO114		GPIO113		GPIO112	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-70. GPDMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO127	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO126	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO125	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO124	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO123	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO122	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	RESERVED	R/W	0h	Reserved
17-16	GPIO120	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO119	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	GPIO116	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO115	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-70. GPDMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-4	GPIO114	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO113	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO112	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.58 GPDDIR Register (Offset = CAh) [Reset = 0000000h]

GPDDIR is shown in [Figure 14-62](#) and described in [Table 14-71](#).

Return to the [Summary Table](#).

GPIO D Direction Register (GPIO96 to 127)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 14-62. GPDDIR Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-71. GPDDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
30	GPIO126	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
29	GPIO125	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
28	GPIO124	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
27	GPIO123	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
26	GPIO122	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
25	RESERVED	R/W	0h	Reserved
24	GPIO120	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
23	GPIO119	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	GPIO116	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	GPIO115	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 14-71. GPDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	GPIO114	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO113	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO112	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO111	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
14	GPIO110	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO109	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO108	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO107	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO106	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO105	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO104	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO103	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO102	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO101	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO100	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO99	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO98	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO97	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO96	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

### 14.11.2.59 GPDPU Register (Offset = CCh) [Reset = FFFFFFFFh]

GPDPU is shown in [Figure 14-63](#) and described in [Table 14-72](#).

Return to the [Summary Table](#).

GPIO D Pull Up Disable Register (GPIO96 to 127)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 14-63. GPDPU Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-72. GPDPU Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
30	GPIO126	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
29	GPIO125	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
28	GPIO124	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
27	GPIO123	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
26	GPIO122	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
25	RESERVED	R/W	1h	Reserved
24	GPIO120	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
23	GPIO119	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
22	RESERVED	R/W	1h	Reserved
21	RESERVED	R/W	1h	Reserved
20	GPIO116	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

**Table 14-72. GPDPU Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO115	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
18	GPIO114	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
17	GPIO113	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	GPIO112	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
15	GPIO111	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
14	GPIO110	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
13	GPIO109	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
12	GPIO108	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
11	GPIO107	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
10	GPIO106	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
9	GPIO105	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
8	GPIO104	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
7	GPIO103	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
6	GPIO102	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
5	GPIO101	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
4	GPIO100	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
3	GPIO99	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
2	GPIO98	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
1	GPIO97	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
0	GPIO96	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn



### 14.11.2.60 GPDINV Register (Offset = D0h) [Reset = 0000000h]

GPDINV is shown in [Figure 14-64](#) and described in [Table 14-73](#).

Return to the [Summary Table](#).

GPIO D Input Polarity Invert Registers (GPIO96 to 127)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 14-64. GPDINV Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-73. GPDINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
30	GPIO126	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
29	GPIO125	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
28	GPIO124	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
27	GPIO123	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
26	GPIO122	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
25	RESERVED	R/W	0h	Reserved
24	GPIO120	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
23	GPIO119	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	GPIO116	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
19	GPIO115	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

**Table 14-73. GPDINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	GPIO114	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
17	GPIO113	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
16	GPIO112	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
15	GPIO111	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
14	GPIO110	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
13	GPIO109	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
12	GPIO108	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
11	GPIO107	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
10	GPIO106	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
9	GPIO105	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
8	GPIO104	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
7	GPIO103	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
6	GPIO102	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
5	GPIO101	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
4	GPIO100	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
3	GPIO99	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
2	GPIO98	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
1	GPIO97	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
0	GPIO96	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

### 14.11.2.61 GPDODR Register (Offset = D2h) [Reset = 0000000h]

GPDODR is shown in [Figure 14-65](#) and described in [Table 14-74](#).

Return to the [Summary Table](#).

GPIO D Open Drain Output Register (GPIO96 to GPIO127)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 14-65. GPDODR Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-74. GPDODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
30	GPIO126	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
29	GPIO125	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
28	GPIO124	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
27	GPIO123	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
26	GPIO122	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
25	RESERVED	R/W	0h	Reserved
24	GPIO120	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
23	GPIO119	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved

**Table 14-74. GPDODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO116	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
19	GPIO115	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
18	GPIO114	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO113	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO112	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	GPIO111	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
14	GPIO110	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO109	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO108	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO107	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO106	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO105	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO104	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO103	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO102	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO101	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO100	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO99	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO98	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO97	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO96	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

### 14.11.2.62 GPDGMUX1 Register (Offset = E0h) [Reset = 0000000h]

GPDGMUX1 is shown in [Figure 14-66](#) and described in [Table 14-75](#).

Return to the [Summary Table](#).

GPIO D Peripheral Group Mux (GPIO96 to 111)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-66. GPDGMUX1 Register**

31	30	29	28	27	26	25	24
GPIO111		GPIO110		GPIO109		GPIO108	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO107		GPIO106		GPIO105		GPIO104	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO103		GPIO102		GPIO101		GPIO100	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO99		GPIO98		GPIO97		GPIO96	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-75. GPDGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO111	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO110	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO109	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO108	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO107	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO106	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO105	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO104	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO103	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO102	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO101	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO100	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-75. GPDGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	GPIO99	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO98	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO97	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO96	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.63 GPDGMUX2 Register (Offset = E2h) [Reset = 0000000h]

GPDGMUX2 is shown in [Figure 14-67](#) and described in [Table 14-76](#).

Return to the [Summary Table](#).

GPIO D Peripheral Group Mux (GPIO112 to 127)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-67. GPDGMUX2 Register**

31	30	29	28	27	26	25	24
GPIO127		GPIO126		GPIO125		GPIO124	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO123		GPIO122		RESERVED		GPIO120	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO119		RESERVED		RESERVED		GPIO116	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO115		GPIO114		GPIO113		GPIO112	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-76. GPDGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO127	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO126	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO125	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO124	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO123	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO122	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	RESERVED	R/W	0h	Reserved
17-16	GPIO120	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO119	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	GPIO116	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO115	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-76. GPDGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-4	GPIO114	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO113	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO112	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



### 14.11.2.64 GPDCSEL1 Register (Offset = E8h) [Reset = 0000000h]

GPDCSEL1 is shown in [Figure 14-68](#) and described in [Table 14-77](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-68. GPDCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO103				GPIO102				GPIO101				GPIO100			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO99				GPIO98				GPIO97				GPIO96			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-77. GPDCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO103	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO102	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO101	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO100	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO99	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO98	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO97	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO96	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.65 GPDCSEL2 Register (Offset = EAh) [Reset = 0000000h]

GPDCSEL2 is shown in [Figure 14-69](#) and described in [Table 14-78](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-69. GPDCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO111				GPIO110				GPIO109				GPIO108			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO107				GPIO106				GPIO105				GPIO104			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-78. GPDCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO111	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO110	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO109	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO108	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO107	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO106	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO105	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO104	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.66 GPDCEL3 Register (Offset = ECh) [Reset = 0000000h]

GPDCEL3 is shown in [Figure 14-70](#) and described in [Table 14-79](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-70. GPDCEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO119				RESERVED				RESERVED				GPIO116			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO115				GPIO114				GPIO113				GPIO112			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-79. GPDCEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO119	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	RESERVED	R/W	0h	Reserved
23-20	RESERVED	R/W	0h	Reserved
19-16	GPIO116	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO115	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO114	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO113	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO112	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.67 GPDCSEL4 Register (Offset = EEh) [Reset = 0000000h]

GPDCSEL4 is shown in [Figure 14-71](#) and described in [Table 14-80](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-71. GPDCSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO127				GPIO126				GPIO125				GPIO124			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO123				GPIO122				RESERVED				GPIO120			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-80. GPDCSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO127	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO126	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO125	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO124	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO123	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO122	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	RESERVED	R/W	0h	Reserved
3-0	GPIO120	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.68 GPDLOCK Register (Offset = FCh) [Reset = 0000000h]

GPDLOCK is shown in [Figure 14-72](#) and described in [Table 14-81](#).

Return to the [Summary Table](#).

GPIO D Lock Configuration Register (GPIO96 to 127)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 14-72. GPDLOCK Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-81. GPDLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
30	GPIO126	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
29	GPIO125	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
28	GPIO124	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
27	GPIO123	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
26	GPIO122	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
25	RESERVED	R/W	0h	Reserved
24	GPIO120	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
23	GPIO119	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	GPIO116	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

**Table 14-81. GPDLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO115	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
18	GPIO114	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
17	GPIO113	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
16	GPIO112	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
15	GPIO111	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
14	GPIO110	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
13	GPIO109	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
12	GPIO108	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
11	GPIO107	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
10	GPIO106	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
9	GPIO105	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
8	GPIO104	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
7	GPIO103	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
6	GPIO102	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
5	GPIO101	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
4	GPIO100	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
3	GPIO99	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
2	GPIO98	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
1	GPIO97	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
0	GPIO96	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

### 14.11.2.69 GPDCR Register (Offset = FEh) [Reset = 0000000h]

GPDCR is shown in [Figure 14-73](#) and described in [Table 14-82](#).

Return to the [Summary Table](#).

GPIO D Lock Commit Register (GPIO96 to 127)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 14-73. GPDCR Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-82. GPDCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
30	GPIO126	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
29	GPIO125	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
28	GPIO124	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
27	GPIO123	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
26	GPIO122	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
25	RESERVED	R/WOnce	0h	Reserved
24	GPIO120	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
23	GPIO119	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
22	RESERVED	R/WOnce	0h	Reserved
21	RESERVED	R/WOnce	0h	Reserved
20	GPIO116	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
19	GPIO115	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 14-82. GPDCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	GPIO114	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
17	GPIO113	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	GPIO112	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
15	GPIO111	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
14	GPIO110	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
13	GPIO109	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
12	GPIO108	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
11	GPIO107	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
10	GPIO106	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
9	GPIO105	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
8	GPIO104	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
7	GPIO103	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
6	GPIO102	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
5	GPIO101	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
4	GPIO100	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
3	GPIO99	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
2	GPIO98	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
1	GPIO97	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
0	GPIO96	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn



### 14.11.2.70 GPECTRL Register (Offset = 100h) [Reset = 0000000h]

GPECTRL is shown in [Figure 14-74](#) and described in [Table 14-83](#).

Return to the [Summary Table](#).

GPIO E Qualification Sampling Period Control (GPIO128 to 159)

**Figure 14-74. GPECTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUALPRD3								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 14-83. GPECTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	QUALPRD3	R/W	0h	Qualification sampling period for GPIO152 to GPIO159: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
23-16	QUALPRD2	R/W	0h	Qualification sampling period for GPIO144 to GPIO151: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO136 to GPIO143: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO128 to GPIO135: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 14.11.2.71 GPEQSEL1 Register (Offset = 102h) [Reset = 0000000h]

GPEQSEL1 is shown in [Figure 14-75](#) and described in [Table 14-84](#).

Return to the [Summary Table](#).

GPIO E Qualifier Select 1 Register (GPIO128 to 143)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-75. GPEQSEL1 Register**

31	30	29	28	27	26	25	24
RESERVED		GPIO142		GPIO141		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		GPIO134		GPIO133		GPIO132	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO131		GPIO130		GPIO129		GPIO128	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-84. GPEQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	GPIO142	R/W	0h	Select input qualification type for GPIO142: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO141	R/W	0h	Select input qualification type for GPIO141: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	GPIO134	R/W	0h	Select input qualification type for GPIO134: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-84. GPEQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-10	GPIO133	R/W	0h	Select input qualification type for GPIO133: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO132	R/W	0h	Select input qualification type for GPIO132: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO131	R/W	0h	Select input qualification type for GPIO131: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO130	R/W	0h	Select input qualification type for GPIO130: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO129	R/W	0h	Select input qualification type for GPIO129: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO128	R/W	0h	Select input qualification type for GPIO128: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.72 GPEQSEL2 Register (Offset = 104h) [Reset = 0000000h]

GPEQSEL2 is shown in [Figure 14-76](#) and described in [Table 14-85](#).

Return to the [Summary Table](#).

GPIO E Qualifier Select 2 Register (GPIO144 to 159)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-76. GPEQSEL2 Register**

31	30	29	28	27	26	25	24
GPIO159		GPIO158		GPIO157		GPIO156	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO155		GPIO154		GPIO153		GPIO152	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO151		GPIO150		GPIO149		GPIO148	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO147		GPIO146		GPIO145		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-85. GPEQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO159	R/W	0h	Select input qualification type for GPIO159: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO158	R/W	0h	Select input qualification type for GPIO158: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO157	R/W	0h	Select input qualification type for GPIO157: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO156	R/W	0h	Select input qualification type for GPIO156: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-85. GPEQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	GPIO155	R/W	0h	Select input qualification type for GPIO155: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO154	R/W	0h	Select input qualification type for GPIO154: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
19-18	GPIO153	R/W	0h	Select input qualification type for GPIO153: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO152	R/W	0h	Select input qualification type for GPIO152: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO151	R/W	0h	Select input qualification type for GPIO151: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO150	R/W	0h	Select input qualification type for GPIO150: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO149	R/W	0h	Select input qualification type for GPIO149: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO148	R/W	0h	Select input qualification type for GPIO148: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO147	R/W	0h	Select input qualification type for GPIO147: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-85. GPEQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-4	GPIO146	R/W	0h	Select input qualification type for GPIO146: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO145	R/W	0h	Select input qualification type for GPIO145: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	RESERVED	R/W	0h	Reserved

### 14.11.2.73 GPEMUX1 Register (Offset = 106h) [Reset = 0000000h]

GPEMUX1 is shown in [Figure 14-77](#) and described in [Table 14-86](#).

Return to the [Summary Table](#).

GPIO E Mux 1 Register (GPIO128 to 143)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-77. GPEMUX1 Register**

31	30	29	28	27	26	25	24
RESERVED		GPIO142		GPIO141		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		GPIO134		GPIO133		GPIO132	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO131		GPIO130		GPIO129		GPIO128	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-86. GPEMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	GPIO142	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO141	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	GPIO134	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO133	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO132	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO131	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO130	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO129	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-86. GPEMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO128	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



### 14.11.2.74 GPEMUX2 Register (Offset = 108h) [Reset = 0000000h]

GPEMUX2 is shown in [Figure 14-78](#) and described in [Table 14-87](#).

Return to the [Summary Table](#).

GPIO E Mux 2 Register (GPIO144 to 159)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-78. GPEMUX2 Register**

31	30	29	28	27	26	25	24
GPIO159		GPIO158		GPIO157		GPIO156	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO155		GPIO154		GPIO153		GPIO152	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO151		GPIO150		GPIO149		GPIO148	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO147		GPIO146		GPIO145		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-87. GPEMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO159	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO158	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO157	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO156	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO155	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO154	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO153	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO152	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO151	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO150	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO149	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-87. GPOMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	GPIO148	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO147	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO146	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO145	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	RESERVED	R/W	0h	Reserved

### 14.11.2.75 GPEDIR Register (Offset = 10Ah) [Reset = 0000000h]

GPEDIR is shown in [Figure 14-79](#) and described in [Table 14-88](#).

Return to the [Summary Table](#).

GPIO E Direction Register (GPIO128 to 159)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 14-79. GPEDIR Register**

31	30	29	28	27	26	25	24
GPIO159	GPIO158	GPIO157	GPIO156	GPIO155	GPIO154	GPIO153	GPIO152
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO151	GPIO150	GPIO149	GPIO148	GPIO147	GPIO146	GPIO145	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	GPIO142	GPIO141	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	GPIO134	GPIO133	GPIO132	GPIO131	GPIO130	GPIO129	GPIO128
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-88. GPEDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
30	GPIO158	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
29	GPIO157	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
28	GPIO156	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
27	GPIO155	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
26	GPIO154	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
25	GPIO153	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
24	GPIO152	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
23	GPIO151	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	GPIO150	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
21	GPIO149	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 14-88. GPEDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO148	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	GPIO147	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
18	GPIO146	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO145	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	GPIO142	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO141	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	GPIO134	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO133	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO132	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO131	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO130	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO129	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO128	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

### 14.11.2.76 GPEPUD Register (Offset = 10Ch) [Reset = FFFFFFFFh]

GPEPUD is shown in [Figure 14-80](#) and described in [Table 14-89](#).

Return to the [Summary Table](#).

GPIO E Pull Up Disable Register (GPIO128 to 159)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 14-80. GPEPUD Register**

31	30	29	28	27	26	25	24
GPIO159	GPIO158	GPIO157	GPIO156	GPIO155	GPIO154	GPIO153	GPIO152
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO151	GPIO150	GPIO149	GPIO148	GPIO147	GPIO146	GPIO145	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
RESERVED	GPIO142	GPIO141	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
RESERVED	GPIO134	GPIO133	GPIO132	GPIO131	GPIO130	GPIO129	GPIO128
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-89. GPEPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
30	GPIO158	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
29	GPIO157	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
28	GPIO156	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
27	GPIO155	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
26	GPIO154	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
25	GPIO153	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
24	GPIO152	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
23	GPIO151	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
22	GPIO150	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
21	GPIO149	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

**Table 14-89. GPEPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO148	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
19	GPIO147	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
18	GPIO146	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
17	GPIO145	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	RESERVED	R/W	1h	Reserved
15	RESERVED	R/W	1h	Reserved
14	GPIO142	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
13	GPIO141	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
12	RESERVED	R/W	1h	Reserved
11	RESERVED	R/W	1h	Reserved
10	RESERVED	R/W	1h	Reserved
9	RESERVED	R/W	1h	Reserved
8	RESERVED	R/W	1h	Reserved
7	RESERVED	R/W	1h	Reserved
6	GPIO134	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
5	GPIO133	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
4	GPIO132	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
3	GPIO131	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
2	GPIO130	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
1	GPIO129	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
0	GPIO128	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

### 14.11.2.77 GPEINV Register (Offset = 110h) [Reset = 0000000h]

GPEINV is shown in [Figure 14-81](#) and described in [Table 14-90](#).

Return to the [Summary Table](#).

GPIO E Input Polarity Invert Registers (GPIO128 to 159)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 14-81. GPEINV Register**

31		30		29		28		27		26		25		24	
GPIO159		GPIO158		GPIO157		GPIO156		GPIO155		GPIO154		GPIO153		GPIO152	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23		22		21		20		19		18		17		16	
GPIO151		GPIO150		GPIO149		GPIO148		GPIO147		GPIO146		GPIO145		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15		14		13		12		11		10		9		8	
RESERVED		GPIO142		GPIO141		RESERVED		RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7		6		5		4		3		2		1		0	
RESERVED		GPIO134		GPIO133		GPIO132		GPIO131		GPIO130		GPIO129		GPIO128	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-90. GPEINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
30	GPIO158	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
29	GPIO157	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
28	GPIO156	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
27	GPIO155	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
26	GPIO154	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
25	GPIO153	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
24	GPIO152	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
23	GPIO151	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
22	GPIO150	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
21	GPIO149	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

**Table 14-90. GPEINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO148	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
19	GPIO147	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
18	GPIO146	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
17	GPIO145	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	GPIO142	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
13	GPIO141	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	GPIO134	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
5	GPIO133	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
4	GPIO132	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
3	GPIO131	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
2	GPIO130	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
1	GPIO129	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
0	GPIO128	R/W	0h	Input inversion control for this pin Reset type: SYSRSn



### 14.11.2.78 GPEODR Register (Offset = 112h) [Reset = 0000000h]

GPEODR is shown in [Figure 14-82](#) and described in [Table 14-91](#).

Return to the [Summary Table](#).

GPIO E Open Drain Output Register (GPIO128 to GPIO159)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 14-82. GPEODR Register**

31	30	29	28	27	26	25	24
GPIO159	GPIO158	GPIO157	GPIO156	GPIO155	GPIO154	GPIO153	GPIO152
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO151	GPIO150	GPIO149	GPIO148	GPIO147	GPIO146	GPIO145	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	GPIO142	GPIO141	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	GPIO134	GPIO133	GPIO132	GPIO131	GPIO130	GPIO129	GPIO128
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-91. GPEODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
30	GPIO158	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
29	GPIO157	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
28	GPIO156	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
27	GPIO155	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
26	GPIO154	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
25	GPIO153	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
24	GPIO152	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
23	GPIO151	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	GPIO150	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 14-91. GPEODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO149	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
20	GPIO148	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
19	GPIO147	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
18	GPIO146	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO145	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	GPIO142	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO141	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	GPIO134	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO133	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO132	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO131	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO130	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO129	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO128	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

### 14.11.2.79 GPEGMUX1 Register (Offset = 120h) [Reset = 0000000h]

GPEGMUX1 is shown in [Figure 14-83](#) and described in [Table 14-92](#).

Return to the [Summary Table](#).

GPIO E Peripheral Group Mux (GPIO128 to 143)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-83. GPEGMUX1 Register**

31	30	29	28	27	26	25	24
RESERVED		GPIO142		GPIO141		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		GPIO134		GPIO133		GPIO132	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO131		GPIO130		GPIO129		GPIO128	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-92. GPEGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	GPIO142	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO141	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	GPIO134	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO133	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO132	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO131	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO130	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO129	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-92. GPEGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO128	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.80 GPEGMUX2 Register (Offset = 122h) [Reset = 0000000h]

GPEGMUX2 is shown in [Figure 14-84](#) and described in [Table 14-93](#).

Return to the [Summary Table](#).

GPIO E Peripheral Group Mux (GPIO144 to 159)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-84. GPEGMUX2 Register**

31	30	29	28	27	26	25	24
GPIO159		GPIO158		GPIO157		GPIO156	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO155		GPIO154		GPIO153		GPIO152	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO151		GPIO150		GPIO149		GPIO148	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO147		GPIO146		GPIO145		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-93. GPEGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO159	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO158	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO157	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO156	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO155	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO154	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO153	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO152	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO151	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO150	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO149	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO148	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-93. GPEGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	GPIO147	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO146	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO145	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	RESERVED	R/W	0h	Reserved

### 14.11.2.81 GPECSEL1 Register (Offset = 128h) [Reset = 0000000h]

GPECSEL1 is shown in [Figure 14-85](#) and described in [Table 14-94](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-85. GPECSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				GPIO134				GPIO133				GPIO132			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO131				GPIO130				GPIO129				GPIO128			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-94. GPECSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	GPIO134	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO133	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO132	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO131	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO130	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO129	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO128	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.82 GPECSEL2 Register (Offset = 12Ah) [Reset = 0000000h]

GPECSEL2 is shown in [Figure 14-86](#) and described in [Table 14-95](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-86. GPECSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				GPIO142				GPIO141				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-95. GPECSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	GPIO142	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO141	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	RESERVED	R/W	0h	Reserved
15-12	RESERVED	R/W	0h	Reserved
11-8	RESERVED	R/W	0h	Reserved
7-4	RESERVED	R/W	0h	Reserved
3-0	RESERVED	R/W	0h	Reserved



### 14.11.2.83 GPECSEL3 Register (Offset = 12Ch) [Reset = 0000000h]

GPECSEL3 is shown in [Figure 14-87](#) and described in [Table 14-96](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-87. GPECSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO151				GPIO150				GPIO149				GPIO148			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO147				GPIO146				GPIO145				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-96. GPECSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO151	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO150	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO149	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO148	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO147	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO146	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO145	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	RESERVED	R/W	0h	Reserved

#### 14.11.2.84 GPECSEL4 Register (Offset = 12Eh) [Reset = 0000000h]

GPECSEL4 is shown in [Figure 14-88](#) and described in [Table 14-97](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-88. GPECSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO159				GPIO158				GPIO157				GPIO156			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO155				GPIO154				GPIO153				GPIO152			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-97. GPECSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO159	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO158	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO157	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO156	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO155	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO154	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO153	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO152	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.85 GPELOCK Register (Offset = 13Ch) [Reset = 0000000h]

GPELOCK is shown in [Figure 14-89](#) and described in [Table 14-98](#).

Return to the [Summary Table](#).

GPIO E Lock Configuration Register (GPIO128 to 159)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 14-89. GPELOCK Register**

31	30	29	28	27	26	25	24
GPIO159	GPIO158	GPIO157	GPIO156	GPIO155	GPIO154	GPIO153	GPIO152
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO151	GPIO150	GPIO149	GPIO148	GPIO147	GPIO146	GPIO145	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	GPIO142	GPIO141	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	GPIO134	GPIO133	GPIO132	GPIO131	GPIO130	GPIO129	GPIO128
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-98. GPELOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
30	GPIO158	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
29	GPIO157	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
28	GPIO156	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
27	GPIO155	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
26	GPIO154	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
25	GPIO153	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
24	GPIO152	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
23	GPIO151	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
22	GPIO150	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
21	GPIO149	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

**Table 14-98. GPELOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO148	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
19	GPIO147	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
18	GPIO146	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
17	GPIO145	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	GPIO142	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
13	GPIO141	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	GPIO134	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
5	GPIO133	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
4	GPIO132	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
3	GPIO131	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
2	GPIO130	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
1	GPIO129	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
0	GPIO128	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

### 14.11.2.86 GPECR Register (Offset = 13Eh) [Reset = 0000000h]

GPECR is shown in [Figure 14-90](#) and described in [Table 14-99](#).

Return to the [Summary Table](#).

GPIO E Lock Commit Register (GPIO128 to 159)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 14-90. GPECR Register**

31	30	29	28	27	26	25	24
GPIO159	GPIO158	GPIO157	GPIO156	GPIO155	GPIO154	GPIO153	GPIO152
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO151	GPIO150	GPIO149	GPIO148	GPIO147	GPIO146	GPIO145	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
RESERVED	GPIO142	GPIO141	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
RESERVED	GPIO134	GPIO133	GPIO132	GPIO131	GPIO130	GPIO129	GPIO128
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-99. GPECR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
30	GPIO158	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
29	GPIO157	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
28	GPIO156	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
27	GPIO155	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
26	GPIO154	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
25	GPIO153	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
24	GPIO152	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
23	GPIO151	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
22	GPIO150	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
21	GPIO149	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
20	GPIO148	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 14-99. GPECR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO147	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
18	GPIO146	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
17	GPIO145	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	RESERVED	R/WOnce	0h	Reserved
15	RESERVED	R/WOnce	0h	Reserved
14	GPIO142	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
13	GPIO141	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
12	RESERVED	R/WOnce	0h	Reserved
11	RESERVED	R/WOnce	0h	Reserved
10	RESERVED	R/WOnce	0h	Reserved
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	RESERVED	R/WOnce	0h	Reserved
6	GPIO134	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
5	GPIO133	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
4	GPIO132	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
3	GPIO131	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
2	GPIO130	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
1	GPIO129	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
0	GPIO128	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

### 14.11.2.87 GPFCTRL Register (Offset = 140h) [Reset = 0000000h]

GPFCTRL is shown in [Figure 14-91](#) and described in [Table 14-100](#).

Return to the [Summary Table](#).

GPIO F Qualification Sampling Period Control (GPIO160 to 191)

**Figure 14-91. GPFCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								RESERVED								QUALPRD1				QUALPRD0											
R/W-0h								R/W-0h								R/W-0h				R/W-0h											

**Table 14-100. GPFCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R/W	0h	Reserved
23-16	RESERVED	R/W	0h	Reserved
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO168: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO160 to GPIO167: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 14.11.2.88 GPFQSEL1 Register (Offset = 142h) [Reset = 0000000h]

GPFQSEL1 is shown in [Figure 14-92](#) and described in [Table 14-101](#).

Return to the [Summary Table](#).

GPIO F Qualifier Select 1 Register (GPIO160 to 168)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-92. GPFQSEL1 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		GPIO168	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO167		GPIO166		GPIO165		GPIO164	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO163		GPIO162		GPIO161		GPIO160	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-101. GPFQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	GPIO168	R/W	0h	Select input qualification type for GPIO168: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO167	R/W	0h	Select input qualification type for GPIO167: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO166	R/W	0h	Select input qualification type for GPIO166: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn



**Table 14-101. GPFQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-10	GPIO165	R/W	0h	Select input qualification type for GPIO165: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO164	R/W	0h	Select input qualification type for GPIO164: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO163	R/W	0h	Select input qualification type for GPIO163: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO162	R/W	0h	Select input qualification type for GPIO162: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO161	R/W	0h	Select input qualification type for GPIO161: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO160	R/W	0h	Select input qualification type for GPIO160: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.89 GPFQSEL2 Register (Offset = 144h) [Reset = 0000000h]

GPFQSEL2 is shown in [Figure 14-93](#) and described in [Table 14-102](#).

Return to the [Summary Table](#).

GPIO F Qualifier Select 2 Register (GPIO176 to 191)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-93. GPFQSEL2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-102. GPFQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 14.11.2.90 GPFMUX1 Register (Offset = 146h) [Reset = 0000000h]

GPFMUX1 is shown in [Figure 14-94](#) and described in [Table 14-103](#).

Return to the [Summary Table](#).

GPIO F Mux 1 Register (GPIO160 to 175)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-94. GPFMUX1 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		GPIO168	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO167		GPIO166		GPIO165		GPIO164	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO163		GPIO162		GPIO161		GPIO160	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-103. GPFMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	GPIO168	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO167	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO166	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO165	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO164	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO163	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO162	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO161	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-103. GPFMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO160	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.91 GPFMUX2 Register (Offset = 148h) [Reset = 0000000h]

GPFMUX2 is shown in [Figure 14-95](#) and described in [Table 14-104](#).

Return to the [Summary Table](#).

GPIO F Mux 2 Register (GPIO176 to 191)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-95. GPFMUX2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-104. GPFMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 14.11.2.92 GPFDIR Register (Offset = 14Ah) [Reset = 0000000h]

GPFDIR is shown in [Figure 14-96](#) and described in [Table 14-105](#).

Return to the [Summary Table](#).

GPIO F Direction Register (GPIO160 to 191)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 14-96. GPFDIR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-105. GPFDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved

**Table 14-105. GPFDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	RESERVED	R/W	0h	Reserved
8	GPIO168	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO167	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO166	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO165	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO164	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO163	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO162	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO161	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO160	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

### 14.11.2.93 GPFPU Register (Offset = 14Ch) [Reset = FFFFFFFFh]

GPFPU is shown in [Figure 14-97](#) and described in [Table 14-106](#).

Return to the [Summary Table](#).

GPIO F Pull Up Disable Register (GPIO160 to 191)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 14-97. GPFPU Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-106. GPFPU Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	RESERVED	R/W	1h	Reserved
28	RESERVED	R/W	1h	Reserved
27	RESERVED	R/W	1h	Reserved
26	RESERVED	R/W	1h	Reserved
25	RESERVED	R/W	1h	Reserved
24	RESERVED	R/W	1h	Reserved
23	RESERVED	R/W	1h	Reserved
22	RESERVED	R/W	1h	Reserved
21	RESERVED	R/W	1h	Reserved
20	RESERVED	R/W	1h	Reserved
19	RESERVED	R/W	1h	Reserved
18	RESERVED	R/W	1h	Reserved
17	RESERVED	R/W	1h	Reserved
16	RESERVED	R/W	1h	Reserved
15	RESERVED	R/W	1h	Reserved
14	RESERVED	R/W	1h	Reserved
13	RESERVED	R/W	1h	Reserved
12	RESERVED	R/W	1h	Reserved



**Table 14-106. GPFPU Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	RESERVED	R/W	1h	Reserved
10	RESERVED	R/W	1h	Reserved
9	RESERVED	R/W	1h	Reserved
8	GPIO168	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
7	GPIO167	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
6	GPIO166	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
5	GPIO165	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
4	GPIO164	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
3	GPIO163	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
2	GPIO162	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
1	GPIO161	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
0	GPIO160	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

#### 14.11.2.94 GPFINV Register (Offset = 150h) [Reset = 0000000h]

GPFINV is shown in [Figure 14-98](#) and described in [Table 14-107](#).

Return to the [Summary Table](#).

GPIO F Input Polarity Invert Registers (GPIO160 to 191)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 14-98. GPFINV Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-107. GPFINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved

**Table 14-107. GPFINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	RESERVED	R/W	0h	Reserved
8	GPIO168	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
7	GPIO167	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
6	GPIO166	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
5	GPIO165	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
4	GPIO164	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
3	GPIO163	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
2	GPIO162	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
1	GPIO161	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
0	GPIO160	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

### 14.11.2.95 GPFODR Register (Offset = 152h) [Reset = 0000000h]

GPFODR is shown in [Figure 14-99](#) and described in [Table 14-108](#).

Return to the [Summary Table](#).

GPIO F Open Drain Output Register (GPIO160 to GPIO191)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 14-99. GPFODR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-108. GPFODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved

**Table 14-108. GPFODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	GPIO168	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO167	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO166	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO165	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO164	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO163	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO162	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO161	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO160	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

### 14.11.2.96 GPFGMUX1 Register (Offset = 160h) [Reset = 0000000h]

GPFGMUX1 is shown in [Figure 14-100](#) and described in [Table 14-109](#).

Return to the [Summary Table](#).

GPIO F Peripheral Group Mux (GPIO160 to 175)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-100. GPFGMUX1 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		GPIO168	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO167		GPIO166		GPIO165		GPIO164	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO163		GPIO162		GPIO161		GPIO160	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-109. GPFGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	GPIO168	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO167	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO166	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO165	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO164	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO163	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO162	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO161	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-109. GPFGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO160	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.97 GPFGMUX2 Register (Offset = 162h) [Reset = 0000000h]

GPFGMUX2 is shown in [Figure 14-101](#) and described in [Table 14-110](#).

Return to the [Summary Table](#).

GPIO F Peripheral Group Mux (GPIO176 to 191)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-101. GPFGMUX2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-110. GPFGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved



### 14.11.2.98 GPFSEL1 Register (Offset = 168h) [Reset = 0000000h]

GPFSEL1 is shown in [Figure 14-102](#) and described in [Table 14-111](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-102. GPFSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO167				GPIO166				GPIO165				GPIO164			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO163				GPIO162				GPIO161				GPIO160			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-111. GPFSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO167	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO166	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO165	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO164	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO163	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO162	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO161	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO160	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.99 GPFSEL2 Register (Offset = 16Ah) [Reset = 0000000h]

GPFSEL2 is shown in [Figure 14-103](#) and described in [Table 14-112](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-103. GPFSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				GPIO168			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-112. GPFSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	RESERVED	R/W	0h	Reserved
23-20	RESERVED	R/W	0h	Reserved
19-16	RESERVED	R/W	0h	Reserved
15-12	RESERVED	R/W	0h	Reserved
11-8	RESERVED	R/W	0h	Reserved
7-4	RESERVED	R/W	0h	Reserved
3-0	GPIO168	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.100 GPFSEL3 Register (Offset = 16Ch) [Reset = 0000000h]

GPFSEL3 is shown in [Figure 14-104](#) and described in [Table 14-113](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-104. GPFSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-113. GPFSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	RESERVED	R/W	0h	Reserved
23-20	RESERVED	R/W	0h	Reserved
19-16	RESERVED	R/W	0h	Reserved
15-12	RESERVED	R/W	0h	Reserved
11-8	RESERVED	R/W	0h	Reserved
7-4	RESERVED	R/W	0h	Reserved
3-0	RESERVED	R/W	0h	Reserved

### 14.11.2.101 GPFSEL4 Register (Offset = 16Eh) [Reset = 0000000h]

GPFSEL4 is shown in [Figure 14-105](#) and described in [Table 14-114](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-105. GPFSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-114. GPFSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	RESERVED	R/W	0h	Reserved
23-20	RESERVED	R/W	0h	Reserved
19-16	RESERVED	R/W	0h	Reserved
15-12	RESERVED	R/W	0h	Reserved
11-8	RESERVED	R/W	0h	Reserved
7-4	RESERVED	R/W	0h	Reserved
3-0	RESERVED	R/W	0h	Reserved

### 14.11.2.102 GPFLOCK Register (Offset = 17Ch) [Reset = 0000000h]

GPFLOCK is shown in [Figure 14-106](#) and described in [Table 14-115](#).

Return to the [Summary Table](#).

GPIO F Lock Configuration Register (GPIO160 to 191)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 14-106. GPFLOCK Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-115. GPFLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved

**Table 14-115. GPFLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	GPIO168	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
7	GPIO167	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
6	GPIO166	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
5	GPIO165	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
4	GPIO164	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
3	GPIO163	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
2	GPIO162	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
1	GPIO161	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
0	GPIO160	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

### 14.11.2.103 GPF CR Register (Offset = 17Eh) [Reset = 0000000h]

GPF CR is shown in [Figure 14-107](#) and described in [Table 14-116](#).

Return to the [Summary Table](#).

GPIO F Lock Commit Register (GPIO160 to 191)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 14-107. GPF CR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-116. GPF CR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/WOnce	0h	Reserved
30	RESERVED	R/WOnce	0h	Reserved
29	RESERVED	R/WOnce	0h	Reserved
28	RESERVED	R/WOnce	0h	Reserved
27	RESERVED	R/WOnce	0h	Reserved
26	RESERVED	R/WOnce	0h	Reserved
25	RESERVED	R/WOnce	0h	Reserved
24	RESERVED	R/WOnce	0h	Reserved
23	RESERVED	R/WOnce	0h	Reserved
22	RESERVED	R/WOnce	0h	Reserved
21	RESERVED	R/WOnce	0h	Reserved
20	RESERVED	R/WOnce	0h	Reserved
19	RESERVED	R/WOnce	0h	Reserved
18	RESERVED	R/WOnce	0h	Reserved
17	RESERVED	R/WOnce	0h	Reserved
16	RESERVED	R/WOnce	0h	Reserved
15	RESERVED	R/WOnce	0h	Reserved
14	RESERVED	R/WOnce	0h	Reserved
13	RESERVED	R/WOnce	0h	Reserved
12	RESERVED	R/WOnce	0h	Reserved
11	RESERVED	R/WOnce	0h	Reserved
10	RESERVED	R/WOnce	0h	Reserved
9	RESERVED	R/WOnce	0h	Reserved

**Table 14-116. GPFCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	GPIO168	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
7	GPIO167	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
6	GPIO166	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
5	GPIO165	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
4	GPIO164	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
3	GPIO163	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
2	GPIO162	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
1	GPIO161	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
0	GPIO160	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn



### 14.11.2.104 GPGCTRL Register (Offset = 180h) [Reset = 0000000h]

GPGCTRL is shown in [Figure 14-108](#) and described in [Table 14-117](#).

Return to the [Summary Table](#).

GPIO G Qualification Sampling Period Control (GPIO192 to 223)

**Figure 14-108. GPGCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								RESERVED								QUALPRD1				QUALPRD0											
R/W-0h								R/W-0h								R/W-0h				R/W-0h											

**Table 14-117. GPGCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R/W	0h	Reserved
23-16	RESERVED	R/W	0h	Reserved
15-8	QUALPRD1	R/W	0h	Qualification sampling period for GPIO200 to GPIO207: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	Qualification sampling period for GPIO192 to GPIO199: 0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 14.11.2.105 GPGQSEL1 Register (Offset = 182h) [Reset = 0000000h]

GPGQSEL1 is shown in [Figure 14-109](#) and described in [Table 14-118](#).

Return to the [Summary Table](#).

GPIO G Qualifier Select 1 Register (GPIO192 to 207)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-109. GPGQSEL1 Register**

31	30	29	28	27	26	25	24
GPIO207		GPIO206		GPIO205		GPIO204	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO203		GPIO202		GPIO201		GPIO200	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO199		GPIO198		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-118. GPGQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO207	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO206	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO205	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO204	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-118. GPGQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	GPIO203	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO202	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
19-18	GPIO201	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO200	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO199	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO198	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3-2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 14.11.2.106 GPGQSEL2 Register (Offset = 184h) [Reset = F000000h]

GPGQSEL2 is shown in [Figure 14-110](#) and described in [Table 14-119](#).

Return to the [Summary Table](#).

GPIO G Qualifier Select 2 Register (GPIO208 to 223)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-110. GPGQSEL2 Register**

31	30	29	28	27	26	25	24
GPIO223		GPIO222		GPIO221		GPIO220	
R/W-3h		R/W-3h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO219		GPIO218		GPIO217		GPIO216	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO215		GPIO214		GPIO213		GPIO212	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO211		GPIO210		GPIO209		GPIO208	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-119. GPGQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO223	R/W	3h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO222	R/W	3h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO221	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO220	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-119. GPGQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23-22	GPIO219	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
21-20	GPIO218	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
19-18	GPIO217	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO216	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO215	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO214	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO213	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO212	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO211	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-119. GPGQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-4	GPIO210	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO209	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO208	R/W	0h	Select input qualification type for this GPIO: 0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.107 GPGMUX1 Register (Offset = 186h) [Reset = 0000000h]

GPGMUX1 is shown in [Figure 14-111](#) and described in [Table 14-120](#).

Return to the [Summary Table](#).

GPIO G Mux 1 Register (GPIO192 to 207)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-111. GPGMUX1 Register**

31	30	29	28	27	26	25	24
GPIO207		GPIO206		GPIO205		GPIO204	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO203		GPIO202		GPIO201		GPIO200	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO199		GPIO198		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-120. GPGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO207	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO206	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO205	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO204	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO203	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO202	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO201	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO200	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO199	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO198	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved

**Table 14-120. GPGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-4	RESERVED	R/W	0h	Reserved
3-2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved



### 14.11.2.108 GPGMUX2 Register (Offset = 188h) [Reset = 5000000h]

GPGMUX2 is shown in [Figure 14-112](#) and described in [Table 14-121](#).

Return to the [Summary Table](#).

GPIO G Mux 2 Register (GPIO208 to 223)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-112. GPGMUX2 Register**

31	30	29	28	27	26	25	24
GPIO223		GPIO222		GPIO221		GPIO220	
R/W-1h		R/W-1h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO219		GPIO218		GPIO217		GPIO216	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO215		GPIO214		GPIO213		GPIO212	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO211		GPIO210		GPIO209		GPIO208	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-121. GPGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO223	R/W	1h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO222	R/W	1h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO221	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO220	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO219	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO218	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO217	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO216	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO215	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO214	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO213	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-121. GPGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	GPIO212	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO211	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO210	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO209	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO208	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.109 GPGDIR Register (Offset = 18Ah) [Reset = 0000000h]

GPGDIR is shown in [Figure 14-113](#) and described in [Table 14-122](#).

Return to the [Summary Table](#).

GPIO G Direction Register (GPIO192 to 223)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 14-113. GPGDIR Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-122. GPGDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
30	GPIO222	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
29	GPIO221	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
28	GPIO220	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
27	GPIO219	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
26	GPIO218	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
25	GPIO217	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
24	GPIO216	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
23	GPIO215	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
22	GPIO214	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
21	GPIO213	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 14-122. GPGDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO212	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
19	GPIO211	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
18	GPIO210	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO209	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO208	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO207	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
14	GPIO206	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO205	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO204	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO203	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO202	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO201	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO200	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO199	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO198	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.11.2.110 GPGPUD Register (Offset = 18Ch) [Reset = FFFFFFFFh]

GPGPUD is shown in [Figure 14-114](#) and described in [Table 14-123](#).

Return to the [Summary Table](#).

GPIO G Pull Up Disable Register (GPIO192 to 223)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 14-114. GPGPUD Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-123. GPGPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
30	GPIO222	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
29	GPIO221	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
28	GPIO220	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
27	GPIO219	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
26	GPIO218	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
25	GPIO217	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
24	GPIO216	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
23	GPIO215	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
22	GPIO214	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
21	GPIO213	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn

**Table 14-123. GPGPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO212	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
19	GPIO211	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
18	GPIO210	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
17	GPIO209	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
16	GPIO208	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
15	GPIO207	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
14	GPIO206	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
13	GPIO205	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
12	GPIO204	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
11	GPIO203	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
10	GPIO202	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
9	GPIO201	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
8	GPIO200	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
7	GPIO199	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
6	GPIO198	R/W	1h	Pull-Up Disable control for this pin Reset type: SYSRSn
5	RESERVED	R/W	1h	Reserved
4	RESERVED	R/W	1h	Reserved
3	RESERVED	R/W	1h	Reserved
2	RESERVED	R/W	1h	Reserved
1	RESERVED	R/W	1h	Reserved
0	RESERVED	R/W	1h	Reserved

### 14.11.2.111 GPGINV Register (Offset = 190h) [Reset = 0000000h]

GPGINV is shown in [Figure 14-115](#) and described in [Table 14-124](#).

Return to the [Summary Table](#).

GPIO G Input Polarity Invert Registers (GPIO192 to 223)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 14-115. GPGINV Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-124. GPGINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
30	GPIO222	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
29	GPIO221	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
28	GPIO220	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
27	GPIO219	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
26	GPIO218	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
25	GPIO217	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
24	GPIO216	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
23	GPIO215	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
22	GPIO214	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
21	GPIO213	R/W	0h	Input inversion control for this pin Reset type: SYSRSn

**Table 14-124. GPGINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO212	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
19	GPIO211	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
18	GPIO210	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
17	GPIO209	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
16	GPIO208	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
15	GPIO207	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
14	GPIO206	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
13	GPIO205	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
12	GPIO204	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
11	GPIO203	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
10	GPIO202	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
9	GPIO201	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
8	GPIO200	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
7	GPIO199	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
6	GPIO198	R/W	0h	Input inversion control for this pin Reset type: SYSRSn
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved



### 14.11.2.112 GPGODR Register (Offset = 192h) [Reset = 0000000h]

GPGODR is shown in [Figure 14-116](#) and described in [Table 14-125](#).

Return to the [Summary Table](#).

GPIO G Open Drain Output Register (GPIO92 to 223)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 14-116. GPGODR Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-125. GPGODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
30	GPIO222	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
29	GPIO221	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
28	GPIO220	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
27	GPIO219	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
26	GPIO218	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
25	GPIO217	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
24	GPIO216	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
23	GPIO215	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
22	GPIO214	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 14-125. GPGODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO213	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
20	GPIO212	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
19	GPIO211	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
18	GPIO210	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO209	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO208	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
15	GPIO207	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
14	GPIO206	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO205	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO204	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO203	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO202	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO201	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO200	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO199	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO198	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.11.2.113 GPGAMSEL Register (Offset = 194h) [Reset = 0000000h]

GPGAMSEL is shown in [Figure 14-117](#) and described in [Table 14-126](#).

Return to the [Summary Table](#).

GPIO G Analog Mode Select register (GPIO192 to 223)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, t

**Figure 14-117. GPGAMSEL Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-126. GPGAMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
30	GPIO222	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
29	GPIO221	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
28	GPIO220	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
27	GPIO219	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
26	GPIO218	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
25	GPIO217	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
24	GPIO216	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
23	GPIO215	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
22	GPIO214	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn

**Table 14-126. GPGAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO213	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
20	GPIO212	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
19	GPIO211	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
18	GPIO210	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
17	GPIO209	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
16	GPIO208	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
15	GPIO207	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
14	GPIO206	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
13	GPIO205	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
12	GPIO204	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
11	GPIO203	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
10	GPIO202	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
9	GPIO201	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
8	GPIO200	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
7	GPIO199	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
6	GPIO198	R/W	0h	Analog Mode select for this pin Reset type: SYSRSn
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.11.2.114 GPGGMUX1 Register (Offset = 1A0h) [Reset = 0000000h]

GPGGMUX1 is shown in [Figure 14-118](#) and described in [Table 14-127](#).

Return to the [Summary Table](#).

GPIO G Peripheral Group Mux (GPIO192 to 207)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-118. GPGGMUX1 Register**

31	30	29	28	27	26	25	24
GPIO207		GPIO206		GPIO205		GPIO204	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO203		GPIO202		GPIO201		GPIO200	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO199		GPIO198		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-127. GPGGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO207	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO206	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO205	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO204	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO203	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO202	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO201	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO200	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO199	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO198	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved

**Table 14-127. GPGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 14.11.2.115 GPGGMUX2 Register (Offset = 1A2h) [Reset = 0000000h]

GPGGMUX2 is shown in [Figure 14-119](#) and described in [Table 14-128](#).

Return to the [Summary Table](#).

GPIO G Peripheral Group Mux (GPIO208 to 223)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-119. GPGGMUX2 Register**

31	30	29	28	27	26	25	24
GPIO223		GPIO222		GPIO221		GPIO220	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO219		GPIO218		GPIO217		GPIO216	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO215		GPIO214		GPIO213		GPIO212	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO211		GPIO210		GPIO209		GPIO208	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-128. GPGGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO223	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO222	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO221	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO220	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO219	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO218	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO217	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO216	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO215	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO214	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO213	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO212	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-128. GPGGMUX2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	GPIO211	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO210	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO209	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO208	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



### 14.11.2.116 GPGCSEL1 Register (Offset = 1A8h) [Reset = 0000000h]

GPGCSEL1 is shown in [Figure 14-120](#) and described in [Table 14-129](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-120. GPGCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO199				GPIO198				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-129. GPGCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO199	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO198	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	RESERVED	R/W	0h	Reserved
19-16	RESERVED	R/W	0h	Reserved
15-12	RESERVED	R/W	0h	Reserved
11-8	RESERVED	R/W	0h	Reserved
7-4	RESERVED	R/W	0h	Reserved
3-0	RESERVED	R/W	0h	Reserved

### 14.11.2.117 GPGCSEL2 Register (Offset = 1AAh) [Reset = 0000000h]

GPGCSEL2 is shown in [Figure 14-121](#) and described in [Table 14-130](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-121. GPGCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO207				GPIO206				GPIO205				GPIO204			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO203				GPIO202				GPIO201				GPIO200			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-130. GPGCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO207	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO206	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO205	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO204	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO203	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO202	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO201	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO200	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.118 GPGCSEL3 Register (Offset = 1ACh) [Reset = 0000000h]

GPGCSEL3 is shown in [Figure 14-122](#) and described in [Table 14-131](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-122. GPGCSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO215				GPIO214				GPIO213				GPIO212			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO211				GPIO210				GPIO209				GPIO208			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-131. GPGCSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO215	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO214	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO213	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO212	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO211	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO210	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO209	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO208	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.119 GPGCSEL4 Register (Offset = 1AEh) [Reset = 0000000h]

GPGCSEL4 is shown in [Figure 14-123](#) and described in [Table 14-132](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-123. GPGCSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO223				GPIO222				GPIO221				GPIO220			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO219				GPIO218				GPIO217				GPIO216			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-132. GPGCSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO223	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO222	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO221	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO220	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO219	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO218	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO217	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO216	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.120 GPGLOCK Register (Offset = 1BCh) [Reset = 0000000h]

GPGLOCK is shown in [Figure 14-124](#) and described in [Table 14-133](#).

Return to the [Summary Table](#).

GPIO G Lock Configuration Register (GPIO192 to 223)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 14-124. GPGLOCK Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-133. GPGLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
30	GPIO222	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
29	GPIO221	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
28	GPIO220	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
27	GPIO219	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
26	GPIO218	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
25	GPIO217	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
24	GPIO216	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
23	GPIO215	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
22	GPIO214	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
21	GPIO213	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn

**Table 14-133. GPGLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO212	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
19	GPIO211	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
18	GPIO210	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
17	GPIO209	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
16	GPIO208	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
15	GPIO207	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
14	GPIO206	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
13	GPIO205	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
12	GPIO204	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
11	GPIO203	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
10	GPIO202	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
9	GPIO201	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
8	GPIO200	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
7	GPIO199	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
6	GPIO198	R/W	0h	Configuration Lock bit for this pin Reset type: SYSRSn
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.11.2.121 GPGCR Register (Offset = 1BEh) [Reset = 0000000h]

GPGCR is shown in [Figure 14-125](#) and described in [Table 14-134](#).

Return to the [Summary Table](#).

GPIO G Lock Commit Register (GPIO192 to 223)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 14-125. GPGCR Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-134. GPGCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
30	GPIO222	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
29	GPIO221	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
28	GPIO220	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
27	GPIO219	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
26	GPIO218	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
25	GPIO217	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
24	GPIO216	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
23	GPIO215	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
22	GPIO214	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
21	GPIO213	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
20	GPIO212	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn

**Table 14-134. GPGCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO211	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
18	GPIO210	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
17	GPIO209	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
16	GPIO208	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
15	GPIO207	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
14	GPIO206	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
13	GPIO205	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
12	GPIO204	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
11	GPIO203	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
10	GPIO202	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
9	GPIO201	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
8	GPIO200	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
7	GPIO199	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
6	GPIO198	R/WOnce	0h	Configuration lock commit bit for this pin Reset type: SYSRSn
5	RESERVED	R/WOnce	0h	Reserved
4	RESERVED	R/WOnce	0h	Reserved
3	RESERVED	R/WOnce	0h	Reserved
2	RESERVED	R/WOnce	0h	Reserved
1	RESERVED	R/WOnce	0h	Reserved
0	RESERVED	R/WOnce	0h	Reserved



### 14.11.2.122 GPHCTRL Register (Offset = 1C0h) [Reset = 0000000h]

GPHCTRL is shown in [Figure 14-126](#) and described in [Table 14-135](#).

Return to the [Summary Table](#).

GPIO H Qualification Sampling Period Control (GPIO224 to 255)

**Figure 14-126. GPHCTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								QUALPRD2								QUALPRD1								QUALPRD0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 14-135. GPHCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R/W	0h	Reserved
23-16	QUALPRD2	R/W	0h	0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/512 Reset type: SYSRSn
15-8	QUALPRD1	R/W	0h	0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/511 Reset type: SYSRSn
7-0	QUALPRD0	R/W	0h	0x00,QUALPRDx = PLLSYSCLK 0x01,QUALPRDx = PLLSYSCLK/2 0x02,QUALPRDx = PLLSYSCLK/4 .... 0xFF,QUALPRDx = PLLSYSCLK/510 Reset type: SYSRSn

### 14.11.2.123 GPHQSEL1 Register (Offset = 1C2h) [Reset = 0000000h]

GPHQSEL1 is shown in [Figure 14-127](#) and described in [Table 14-136](#).

Return to the [Summary Table](#).

GPIO H Qualifier Select 1 Register (GPIO224 to 239)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-127. GPHQSEL1 Register**

31	30	29	28	27	26	25	24
GPIO239		GPIO238		GPIO237		GPIO236	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO235		GPIO234		GPIO233		GPIO232	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO231		GPIO230		GPIO229		GPIO228	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO227		GPIO226		GPIO225		GPIO224	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-136. GPHQSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO239	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
29-28	GPIO238	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
27-26	GPIO237	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
25-24	GPIO236	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
23-22	GPIO235	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-136. GPHQSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	GPIO234	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
19-18	GPIO233	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
17-16	GPIO232	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
15-14	GPIO231	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
13-12	GPIO230	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
11-10	GPIO229	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
9-8	GPIO228	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
7-6	GPIO227	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
5-4	GPIO226	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO225	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
1-0	GPIO224	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.124 GPHQSEL2 Register (Offset = 1C4h) [Reset = 0000000h]

GPHQSEL2 is shown in [Figure 14-128](#) and described in [Table 14-137](#).

Return to the [Summary Table](#).

GPIO H Qualifier Select 2 Register (GPIO240 to 255)

Input qualification type:

0,0 Sync

0,1 Qualification (3 samples)

1,0 Qualification (6 samples)

1,1 Async (no Sync or Qualification)

**Figure 14-128. GPHQSEL2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		GPIO242		GPIO241		GPIO240	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-137. GPHQSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	GPIO242	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn
3-2	GPIO241	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

**Table 14-137. GPHQSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPIO240	R/W	0h	0,0,Sync 0,1,Qualification (3 samples) 1,0,Qualification (6 samples) 1,1,Async (no Sync or Qualification) Reset type: SYSRSn

### 14.11.2.125 GPHMUX1 Register (Offset = 1C6h) [Reset = 0000000h]

GPHMUX1 is shown in [Figure 14-129](#) and described in [Table 14-138](#).

Return to the [Summary Table](#).

GPIO H Mux 1 Register (GPIO224 to 239)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-129. GPHMUX1 Register**

31	30	29	28	27	26	25	24
GPIO239		GPIO238		GPIO237		GPIO236	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO235		GPIO234		GPIO233		GPIO232	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO231		GPIO230		GPIO229		GPIO228	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO227		GPIO226		GPIO225		GPIO224	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-138. GPHMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO239	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO238	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO237	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO236	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO235	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO234	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO233	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO232	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO231	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO230	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO229	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-138. GPHMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	GPIO228	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
7-6	GPIO227	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO226	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO225	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO224	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.126 GPHMUX2 Register (Offset = 1C8h) [Reset = 0000000h]

GPHMUX2 is shown in [Figure 14-130](#) and described in [Table 14-139](#).

Return to the [Summary Table](#).

GPIO H Mux 2 Register (GPIO240 to 255)

Defines pin-muxing selection for GPIO.

Notes:

The respective GPyGMUXn.GPIOz must be configured prior to this register to avoid intermediate peripheral selects being mapped to the GPIO. Refer to GPIO chapter for more details.

**Figure 14-130. GPHMUX2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		GPIO242		GPIO241		GPIO240	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-139. GPHMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	GPIO242	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO241	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO240	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn



### 14.11.2.127 GPHDIR Register (Offset = 1CAh) [Reset = 0000000h]

GPHDIR is shown in [Figure 14-131](#) and described in [Table 14-140](#).

Return to the [Summary Table](#).

GPIO H Direction Register (GPIO224 to 255)

Controls direction of GPIO pins when the specified pin is configured in GPIO mode.

0: Configures pin as input.

1: Configures pin as output.

Reading the register returns the current value of the register setting.

**Figure 14-131. GPHDIR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-140. GPHDIR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
17	GPIO241	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
16	GPIO240	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
15	GPIO239	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

**Table 14-140. GPHDIR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	GPIO238	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
13	GPIO237	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
12	GPIO236	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
11	GPIO235	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
10	GPIO234	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
9	GPIO233	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
8	GPIO232	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
7	GPIO231	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
6	GPIO230	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
5	GPIO229	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
4	GPIO228	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
3	GPIO227	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
2	GPIO226	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
1	GPIO225	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn
0	GPIO224	R/W	0h	Defines direction for this pin in GPIO mode Reset type: SYSRSn

### 14.11.2.128 GPHPUD Register (Offset = 1CCh) [Reset = FFFFFFFh]

GPHPUD is shown in [Figure 14-132](#) and described in [Table 14-141](#).

Return to the [Summary Table](#).

GPIO H Pull Up Disable Register (GPIO224 to 255)

Disables the Pull-Up on GPIO.

0: Enables the Pull-Up.

1: Disables the Pull-Up.

Reading the register returns the current value of the register setting.

Note:

[1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low.

**Figure 14-132. GPHPUD Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-141. GPHPUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	RESERVED	R/W	1h	Reserved
28	RESERVED	R/W	1h	Reserved
27	RESERVED	R/W	1h	Reserved
26	RESERVED	R/W	1h	Reserved
25	RESERVED	R/W	1h	Reserved
24	RESERVED	R/W	1h	Reserved
23	RESERVED	R/W	1h	Reserved
22	RESERVED	R/W	1h	Reserved
21	RESERVED	R/W	1h	Reserved
20	RESERVED	R/W	1h	Reserved
19	RESERVED	R/W	1h	Reserved
18	GPIO242	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn

**Table 14-141. GPHPU Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO241	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
16	GPIO240	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
15	GPIO239	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
14	GPIO238	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
13	GPIO237	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
12	GPIO236	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn

**Table 14-141. GPHPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	GPIO235	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
10	GPIO234	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
9	GPIO233	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
8	GPIO232	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
7	GPIO231	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
6	GPIO230	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn

**Table 14-141. GPHPUD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	GPIO229	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
4	GPIO228	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
3	GPIO227	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
2	GPIO226	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
1	GPIO225	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn
0	GPIO224	R/W	1h	0: Enables the Pull-Up. 1: Disables the Pull-Up. Reading the register returns the current value of the register setting. Note: [1] The Pull-Ups on the GPIO pins are disabled asynchronously when IORSn signal is low. When coming out of reset, the pull-ups will remain disabled until the user enables them selectively in software by writing to this register. Reset type: SYSRSn

### 14.11.2.129 GPHINV Register (Offset = 1D0h) [Reset = 0000000h]

GPHINV is shown in [Figure 14-133](#) and described in [Table 14-142](#).

Return to the [Summary Table](#).

GPIO H Input Polarity Invert Registers (GPIO224 to 255)

Selects between non-inverted and inverted GPIO input to the device.

0: selects non-inverted GPIO input

1: selects inverted GPIO input

Reading the register returns the current value of the register setting.

**Figure 14-133. GPHINV Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-142. GPHINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn

**Table 14-142. GPHINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO241	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
16	GPIO240	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
15	GPIO239	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
14	GPIO238	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
13	GPIO237	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
12	GPIO236	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
11	GPIO235	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
10	GPIO234	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
9	GPIO233	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn



**Table 14-142. GPHINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	GPIO232	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
7	GPIO231	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
6	GPIO230	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
5	GPIO229	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
4	GPIO228	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
3	GPIO227	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
2	GPIO226	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
1	GPIO225	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn
0	GPIO224	R/W	0h	0: selects non-inverted GPIO input 1: selects inverted GPIO input Notes: [1] Reading the register returns the current value of the register setting. Reset type: SYSRSn

### 14.11.2.130 GPHODR Register (Offset = 1D2h) [Reset = 0000000h]

GPHODR is shown in [Figure 14-134](#) and described in [Table 14-143](#).

Return to the [Summary Table](#).

GPIO H Open Drain Output Register (GPIO224 to GPIO255)

Selects between normal and open-drain output for the GPIO pin.

0: Normal Output

1: Open Drain Output

Reading the register returns the current value of the register setting.

Note:

[1] In the Open Drain output mode, if the buffer is configured for output mode, a 0 value to be driven out comes out on the on the PAD while a 1 value to be driven out tri-states the buffer.

**Figure 14-134. GPHODR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-143. GPHODR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
17	GPIO241	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
16	GPIO240	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

**Table 14-143. GPHODR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	GPIO239	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
14	GPIO238	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
13	GPIO237	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
12	GPIO236	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
11	GPIO235	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
10	GPIO234	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
9	GPIO233	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
8	GPIO232	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
7	GPIO231	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
6	GPIO230	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
5	GPIO229	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
4	GPIO228	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
3	GPIO227	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
2	GPIO226	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
1	GPIO225	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn
0	GPIO224	R/W	0h	Output Open-Drain control for this pin Reset type: SYSRSn

### 14.11.2.131 GPHAMSEL Register (Offset = 1D4h) [Reset = FFFFFFFh]

GPHAMSEL is shown in [Figure 14-135](#) and described in [Table 14-144](#).

Return to the [Summary Table](#).

GPIO H Analog Mode Select register (GPIO224 to GPIO255)

Selects between digital and analog functionality for GPIO pins.

0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers

1: The analog function of the pin is enabled and the pin is capable of analog functions

Reading the register returns the current value of the register setting.

Note:

[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, t

**Figure 14-135. GPHAMSEL Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 14-144. GPHAMSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	1h	Reserved
30	RESERVED	R/W	1h	Reserved
29	RESERVED	R/W	1h	Reserved
28	RESERVED	R/W	1h	Reserved
27	RESERVED	R/W	1h	Reserved
26	RESERVED	R/W	1h	Reserved
25	RESERVED	R/W	1h	Reserved
24	RESERVED	R/W	1h	Reserved
23	RESERVED	R/W	1h	Reserved
22	RESERVED	R/W	1h	Reserved
21	RESERVED	R/W	1h	Reserved
20	RESERVED	R/W	1h	Reserved
19	RESERVED	R/W	1h	Reserved

**Table 14-144. GPHAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	GPIO242	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
17	GPIO241	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
16	GPIO240	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
15	GPIO239	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
14	GPIO238	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn

**Table 14-144. GPHAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO237	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
12	GPIO236	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
11	GPIO235	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
10	GPIO234	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
9	GPIO233	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>

**Table 14-144. GPHAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	GPIO232	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
7	GPIO231	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
6	GPIO230	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
5	GPIO229	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn
4	GPIO228	R/W	1h	0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers 1: The analog function of the pin is enabled and the pin is capable of analog functions Reading the register returns the current value of the register setting. Note: [1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect. Reset type: SYSRSn

**Table 14-144. GPHAMSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	GPIO227	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
2	GPIO226	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
1	GPIO225	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>
0	GPIO224	R/W	1h	<p>0: The analog function of the pin is disabled and the pin is capable of digital functions as specified by the other GPIO configuration registers</p> <p>1: The analog function of the pin is enabled and the pin is capable of analog functions</p> <p>Reading the register returns the current value of the register setting.</p> <p>Note:</p> <p>[1] This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad. For all the IOs, the corresponding bits in these registers dont have any affect.</p> <p>Reset type: SYSRSn</p>



### 14.11.2.132 GPHGMUX1 Register (Offset = 1E0h) [Reset = 0000000h]

GPHGMUX1 is shown in [Figure 14-136](#) and described in [Table 14-145](#).

Return to the [Summary Table](#).

GPIO H Peripheral Group Mux (GPIO224 to 239)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-136. GPHGMUX1 Register**

31	30	29	28	27	26	25	24
GPIO239		GPIO238		GPIO237		GPIO236	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
GPIO235		GPIO234		GPIO233		GPIO232	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
GPIO231		GPIO230		GPIO229		GPIO228	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
GPIO227		GPIO226		GPIO225		GPIO224	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-145. GPHGMUX1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	GPIO239	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
29-28	GPIO238	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
27-26	GPIO237	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
25-24	GPIO236	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
23-22	GPIO235	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
21-20	GPIO234	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
19-18	GPIO233	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
17-16	GPIO232	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
15-14	GPIO231	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
13-12	GPIO230	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
11-10	GPIO229	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
9-8	GPIO228	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

**Table 14-145. GPHGMUX1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	GPIO227	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
5-4	GPIO226	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO225	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO224	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.133 GPHGMUX2 Register (Offset = 1E2h) [Reset = 0000000h]

GPHGMUX2 is shown in [Figure 14-137](#) and described in [Table 14-146](#).

Return to the [Summary Table](#).

GPIO H Peripheral Group Mux (GPIO240 to 255)

Defines pin-muxing selection for GPIO.

Notes:

[1]For complete pin-mux selection on GPIOx, GPAMUXy.GPIOx configuration is also required.

**Figure 14-137. GPHGMUX2 Register**

31	30	29	28	27	26	25	24
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		GPIO242		GPIO241		GPIO240	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 14-146. GPHGMUX2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R/W	0h	Reserved
29-28	RESERVED	R/W	0h	Reserved
27-26	RESERVED	R/W	0h	Reserved
25-24	RESERVED	R/W	0h	Reserved
23-22	RESERVED	R/W	0h	Reserved
21-20	RESERVED	R/W	0h	Reserved
19-18	RESERVED	R/W	0h	Reserved
17-16	RESERVED	R/W	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5-4	GPIO242	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
3-2	GPIO241	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn
1-0	GPIO240	R/W	0h	Defines pin-muxing selection for GPIO Reset type: SYSRSn

### 14.11.2.134 GPHCSEL1 Register (Offset = 1E8h) [Reset = 0000000h]

GPHCSEL1 is shown in [Figure 14-138](#) and described in [Table 14-147](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-138. GPHCSEL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO231				GPIO230				GPIO229				GPIO228			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO227				GPIO226				GPIO225				GPIO224			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-147. GPHCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO231	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO230	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO229	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO228	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO227	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO226	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO225	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO224	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.135 GPHCSEL2 Register (Offset = 1EAh) [Reset = 0000000h]

GPHCSEL2 is shown in [Figure 14-139](#) and described in [Table 14-148](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-139. GPHCSEL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GPIO239				GPIO238				GPIO237				GPIO236			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO235				GPIO234				GPIO233				GPIO232			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-148. GPHCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	GPIO239	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
27-24	GPIO238	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
23-20	GPIO237	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
19-16	GPIO236	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
15-12	GPIO235	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
11-8	GPIO234	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO233	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO232	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.136 GPHCSEL3 Register (Offset = 1ECh) [Reset = 0000000h]

GPHCSEL3 is shown in [Figure 14-140](#) and described in [Table 14-149](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-140. GPHCSEL3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				GPIO242				GPIO241				GPIO240			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-149. GPHCSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	RESERVED	R/W	0h	Reserved
23-20	RESERVED	R/W	0h	Reserved
19-16	RESERVED	R/W	0h	Reserved
15-12	RESERVED	R/W	0h	Reserved
11-8	GPIO242	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
7-4	GPIO241	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn
3-0	GPIO240	R/W	0h	Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin Reset type: SYSRSn

### 14.11.2.137 GPHCSEL4 Register (Offset = 1EEh) [Reset = 0000000h]

GPHCSEL4 is shown in [Figure 14-141](#) and described in [Table 14-150](#).

Return to the [Summary Table](#).

Selects which controller's GPIODAT/SET/CLEAR/TOGGLE registers control this GPIO pin

0000: CPU1 selected

0001: CPU1.CLA1 selected

0010: CPU2 selected

0011: CPU2.CLA1 selected (Reserved)

0100: CM selected (Reserved)

0101: HIC selected (Reserved)

1000: CPU1.DMA1 selected

1001: CPU2.DMA1 selected

**Figure 14-141. GPHCSEL4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				RESERVED			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 14-150. GPHCSEL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R/W	0h	Reserved
27-24	RESERVED	R/W	0h	Reserved
23-20	RESERVED	R/W	0h	Reserved
19-16	RESERVED	R/W	0h	Reserved
15-12	RESERVED	R/W	0h	Reserved
11-8	RESERVED	R/W	0h	Reserved
7-4	RESERVED	R/W	0h	Reserved
3-0	RESERVED	R/W	0h	Reserved

### 14.11.2.138 GPHLOCK Register (Offset = 1FCh) [Reset = 0000000h]

GPHLOCK is shown in [Figure 14-142](#) and described in [Table 14-151](#).

Return to the [Summary Table](#).

GPIO H Lock Configuration Register (GPIO224 to 255)

GPIO Configuration Lock for GPIO.

0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed

1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin

**Figure 14-142. GPHLOCK Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-151. GPHLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn



**Table 14-151. GPHLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	GPIO241	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
16	GPIO240	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
15	GPIO239	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
14	GPIO238	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
13	GPIO237	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
12	GPIO236	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
11	GPIO235	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
10	GPIO234	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn

**Table 14-151. GPHLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	GPIO233	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
8	GPIO232	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
7	GPIO231	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
6	GPIO230	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
5	GPIO229	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
4	GPIO228	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
3	GPIO227	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
2	GPIO226	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn

**Table 14-151. GPHLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	GPIO225	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn
0	GPIO224	R/W	0h	1: Locks changes to the bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx registers which control the same pin 0: Bits in GPyMUX1, GPyMUX2, GPyDIR, GPyINV, GPyODR, GPyAMSEL, GPyGMUX1, GPyGMUX2 and GPyCSELx register which control the same pin can be changed Reset type: SYSRSn

### 14.11.2.139 GPHCR Register (Offset = 1FEh) [Reset = 0000000h]

GPHCR is shown in [Figure 14-143](#) and described in [Table 14-152](#).

Return to the [Summary Table](#).

GPIO H Lock Commit Register (GPIO224 to 255)

GPIO Configuration Lock Commit for GPIO:

1: Locks changes to the bit in GPyLOCK register which controls the same pin

0: Bit in the GPyLOCK register which controls the same pin can be changed

**Figure 14-143. GPHCR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 14-152. GPHCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/WOnce	0h	Reserved
30	RESERVED	R/WOnce	0h	Reserved
29	RESERVED	R/WOnce	0h	Reserved
28	RESERVED	R/WOnce	0h	Reserved
27	RESERVED	R/WOnce	0h	Reserved
26	RESERVED	R/WOnce	0h	Reserved
25	RESERVED	R/WOnce	0h	Reserved
24	RESERVED	R/WOnce	0h	Reserved
23	RESERVED	R/WOnce	0h	Reserved
22	RESERVED	R/WOnce	0h	Reserved
21	RESERVED	R/WOnce	0h	Reserved
20	RESERVED	R/WOnce	0h	Reserved
19	RESERVED	R/WOnce	0h	Reserved
18	GPIO242	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
17	GPIO241	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn

**Table 14-152. GPHCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	GPIO240	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
15	GPIO239	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
14	GPIO238	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
13	GPIO237	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
12	GPIO236	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
11	GPIO235	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
10	GPIO234	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
9	GPIO233	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
8	GPIO232	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
7	GPIO231	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
6	GPIO230	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn

**Table 14-152. GPHCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	GPIO229	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
4	GPIO228	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
3	GPIO227	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
2	GPIO226	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
1	GPIO225	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn
0	GPIO224	R/WOnce	0h	1: Locks changes to the bit in GPyLOCK register which controls the same pin 0: Bit in the GPyLOCK register which controls the same pin can be changed Reset type: SYSRSn

### 14.11.3 GPIO\_DATA\_REGS Registers

Table 14-153 lists the memory-mapped registers for the GPIO\_DATA\_REGS registers. All register offset addresses not listed in Table 14-153 should be considered as reserved locations and the register contents should not be modified.

**Table 14-153. GPIO\_DATA\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GPADAT	GPIO A Data Register (GPIO0 to 31)		<a href="#">Go</a>
2h	GPASET	GPIO A Data Set Register (GPIO0 to 31)		<a href="#">Go</a>
4h	GPACLEAR	GPIO A Data Clear Register (GPIO0 to 31)		<a href="#">Go</a>
6h	GPATOGGLE	GPIO A Data Toggle Register (GPIO0 to 31)		<a href="#">Go</a>
8h	GPBDAT	GPIO B Data Register (GPIO32 to 63)		<a href="#">Go</a>
Ah	GPBSET	GPIO B Data Set Register (GPIO32 to 63)		<a href="#">Go</a>
Ch	GPBCLEAR	GPIO B Data Clear Register (GPIO32 to 63)		<a href="#">Go</a>
Eh	GPBTOGGLE	GPIO B Data Toggle Register (GPIO32 to 63)		<a href="#">Go</a>
10h	GPCDAT	GPIO C Data Register (GPIO64 to 95)		<a href="#">Go</a>
12h	GPCSET	GPIO C Data Set Register (GPIO64 to 95)		<a href="#">Go</a>
14h	GPCCLEAR	GPIO C Data Clear Register (GPIO64 to 95)		<a href="#">Go</a>
16h	GPCTOGGLE	GPIO C Data Toggle Register (GPIO64 to 95)		<a href="#">Go</a>
18h	GPDDAT	GPIO D Data Register (GPIO96 to 127)		<a href="#">Go</a>
1Ah	GPDSET	GPIO D Data Set Register (GPIO96 to 127)		<a href="#">Go</a>
1Ch	GPDCLEAR	GPIO D Data Clear Register (GPIO96 to 127)		<a href="#">Go</a>
1Eh	GPDTOGGLE	GPIO D Data Toggle Register (GPIO96 to 127)		<a href="#">Go</a>
20h	GPEDAT	GPIO E Data Register (GPIO128 to 159)		<a href="#">Go</a>
22h	GPESET	GPIO E Data Set Register (GPIO128 to 159)		<a href="#">Go</a>
24h	GPECLEAR	GPIO E Data Clear Register (GPIO128 to 159)		<a href="#">Go</a>
26h	GPETOGGLE	GPIO E Data Toggle Register (GPIO128 to 159)		<a href="#">Go</a>
28h	GPFDAT	GPIO F Data Register (GPIO160 to 191)		<a href="#">Go</a>
2Ah	GPFSET	GPIO F Data Set Register (GPIO160 to 191)		<a href="#">Go</a>
2Ch	GPFCLEAR	GPIO F Data Clear Register (GPIO160 to 191)		<a href="#">Go</a>
2Eh	GPFTOGGLE	GPIO F Data Toggle Register (GPIO160 to 191)		<a href="#">Go</a>
30h	GPGDAT	GPIO G Data Register (GPIO192 to 223)		<a href="#">Go</a>
32h	GPGSET	GPIO G Data Set Register (GPIO192 to 223)		<a href="#">Go</a>
34h	GPGCLEAR	GPIO G Data Clear Register (GPIO192 to 223)		<a href="#">Go</a>
36h	GPGTOGGLE	GPIO G Data Toggle Register (GPIO192 to 223)		<a href="#">Go</a>
38h	GPHDAT	GPIO H Data Register (GPIO224 to 255)		<a href="#">Go</a>
3Ah	GPHSET	GPIO H Data Set Register (GPIO224 to 255)		<a href="#">Go</a>
3Ch	GPHCLEAR	GPIO H Data Clear Register (GPIO224 to 255)		<a href="#">Go</a>
3Eh	GPHTOGGLE	GPIO H Data Toggle Register (GPIO224 to 255)		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 14-154 shows the codes that are used for access types in this section.

**Table 14-154. GPIO\_DATA\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s

**Table 14-154. GPIO\_DATA\_REGS Access Type Codes (continued)**

Access Type	Code	Description
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 14.11.3.1 GPADAT Register (Offset = 0h) [Reset = 0000000h]

GPADAT is shown in [Figure 14-144](#) and described in [Table 14-155](#).

Return to the [Summary Table](#).

#### GPIO A Data Register (GPIO0 to 31)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

#### DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.

**Figure 14-144. GPADAT Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-155. GPADAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R/W	0h	Data Register for this pin Reset type: SYSRSn
30	GPIO30	R/W	0h	Data Register for this pin Reset type: SYSRSn
29	GPIO29	R/W	0h	Data Register for this pin Reset type: SYSRSn
28	GPIO28	R/W	0h	Data Register for this pin Reset type: SYSRSn
27	GPIO27	R/W	0h	Data Register for this pin Reset type: SYSRSn
26	GPIO26	R/W	0h	Data Register for this pin Reset type: SYSRSn
25	GPIO25	R/W	0h	Data Register for this pin Reset type: SYSRSn
24	GPIO24	R/W	0h	Data Register for this pin Reset type: SYSRSn
23	GPIO23	R/W	0h	Data Register for this pin Reset type: SYSRSn
22	GPIO22	R/W	0h	Data Register for this pin Reset type: SYSRSn

**Table 14-155. GPADAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO21	R/W	0h	Data Register for this pin Reset type: SYSRSn
20	GPIO20	R/W	0h	Data Register for this pin Reset type: SYSRSn
19	GPIO19	R/W	0h	Data Register for this pin Reset type: SYSRSn
18	GPIO18	R/W	0h	Data Register for this pin Reset type: SYSRSn
17	GPIO17	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	GPIO16	R/W	0h	Data Register for this pin Reset type: SYSRSn
15	GPIO15	R/W	0h	Data Register for this pin Reset type: SYSRSn
14	GPIO14	R/W	0h	Data Register for this pin Reset type: SYSRSn
13	GPIO13	R/W	0h	Data Register for this pin Reset type: SYSRSn
12	GPIO12	R/W	0h	Data Register for this pin Reset type: SYSRSn
11	GPIO11	R/W	0h	Data Register for this pin Reset type: SYSRSn
10	GPIO10	R/W	0h	Data Register for this pin Reset type: SYSRSn
9	GPIO9	R/W	0h	Data Register for this pin Reset type: SYSRSn
8	GPIO8	R/W	0h	Data Register for this pin Reset type: SYSRSn
7	GPIO7	R/W	0h	Data Register for this pin Reset type: SYSRSn
6	GPIO6	R/W	0h	Data Register for this pin Reset type: SYSRSn
5	GPIO5	R/W	0h	Data Register for this pin Reset type: SYSRSn
4	GPIO4	R/W	0h	Data Register for this pin Reset type: SYSRSn
3	GPIO3	R/W	0h	Data Register for this pin Reset type: SYSRSn
2	GPIO2	R/W	0h	Data Register for this pin Reset type: SYSRSn
1	GPIO1	R/W	0h	Data Register for this pin Reset type: SYSRSn
0	GPIO0	R/W	0h	Data Register for this pin Reset type: SYSRSn

### 14.11.3.2 GPASET Register (Offset = 2h) [Reset = 0000000h]

GPASET is shown in [Figure 14-145](#) and described in [Table 14-156](#).

Return to the [Summary Table](#).

GPIO A Data Set Register (GPIO0 to 31)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-145. GPASET Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-156. GPASET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
30	GPIO30	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
29	GPIO29	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
28	GPIO28	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
27	GPIO27	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
26	GPIO26	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
25	GPIO25	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
24	GPIO24	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
23	GPIO23	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	GPIO22	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
21	GPIO21	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
20	GPIO20	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 14-156. GPASET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO19	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
18	GPIO18	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO17	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO16	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO15	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO14	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
13	GPIO13	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO12	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO11	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO10	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO9	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO8	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO7	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO6	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO5	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO4	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO3	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO2	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO1	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO0	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 14.11.3.3 GPACLEAR Register (Offset = 4h) [Reset = 0000000h]

GPACLEAR is shown in [Figure 14-146](#) and described in [Table 14-157](#).

Return to the [Summary Table](#).

GPIO A Data Clear Register (GPIO0 to 31)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-146. GPACLEAR Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-157. GPACLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
30	GPIO30	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
29	GPIO29	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
28	GPIO28	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
27	GPIO27	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
26	GPIO26	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
25	GPIO25	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
24	GPIO24	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
23	GPIO23	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	GPIO22	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
21	GPIO21	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
20	GPIO20	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 14-157. GPACLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO19	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
18	GPIO18	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO17	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO16	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO15	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO14	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
13	GPIO13	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO12	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO11	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO10	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO9	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO8	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO7	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO6	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO5	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO4	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO3	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO2	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO1	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO0	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 14.11.3.4 GPATOGGLE Register (Offset = 6h) [Reset = 0000000h]

GPATOGGLE is shown in [Figure 14-147](#) and described in [Table 14-158](#).

Return to the [Summary Table](#).

GPIO A Data Toggle Register (GPIO0 to 31)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-147. GPATOGGLE Register**

31	30	29	28	27	26	25	24
GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-158. GPATOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO31	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
30	GPIO30	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
29	GPIO29	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
28	GPIO28	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
27	GPIO27	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
26	GPIO26	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
25	GPIO25	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
24	GPIO24	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
23	GPIO23	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	GPIO22	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
21	GPIO21	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
20	GPIO20	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

**Table 14-158. GPATOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO19	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
18	GPIO18	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO17	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO16	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO15	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO14	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
13	GPIO13	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO12	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO11	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO10	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO9	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO8	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO7	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO6	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO5	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO4	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO3	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO2	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO1	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO0	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



### 14.11.3.5 GPBDAT Register (Offset = 8h) [Reset = 0000000h]

GPBDAT is shown in [Figure 14-148](#) and described in [Table 14-159](#).

Return to the [Summary Table](#).

GPIO B Data Register (GPIO32 to 63)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.

**Figure 14-148. GPBDAT Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-159. GPBDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R/W	0h	Data Register for this pin Reset type: SYSRSn
30	GPIO62	R/W	0h	Data Register for this pin Reset type: SYSRSn
29	GPIO61	R/W	0h	Data Register for this pin Reset type: SYSRSn
28	GPIO60	R/W	0h	Data Register for this pin Reset type: SYSRSn
27	GPIO59	R/W	0h	Data Register for this pin Reset type: SYSRSn
26	GPIO58	R/W	0h	Data Register for this pin Reset type: SYSRSn
25	GPIO57	R/W	0h	Data Register for this pin Reset type: SYSRSn
24	GPIO56	R/W	0h	Data Register for this pin Reset type: SYSRSn
23	GPIO55	R/W	0h	Data Register for this pin Reset type: SYSRSn
22	GPIO54	R/W	0h	Data Register for this pin Reset type: SYSRSn

**Table 14-159. GPBDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO53	R/W	0h	Data Register for this pin Reset type: SYSRSn
20	GPIO52	R/W	0h	Data Register for this pin Reset type: SYSRSn
19	GPIO51	R/W	0h	Data Register for this pin Reset type: SYSRSn
18	GPIO50	R/W	0h	Data Register for this pin Reset type: SYSRSn
17	GPIO49	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	GPIO48	R/W	0h	Data Register for this pin Reset type: SYSRSn
15	GPIO47	R/W	0h	Data Register for this pin Reset type: SYSRSn
14	GPIO46	R/W	0h	Data Register for this pin Reset type: SYSRSn
13	GPIO45	R/W	0h	Data Register for this pin Reset type: SYSRSn
12	GPIO44	R/W	0h	Data Register for this pin Reset type: SYSRSn
11	GPIO43	R/W	0h	Data Register for this pin Reset type: SYSRSn
10	GPIO42	R/W	0h	Data Register for this pin Reset type: SYSRSn
9	GPIO41	R/W	0h	Data Register for this pin Reset type: SYSRSn
8	GPIO40	R/W	0h	Data Register for this pin Reset type: SYSRSn
7	GPIO39	R/W	0h	Data Register for this pin Reset type: SYSRSn
6	GPIO38	R/W	0h	Data Register for this pin Reset type: SYSRSn
5	GPIO37	R/W	0h	Data Register for this pin Reset type: SYSRSn
4	GPIO36	R/W	0h	Data Register for this pin Reset type: SYSRSn
3	GPIO35	R/W	0h	Data Register for this pin Reset type: SYSRSn
2	GPIO34	R/W	0h	Data Register for this pin Reset type: SYSRSn
1	GPIO33	R/W	0h	Data Register for this pin Reset type: SYSRSn
0	GPIO32	R/W	0h	Data Register for this pin Reset type: SYSRSn

### 14.11.3.6 GPBSET Register (Offset = Ah) [Reset = 0000000h]

GPBSET is shown in [Figure 14-149](#) and described in [Table 14-160](#).

Return to the [Summary Table](#).

GPIO B Data Set Register (GPIO32 to 63)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-149. GPBSET Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-160. GPBSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
30	GPIO62	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
29	GPIO61	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
28	GPIO60	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
27	GPIO59	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
26	GPIO58	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
25	GPIO57	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
24	GPIO56	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
23	GPIO55	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	GPIO54	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
21	GPIO53	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
20	GPIO52	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 14-160. GPBSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO51	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
18	GPIO50	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO49	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO48	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO47	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO46	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
13	GPIO45	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO44	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO43	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO42	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO41	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO40	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO39	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO38	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO37	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO36	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO35	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO34	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO33	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO32	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 14.11.3.7 GPBCLEAR Register (Offset = Ch) [Reset = 0000000h]

GPBCLEAR is shown in [Figure 14-150](#) and described in [Table 14-161](#).

Return to the [Summary Table](#).

GPIO B Data Clear Register (GPIO32 to 63)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-150. GPBCLEAR Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-161. GPBCLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
30	GPIO62	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
29	GPIO61	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
28	GPIO60	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
27	GPIO59	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
26	GPIO58	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
25	GPIO57	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
24	GPIO56	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
23	GPIO55	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	GPIO54	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
21	GPIO53	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
20	GPIO52	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 14-161. GPBCLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO51	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
18	GPIO50	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO49	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO48	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO47	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO46	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
13	GPIO45	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO44	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO43	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO42	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO41	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO40	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO39	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO38	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO37	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO36	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO35	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO34	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO33	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO32	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 14.11.3.8 GPBTOGGLE Register (Offset = Eh) [Reset = 0000000h]

GPBTOGGLE is shown in [Figure 14-151](#) and described in [Table 14-162](#).

Return to the [Summary Table](#).

GPIO B Data Toggle Register (GPIO32 to 63)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-151. GPBTOGGLE Register**

31	30	29	28	27	26	25	24
GPIO63	GPIO62	GPIO61	GPIO60	GPIO59	GPIO58	GPIO57	GPIO56
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO55	GPIO54	GPIO53	GPIO52	GPIO51	GPIO50	GPIO49	GPIO48
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO47	GPIO46	GPIO45	GPIO44	GPIO43	GPIO42	GPIO41	GPIO40
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO39	GPIO38	GPIO37	GPIO36	GPIO35	GPIO34	GPIO33	GPIO32
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-162. GPBTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO63	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
30	GPIO62	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
29	GPIO61	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
28	GPIO60	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
27	GPIO59	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
26	GPIO58	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
25	GPIO57	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
24	GPIO56	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
23	GPIO55	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	GPIO54	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
21	GPIO53	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
20	GPIO52	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

**Table 14-162. GPBTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO51	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
18	GPIO50	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO49	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO48	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO47	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO46	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
13	GPIO45	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO44	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO43	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO42	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO41	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO40	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO39	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO38	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO37	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO36	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO35	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO34	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO33	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO32	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



### 14.11.3.9 GPCDAT Register (Offset = 10h) [Reset = 0000000h]

GPCDAT is shown in [Figure 14-152](#) and described in [Table 14-163](#).

Return to the [Summary Table](#).

GPIO C Data Register (GPIO64 to 95)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the

**Figure 14-152. GPCDAT Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-163. GPCDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R/W	0h	Data Register for this pin Reset type: SYSRSn
30	GPIO94	R/W	0h	Data Register for this pin Reset type: SYSRSn
29	GPIO93	R/W	0h	Data Register for this pin Reset type: SYSRSn
28	GPIO92	R/W	0h	Data Register for this pin Reset type: SYSRSn
27	GPIO91	R/W	0h	Data Register for this pin Reset type: SYSRSn
26	GPIO90	R/W	0h	Data Register for this pin Reset type: SYSRSn
25	GPIO89	R/W	0h	Data Register for this pin Reset type: SYSRSn
24	GPIO88	R/W	0h	Data Register for this pin Reset type: SYSRSn
23	GPIO87	R/W	0h	Data Register for this pin Reset type: SYSRSn
22	GPIO86	R/W	0h	Data Register for this pin Reset type: SYSRSn

**Table 14-163. GPCDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO85	R/W	0h	Data Register for this pin Reset type: SYSRSn
20	GPIO84	R/W	0h	Data Register for this pin Reset type: SYSRSn
19	GPIO83	R/W	0h	Data Register for this pin Reset type: SYSRSn
18	GPIO82	R/W	0h	Data Register for this pin Reset type: SYSRSn
17	GPIO81	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	GPIO80	R/W	0h	Data Register for this pin Reset type: SYSRSn
15	GPIO79	R/W	0h	Data Register for this pin Reset type: SYSRSn
14	GPIO78	R/W	0h	Data Register for this pin Reset type: SYSRSn
13	GPIO77	R/W	0h	Data Register for this pin Reset type: SYSRSn
12	GPIO76	R/W	0h	Data Register for this pin Reset type: SYSRSn
11	GPIO75	R/W	0h	Data Register for this pin Reset type: SYSRSn
10	GPIO74	R/W	0h	Data Register for this pin Reset type: SYSRSn
9	GPIO73	R/W	0h	Data Register for this pin Reset type: SYSRSn
8	GPIO72	R/W	0h	Data Register for this pin Reset type: SYSRSn
7	GPIO71	R/W	0h	Data Register for this pin Reset type: SYSRSn
6	GPIO70	R/W	0h	Data Register for this pin Reset type: SYSRSn
5	GPIO69	R/W	0h	Data Register for this pin Reset type: SYSRSn
4	GPIO68	R/W	0h	Data Register for this pin Reset type: SYSRSn
3	GPIO67	R/W	0h	Data Register for this pin Reset type: SYSRSn
2	GPIO66	R/W	0h	Data Register for this pin Reset type: SYSRSn
1	GPIO65	R/W	0h	Data Register for this pin Reset type: SYSRSn
0	GPIO64	R/W	0h	Data Register for this pin Reset type: SYSRSn

### 14.11.3.10 GPCSET Register (Offset = 12h) [Reset = 0000000h]

GPCSET is shown in [Figure 14-153](#) and described in [Table 14-164](#).

Return to the [Summary Table](#).

GPIO C Data Set Register (GPIO64 to 95)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-153. GPCSET Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-164. GPCSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
30	GPIO94	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
29	GPIO93	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
28	GPIO92	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
27	GPIO91	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
26	GPIO90	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
25	GPIO89	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
24	GPIO88	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
23	GPIO87	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	GPIO86	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
21	GPIO85	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
20	GPIO84	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 14-164. GPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO83	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
18	GPIO82	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO81	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO80	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO79	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO78	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
13	GPIO77	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO76	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO75	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO74	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO73	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO72	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO71	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO70	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO69	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO68	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO67	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO66	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO65	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO64	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 14.11.3.11 GPCCLEAR Register (Offset = 14h) [Reset = 0000000h]

GPCCLEAR is shown in [Figure 14-154](#) and described in [Table 14-165](#).

Return to the [Summary Table](#).

GPIO C Data Clear Register (GPIO64 to 95)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-154. GPCCLEAR Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-165. GPCCLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
30	GPIO94	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
29	GPIO93	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
28	GPIO92	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
27	GPIO91	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
26	GPIO90	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
25	GPIO89	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
24	GPIO88	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
23	GPIO87	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	GPIO86	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
21	GPIO85	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
20	GPIO84	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 14-165. GPCLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO83	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
18	GPIO82	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO81	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO80	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO79	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO78	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
13	GPIO77	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO76	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO75	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO74	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO73	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO72	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO71	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO70	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO69	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO68	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO67	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO66	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO65	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO64	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 14.11.3.12 GPCTOGGLE Register (Offset = 16h) [Reset = 0000000h]

GPCTOGGLE is shown in [Figure 14-155](#) and described in [Table 14-166](#).

Return to the [Summary Table](#).

GPIO C Data Toggle Register (GPIO64 to 95)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-155. GPCTOGGLE Register**

31	30	29	28	27	26	25	24
GPIO95	GPIO94	GPIO93	GPIO92	GPIO91	GPIO90	GPIO89	GPIO88
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO87	GPIO86	GPIO85	GPIO84	GPIO83	GPIO82	GPIO81	GPIO80
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO79	GPIO78	GPIO77	GPIO76	GPIO75	GPIO74	GPIO73	GPIO72
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO71	GPIO70	GPIO69	GPIO68	GPIO67	GPIO66	GPIO65	GPIO64
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-166. GPCTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO95	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
30	GPIO94	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
29	GPIO93	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
28	GPIO92	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
27	GPIO91	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
26	GPIO90	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
25	GPIO89	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
24	GPIO88	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
23	GPIO87	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	GPIO86	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
21	GPIO85	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
20	GPIO84	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

**Table 14-166. GPCTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO83	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
18	GPIO82	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO81	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO80	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO79	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO78	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
13	GPIO77	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO76	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO75	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO74	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO73	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO72	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO71	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO70	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO69	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO68	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO67	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO66	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO65	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO64	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



### 14.11.3.13 GPDDAT Register (Offset = 18h) [Reset = 00000000h]

GPDDAT is shown in [Figure 14-156](#) and described in [Table 14-167](#).

Return to the [Summary Table](#).

#### GPIO D Data Register (GPIO96 to 127)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

#### DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.

**Figure 14-156. GPDDAT Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-167. GPDDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R/W	0h	Data Register for this pin Reset type: SYSRSn
30	GPIO126	R/W	0h	Data Register for this pin Reset type: SYSRSn
29	GPIO125	R/W	0h	Data Register for this pin Reset type: SYSRSn
28	GPIO124	R/W	0h	Data Register for this pin Reset type: SYSRSn
27	GPIO123	R/W	0h	Data Register for this pin Reset type: SYSRSn
26	GPIO122	R/W	0h	Data Register for this pin Reset type: SYSRSn
25	RESERVED	R/W	0h	Reserved
24	GPIO120	R/W	0h	Data Register for this pin Reset type: SYSRSn
23	GPIO119	R/W	0h	Data Register for this pin Reset type: SYSRSn
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved

**Table 14-167. GPDDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	GPIO116	R/W	0h	Data Register for this pin Reset type: SYSRSn
19	GPIO115	R/W	0h	Data Register for this pin Reset type: SYSRSn
18	GPIO114	R/W	0h	Data Register for this pin Reset type: SYSRSn
17	GPIO113	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	GPIO112	R/W	0h	Data Register for this pin Reset type: SYSRSn
15	GPIO111	R/W	0h	Data Register for this pin Reset type: SYSRSn
14	GPIO110	R/W	0h	Data Register for this pin Reset type: SYSRSn
13	GPIO109	R/W	0h	Data Register for this pin Reset type: SYSRSn
12	GPIO108	R/W	0h	Data Register for this pin Reset type: SYSRSn
11	GPIO107	R/W	0h	Data Register for this pin Reset type: SYSRSn
10	GPIO106	R/W	0h	Data Register for this pin Reset type: SYSRSn
9	GPIO105	R/W	0h	Data Register for this pin Reset type: SYSRSn
8	GPIO104	R/W	0h	Data Register for this pin Reset type: SYSRSn
7	GPIO103	R/W	0h	Data Register for this pin Reset type: SYSRSn
6	GPIO102	R/W	0h	Data Register for this pin Reset type: SYSRSn
5	GPIO101	R/W	0h	Data Register for this pin Reset type: SYSRSn
4	GPIO100	R/W	0h	Data Register for this pin Reset type: SYSRSn
3	GPIO99	R/W	0h	Data Register for this pin Reset type: SYSRSn
2	GPIO98	R/W	0h	Data Register for this pin Reset type: SYSRSn
1	GPIO97	R/W	0h	Data Register for this pin Reset type: SYSRSn
0	GPIO96	R/W	0h	Data Register for this pin Reset type: SYSRSn

### 14.11.3.14 GPDSET Register (Offset = 1Ah) [Reset = 0000000h]

GPDSET is shown in [Figure 14-157](#) and described in [Table 14-168](#).

Return to the [Summary Table](#).

GPIO D Data Set Register (GPIO96 to 127)  
 Writing a 1 will force GPIO output data latch to 1.  
 Writes of 0 are ignored.  
 Always reads back a 0.

**Figure 14-157. GPDSET Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-168. GPDSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
30	GPIO126	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
29	GPIO125	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
28	GPIO124	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
27	GPIO123	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
26	GPIO122	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
25	RESERVED	R-0/W	0h	Reserved
24	GPIO120	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
23	GPIO119	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	GPIO116	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
19	GPIO115	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 14-168. GPDSSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	GPIO114	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO113	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO112	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO111	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO110	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
13	GPIO109	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO108	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO107	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO106	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO105	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO104	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO103	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO102	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO101	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO100	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO99	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO98	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO97	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO96	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 14.11.3.15 GPD CLEAR Register (Offset = 1Ch) [Reset = 0000000h]

GPD CLEAR is shown in [Figure 14-158](#) and described in [Table 14-169](#).

Return to the [Summary Table](#).

GPIO D Data Clear Register (GPIO96 to 127)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-158. GPD CLEAR Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-169. GPD CLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
30	GPIO126	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
29	GPIO125	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
28	GPIO124	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
27	GPIO123	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
26	GPIO122	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
25	RESERVED	R-0/W	0h	Reserved
24	GPIO120	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
23	GPIO119	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	GPIO116	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
19	GPIO115	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 14-169. GPD CLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	GPIO114	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO113	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO112	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO111	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO110	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
13	GPIO109	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO108	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO107	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO106	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO105	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO104	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO103	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO102	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO101	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO100	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO99	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO98	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO97	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO96	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 14.11.3.16 GPDTOGGLE Register (Offset = 1Eh) [Reset = 0000000h]

GPDTOGGLE is shown in [Figure 14-159](#) and described in [Table 14-170](#).

Return to the [Summary Table](#).

GPIO D Data Toggle Register (GPIO96 to 127)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-159. GPDTOGGLE Register**

31	30	29	28	27	26	25	24
GPIO127	GPIO126	GPIO125	GPIO124	GPIO123	GPIO122	RESERVED	GPIO120
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO119	RESERVED	RESERVED	GPIO116	GPIO115	GPIO114	GPIO113	GPIO112
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO111	GPIO110	GPIO109	GPIO108	GPIO107	GPIO106	GPIO105	GPIO104
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO103	GPIO102	GPIO101	GPIO100	GPIO99	GPIO98	GPIO97	GPIO96
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-170. GPDTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO127	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
30	GPIO126	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
29	GPIO125	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
28	GPIO124	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
27	GPIO123	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
26	GPIO122	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
25	RESERVED	R-0/W	0h	Reserved
24	GPIO120	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
23	GPIO119	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	GPIO116	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
19	GPIO115	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

**Table 14-170. GPDTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	GPIO114	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO113	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO112	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO111	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO110	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
13	GPIO109	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO108	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO107	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO106	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO105	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO104	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO103	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO102	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO101	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO100	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO99	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO98	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO97	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO96	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



### 14.11.3.17 GPEDAT Register (Offset = 20h) [Reset = 0000000h]

GPEDAT is shown in [Figure 14-160](#) and described in [Table 14-171](#).

Return to the [Summary Table](#).

GPIO E Data Register (GPIO128 to 159)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the

**Figure 14-160. GPEDAT Register**

31	30	29	28	27	26	25	24
GPIO159	GPIO158	GPIO157	GPIO156	GPIO155	GPIO154	GPIO153	GPIO152
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO151	GPIO150	GPIO149	GPIO148	GPIO147	GPIO146	GPIO145	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	GPIO142	GPIO141	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	GPIO134	GPIO133	GPIO132	GPIO131	GPIO130	GPIO129	GPIO128
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-171. GPEDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R/W	0h	Data Register for this pin Reset type: SYSRSn
30	GPIO158	R/W	0h	Data Register for this pin Reset type: SYSRSn
29	GPIO157	R/W	0h	Data Register for this pin Reset type: SYSRSn
28	GPIO156	R/W	0h	Data Register for this pin Reset type: SYSRSn
27	GPIO155	R/W	0h	Data Register for this pin Reset type: SYSRSn
26	GPIO154	R/W	0h	Data Register for this pin Reset type: SYSRSn
25	GPIO153	R/W	0h	Data Register for this pin Reset type: SYSRSn
24	GPIO152	R/W	0h	Data Register for this pin Reset type: SYSRSn
23	GPIO151	R/W	0h	Data Register for this pin Reset type: SYSRSn
22	GPIO150	R/W	0h	Data Register for this pin Reset type: SYSRSn

**Table 14-171. GPEDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO149	R/W	0h	Data Register for this pin Reset type: SYSRSn
20	GPIO148	R/W	0h	Data Register for this pin Reset type: SYSRSn
19	GPIO147	R/W	0h	Data Register for this pin Reset type: SYSRSn
18	GPIO146	R/W	0h	Data Register for this pin Reset type: SYSRSn
17	GPIO145	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	GPIO142	R/W	0h	Data Register for this pin Reset type: SYSRSn
13	GPIO141	R/W	0h	Data Register for this pin Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	GPIO134	R/W	0h	Data Register for this pin Reset type: SYSRSn
5	GPIO133	R/W	0h	Data Register for this pin Reset type: SYSRSn
4	GPIO132	R/W	0h	Data Register for this pin Reset type: SYSRSn
3	GPIO131	R/W	0h	Data Register for this pin Reset type: SYSRSn
2	GPIO130	R/W	0h	Data Register for this pin Reset type: SYSRSn
1	GPIO129	R/W	0h	Data Register for this pin Reset type: SYSRSn
0	GPIO128	R/W	0h	Data Register for this pin Reset type: SYSRSn

### 14.11.3.18 GPESET Register (Offset = 22h) [Reset = 0000000h]

GPESET is shown in [Figure 14-161](#) and described in [Table 14-172](#).

Return to the [Summary Table](#).

GPIO E Data Set Register (GPIO128 to 159)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-161. GPESET Register**

31	30	29	28	27	26	25	24
GPIO159	GPIO158	GPIO157	GPIO156	GPIO155	GPIO154	GPIO153	GPIO152
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO151	GPIO150	GPIO149	GPIO148	GPIO147	GPIO146	GPIO145	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED	GPIO142	GPIO141	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED	GPIO134	GPIO133	GPIO132	GPIO131	GPIO130	GPIO129	GPIO128
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-172. GPESET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
30	GPIO158	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
29	GPIO157	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
28	GPIO156	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
27	GPIO155	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
26	GPIO154	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
25	GPIO153	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
24	GPIO152	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
23	GPIO151	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	GPIO150	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
21	GPIO149	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
20	GPIO148	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 14-172. GPESET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO147	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
18	GPIO146	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO145	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	RESERVED	R-0/W	0h	Reserved
15	RESERVED	R-0/W	0h	Reserved
14	GPIO142	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
13	GPIO141	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	RESERVED	R-0/W	0h	Reserved
11	RESERVED	R-0/W	0h	Reserved
10	RESERVED	R-0/W	0h	Reserved
9	RESERVED	R-0/W	0h	Reserved
8	RESERVED	R-0/W	0h	Reserved
7	RESERVED	R-0/W	0h	Reserved
6	GPIO134	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO133	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO132	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO131	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO130	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO129	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO128	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 14.11.3.19 GPECLEAR Register (Offset = 24h) [Reset = 0000000h]

GPECLEAR is shown in [Figure 14-162](#) and described in [Table 14-173](#).

Return to the [Summary Table](#).

GPIO E Data Clear Register (GPIO128 to 159)  
 Writing a 1 will force GPIO0 output data latch to 0.  
 Writes of 0 are ignored.  
 Always reads back a 0.

**Figure 14-162. GPECLEAR Register**

31	30	29	28	27	26	25	24
GPIO159	GPIO158	GPIO157	GPIO156	GPIO155	GPIO154	GPIO153	GPIO152
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO151	GPIO150	GPIO149	GPIO148	GPIO147	GPIO146	GPIO145	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED	GPIO142	GPIO141	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED	GPIO134	GPIO133	GPIO132	GPIO131	GPIO130	GPIO129	GPIO128
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-173. GPECLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
30	GPIO158	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
29	GPIO157	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
28	GPIO156	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
27	GPIO155	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
26	GPIO154	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
25	GPIO153	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
24	GPIO152	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
23	GPIO151	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	GPIO150	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
21	GPIO149	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
20	GPIO148	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 14-173. GPECLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO147	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
18	GPIO146	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO145	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	RESERVED	R-0/W	0h	Reserved
15	RESERVED	R-0/W	0h	Reserved
14	GPIO142	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
13	GPIO141	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	RESERVED	R-0/W	0h	Reserved
11	RESERVED	R-0/W	0h	Reserved
10	RESERVED	R-0/W	0h	Reserved
9	RESERVED	R-0/W	0h	Reserved
8	RESERVED	R-0/W	0h	Reserved
7	RESERVED	R-0/W	0h	Reserved
6	GPIO134	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO133	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO132	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO131	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO130	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO129	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO128	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 14.11.3.20 GPETOGGLE Register (Offset = 26h) [Reset = 0000000h]

GPETOGGLE is shown in [Figure 14-163](#) and described in [Table 14-174](#).

Return to the [Summary Table](#).

GPIO E Data Toggle Register (GPIO128 to 159)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-163. GPETOGGLE Register**

31	30	29	28	27	26	25	24
GPIO159	GPIO158	GPIO157	GPIO156	GPIO155	GPIO154	GPIO153	GPIO152
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO151	GPIO150	GPIO149	GPIO148	GPIO147	GPIO146	GPIO145	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED	GPIO142	GPIO141	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
RESERVED	GPIO134	GPIO133	GPIO132	GPIO131	GPIO130	GPIO129	GPIO128
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-174. GPETOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO159	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
30	GPIO158	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
29	GPIO157	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
28	GPIO156	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
27	GPIO155	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
26	GPIO154	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
25	GPIO153	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
24	GPIO152	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
23	GPIO151	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	GPIO150	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
21	GPIO149	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
20	GPIO148	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

**Table 14-174. GPETOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO147	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
18	GPIO146	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO145	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	RESERVED	R-0/W	0h	Reserved
15	RESERVED	R-0/W	0h	Reserved
14	GPIO142	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
13	GPIO141	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	RESERVED	R-0/W	0h	Reserved
11	RESERVED	R-0/W	0h	Reserved
10	RESERVED	R-0/W	0h	Reserved
9	RESERVED	R-0/W	0h	Reserved
8	RESERVED	R-0/W	0h	Reserved
7	RESERVED	R-0/W	0h	Reserved
6	GPIO134	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO133	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO132	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO131	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO130	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO129	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO128	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



### 14.11.3.21 GPFDAT Register (Offset = 28h) [Reset = 0000000h]

GPFDAT is shown in [Figure 14-164](#) and described in [Table 14-175](#).

Return to the [Summary Table](#).

GPIO F Data Register (GPIO160 to 191)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the

**Figure 14-164. GPFDAT Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-175. GPFDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13	RESERVED	R/W	0h	Reserved

**Table 14-175. GPFDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	GPIO168	R/W	0h	Data Register for this pin Reset type: SYSRSn
7	GPIO167	R/W	0h	Data Register for this pin Reset type: SYSRSn
6	GPIO166	R/W	0h	Data Register for this pin Reset type: SYSRSn
5	GPIO165	R/W	0h	Data Register for this pin Reset type: SYSRSn
4	GPIO164	R/W	0h	Data Register for this pin Reset type: SYSRSn
3	GPIO163	R/W	0h	Data Register for this pin Reset type: SYSRSn
2	GPIO162	R/W	0h	Data Register for this pin Reset type: SYSRSn
1	GPIO161	R/W	0h	Data Register for this pin Reset type: SYSRSn
0	GPIO160	R/W	0h	Data Register for this pin Reset type: SYSRSn

### 14.11.3.22 GPFSET Register (Offset = 2Ah) [Reset = 0000000h]

GPFSET is shown in [Figure 14-165](#) and described in [Table 14-176](#).

Return to the [Summary Table](#).

GPIO F Data Set Register (GPIO160 to 191)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-165. GPFSET Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-176. GPFSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	RESERVED	R-0/W	0h	Reserved
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	RESERVED	R-0/W	0h	Reserved
19	RESERVED	R-0/W	0h	Reserved
18	RESERVED	R-0/W	0h	Reserved
17	RESERVED	R-0/W	0h	Reserved
16	RESERVED	R-0/W	0h	Reserved
15	RESERVED	R-0/W	0h	Reserved
14	RESERVED	R-0/W	0h	Reserved
13	RESERVED	R-0/W	0h	Reserved
12	RESERVED	R-0/W	0h	Reserved
11	RESERVED	R-0/W	0h	Reserved
10	RESERVED	R-0/W	0h	Reserved
9	RESERVED	R-0/W	0h	Reserved

**Table 14-176. GPFSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	GPIO168	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO167	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO166	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO165	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO164	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO163	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO162	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO161	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO160	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 14.11.3.23 GPF CLEAR Register (Offset = 2Ch) [Reset = 0000000h]

GPF CLEAR is shown in [Figure 14-166](#) and described in [Table 14-177](#).

Return to the [Summary Table](#).

GPIO F Data Clear Register (GPIO160 to 191)  
 Writing a 1 will force GPIO0 output data latch to 0.  
 Writes of 0 are ignored.  
 Always reads back a 0.

**Figure 14-166. GPF CLEAR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-177. GPF CLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	RESERVED	R-0/W	0h	Reserved
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	RESERVED	R-0/W	0h	Reserved
19	RESERVED	R-0/W	0h	Reserved
18	RESERVED	R-0/W	0h	Reserved
17	RESERVED	R-0/W	0h	Reserved
16	RESERVED	R-0/W	0h	Reserved
15	RESERVED	R-0/W	0h	Reserved
14	RESERVED	R-0/W	0h	Reserved
13	RESERVED	R-0/W	0h	Reserved
12	RESERVED	R-0/W	0h	Reserved
11	RESERVED	R-0/W	0h	Reserved
10	RESERVED	R-0/W	0h	Reserved
9	RESERVED	R-0/W	0h	Reserved

**Table 14-177. GPFCLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	GPIO168	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO167	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO166	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO165	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO164	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO163	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO162	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO161	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO160	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 14.11.3.24 GPFTOGGLE Register (Offset = 2Eh) [Reset = 0000000h]

GPFTOGGLE is shown in [Figure 14-167](#) and described in [Table 14-178](#).

Return to the [Summary Table](#).

GPIO F Data Toggle Register (GPIO160 to 191)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-167. GPFTOGGLE Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO168
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO167	GPIO166	GPIO165	GPIO164	GPIO163	GPIO162	GPIO161	GPIO160
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-178. GPFTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	RESERVED	R-0/W	0h	Reserved
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	RESERVED	R-0/W	0h	Reserved
19	RESERVED	R-0/W	0h	Reserved
18	RESERVED	R-0/W	0h	Reserved
17	RESERVED	R-0/W	0h	Reserved
16	RESERVED	R-0/W	0h	Reserved
15	RESERVED	R-0/W	0h	Reserved
14	RESERVED	R-0/W	0h	Reserved
13	RESERVED	R-0/W	0h	Reserved
12	RESERVED	R-0/W	0h	Reserved
11	RESERVED	R-0/W	0h	Reserved
10	RESERVED	R-0/W	0h	Reserved
9	RESERVED	R-0/W	0h	Reserved

**Table 14-178. GPFTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	GPIO168	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO167	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO166	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO165	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO164	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO163	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO162	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO161	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO160	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn



### 14.11.3.25 GPGDAT Register (Offset = 30h) [Reset = 0000000h]

GPGDAT is shown in [Figure 14-168](#) and described in [Table 14-179](#).

Return to the [Summary Table](#).

GPIO G Data Register (GPIO192 to 223)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the

**Figure 14-168. GPGDAT Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-179. GPGDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R/W	0h	Data Register for this pin Reset type: SYSRSn
30	GPIO222	R/W	0h	Data Register for this pin Reset type: SYSRSn
29	GPIO221	R/W	0h	Data Register for this pin Reset type: SYSRSn
28	GPIO220	R/W	0h	Data Register for this pin Reset type: SYSRSn
27	GPIO219	R/W	0h	Data Register for this pin Reset type: SYSRSn
26	GPIO218	R/W	0h	Data Register for this pin Reset type: SYSRSn
25	GPIO217	R/W	0h	Data Register for this pin Reset type: SYSRSn
24	GPIO216	R/W	0h	Data Register for this pin Reset type: SYSRSn
23	GPIO215	R/W	0h	Data Register for this pin Reset type: SYSRSn
22	GPIO214	R/W	0h	Data Register for this pin Reset type: SYSRSn

**Table 14-179. GPGDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	GPIO213	R/W	0h	Data Register for this pin Reset type: SYSRSn
20	GPIO212	R/W	0h	Data Register for this pin Reset type: SYSRSn
19	GPIO211	R/W	0h	Data Register for this pin Reset type: SYSRSn
18	GPIO210	R/W	0h	Data Register for this pin Reset type: SYSRSn
17	GPIO209	R/W	0h	Data Register for this pin Reset type: SYSRSn
16	GPIO208	R/W	0h	Data Register for this pin Reset type: SYSRSn
15	GPIO207	R/W	0h	Data Register for this pin Reset type: SYSRSn
14	GPIO206	R/W	0h	Data Register for this pin Reset type: SYSRSn
13	GPIO205	R/W	0h	Data Register for this pin Reset type: SYSRSn
12	GPIO204	R/W	0h	Data Register for this pin Reset type: SYSRSn
11	GPIO203	R/W	0h	Data Register for this pin Reset type: SYSRSn
10	GPIO202	R/W	0h	Data Register for this pin Reset type: SYSRSn
9	GPIO201	R/W	0h	Data Register for this pin Reset type: SYSRSn
8	GPIO200	R/W	0h	Data Register for this pin Reset type: SYSRSn
7	GPIO199	R/W	0h	Data Register for this pin Reset type: SYSRSn
6	GPIO198	R/W	0h	Data Register for this pin Reset type: SYSRSn
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 14.11.3.26 GPGSET Register (Offset = 32h) [Reset = 0000000h]

GPGSET is shown in [Figure 14-169](#) and described in [Table 14-180](#).

Return to the [Summary Table](#).

GPIO G Data Set Register (GPIO192 to 223)  
 Writing a 1 will force GPIO output data latch to 1.  
 Writes of 0 are ignored.  
 Always reads back a 0.

**Figure 14-169. GPGSET Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-180. GPGSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
30	GPIO222	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
29	GPIO221	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
28	GPIO220	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
27	GPIO219	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
26	GPIO218	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
25	GPIO217	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
24	GPIO216	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
23	GPIO215	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
22	GPIO214	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
21	GPIO213	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
20	GPIO212	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 14-180. GPGSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO211	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
18	GPIO210	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO209	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO208	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO207	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO206	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
13	GPIO205	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO204	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO203	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO202	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO201	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO200	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO199	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO198	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	RESERVED	R-0/W	0h	Reserved
4	RESERVED	R-0/W	0h	Reserved
3	RESERVED	R-0/W	0h	Reserved
2	RESERVED	R-0/W	0h	Reserved
1	RESERVED	R-0/W	0h	Reserved
0	RESERVED	R-0/W	0h	Reserved

### 14.11.3.27 GPGCLEAR Register (Offset = 34h) [Reset = 0000000h]

GPGCLEAR is shown in [Figure 14-170](#) and described in [Table 14-181](#).

Return to the [Summary Table](#).

GPIO G Data Clear Register (GPIO192 to 223)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-170. GPGCLEAR Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-181. GPGCLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
30	GPIO222	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
29	GPIO221	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
28	GPIO220	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
27	GPIO219	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
26	GPIO218	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
25	GPIO217	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
24	GPIO216	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
23	GPIO215	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
22	GPIO214	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
21	GPIO213	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
20	GPIO212	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

**Table 14-181. GPGCLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO211	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
18	GPIO210	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO209	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO208	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO207	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO206	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
13	GPIO205	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO204	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO203	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO202	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO201	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO200	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO199	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO198	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	RESERVED	R-0/W	0h	Reserved
4	RESERVED	R-0/W	0h	Reserved
3	RESERVED	R-0/W	0h	Reserved
2	RESERVED	R-0/W	0h	Reserved
1	RESERVED	R-0/W	0h	Reserved
0	RESERVED	R-0/W	0h	Reserved

### 14.11.3.28 GPGTOGGLE Register (Offset = 36h) [Reset = 0000000h]

GPGTOGGLE is shown in [Figure 14-171](#) and described in [Table 14-182](#).

Return to the [Summary Table](#).

GPIO G Data Toggle Register (GPIO192 to 223)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-171. GPGTOGGLE Register**

31	30	29	28	27	26	25	24
GPIO223	GPIO222	GPIO221	GPIO220	GPIO219	GPIO218	GPIO217	GPIO216
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-182. GPGTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	GPIO223	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
30	GPIO222	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
29	GPIO221	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
28	GPIO220	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
27	GPIO219	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
26	GPIO218	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
25	GPIO217	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
24	GPIO216	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
23	GPIO215	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
22	GPIO214	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
21	GPIO213	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
20	GPIO212	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

**Table 14-182. GPGTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	GPIO211	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
18	GPIO210	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO209	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO208	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO207	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO206	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
13	GPIO205	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO204	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO203	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO202	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO201	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO200	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO199	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO198	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	RESERVED	R-0/W	0h	Reserved
4	RESERVED	R-0/W	0h	Reserved
3	RESERVED	R-0/W	0h	Reserved
2	RESERVED	R-0/W	0h	Reserved
1	RESERVED	R-0/W	0h	Reserved
0	RESERVED	R-0/W	0h	Reserved



### 14.11.3.29 GPHDAT Register (Offset = 38h) [Reset = 0000000h]

GPHDAT is shown in [Figure 14-172](#) and described in [Table 14-183](#).

Return to the [Summary Table](#).

GPIO H Data Register (GPIO224 to 255)

Reading this register indicates the current status of the GPIO pin, irrespective of which mode the pin is in. Writing to this register will set the GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.

DESIGNER NOTE:

[1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the

**Figure 14-172. GPHDAT Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 14-183. GPHDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved

**Table 14-183. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	GPIO242	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
17	GPIO241	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
16	GPIO240	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
15	GPIO239	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
14	GPIO238	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>

**Table 14-183. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO237	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
12	GPIO236	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
11	GPIO235	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
10	GPIO234	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn
9	GPIO233	R/W	0h	Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero. DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register. Reset type: SYSRSn

**Table 14-183. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	GPIO232	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
7	GPIO231	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
6	GPIO230	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
5	GPIO229	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
4	GPIO228	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>

**Table 14-183. GPHDAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	GPIO227	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
2	GPIO226	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
1	GPIO225	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>
0	GPIO224	R/W	0h	<p>Reading this register indicates the current status of this GPIO pin, irrespective of which mode the pin is in. Writing to this register will set this GPIO pin high or low if the pin is enabled for GPIO output mode, otherwise the value written is latched but ignored. The state of the output register latch will remain in its current state until the next write operation. A system reset will clear all bits and latched values to zero.</p> <p>DESIGNER NOTE: [1] Reading the GPIODAT register should reflect the state of the PIN (after qualification), not the state of the output latch of the GPIODAT register.</p> <p>Reset type: SYSRSn</p>

### 14.11.3.30 GPHSET Register (Offset = 3Ah) [Reset = 0000000h]

GPHSET is shown in [Figure 14-173](#) and described in [Table 14-184](#).

Return to the [Summary Table](#).

GPIO H Data Set Register (GPIO224 to 255)

Writing a 1 will force GPIO output data latch to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-173. GPHSET Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-184. GPHSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	RESERVED	R-0/W	0h	Reserved
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	RESERVED	R-0/W	0h	Reserved
19	RESERVED	R-0/W	0h	Reserved
18	GPIO242	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
17	GPIO241	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
16	GPIO240	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
15	GPIO239	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
14	GPIO238	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

**Table 14-184. GPHSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO237	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
12	GPIO236	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
11	GPIO235	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
10	GPIO234	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
9	GPIO233	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
8	GPIO232	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
7	GPIO231	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
6	GPIO230	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
5	GPIO229	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
4	GPIO228	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
3	GPIO227	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
2	GPIO226	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
1	GPIO225	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn
0	GPIO224	R-0/W	0h	Output Set bit for this pin Reset type: SYSRSn

### 14.11.3.31 GPHCLEAR Register (Offset = 3Ch) [Reset = 0000000h]

GPHCLEAR is shown in [Figure 14-174](#) and described in [Table 14-185](#).

Return to the [Summary Table](#).

GPIO H Data Clear Register (GPIO224 to 255)

Writing a 1 will force GPIO0 output data latch to 0.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-174. GPHCLEAR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-185. GPHCLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	RESERVED	R-0/W	0h	Reserved
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	RESERVED	R-0/W	0h	Reserved
19	RESERVED	R-0/W	0h	Reserved
18	GPIO242	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
17	GPIO241	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
16	GPIO240	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
15	GPIO239	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
14	GPIO238	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn



**Table 14-185. GPHCLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO237	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
12	GPIO236	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
11	GPIO235	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
10	GPIO234	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
9	GPIO233	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
8	GPIO232	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
7	GPIO231	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
6	GPIO230	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
5	GPIO229	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
4	GPIO228	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
3	GPIO227	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
2	GPIO226	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
1	GPIO225	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn
0	GPIO224	R-0/W	0h	Output Clear bit for this pin Reset type: SYSRSn

### 14.11.3.32 GPHTOGGLE Register (Offset = 3Eh) [Reset = 0000000h]

GPHTOGGLE is shown in [Figure 14-175](#) and described in [Table 14-186](#).

Return to the [Summary Table](#).

GPIO H Data Toggle Register (GPIO224 to 255)

Writing a 1 will toggle GPIO0 output data latch 1 to 0 or 0 to 1.

Writes of 0 are ignored.

Always reads back a 0.

**Figure 14-175. GPHTOGGLE Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h	R-0/W-0h

**Table 14-186. GPHTOGGLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W	0h	Reserved
30	RESERVED	R-0/W	0h	Reserved
29	RESERVED	R-0/W	0h	Reserved
28	RESERVED	R-0/W	0h	Reserved
27	RESERVED	R-0/W	0h	Reserved
26	RESERVED	R-0/W	0h	Reserved
25	RESERVED	R-0/W	0h	Reserved
24	RESERVED	R-0/W	0h	Reserved
23	RESERVED	R-0/W	0h	Reserved
22	RESERVED	R-0/W	0h	Reserved
21	RESERVED	R-0/W	0h	Reserved
20	RESERVED	R-0/W	0h	Reserved
19	RESERVED	R-0/W	0h	Reserved
18	GPIO242	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
17	GPIO241	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
16	GPIO240	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
15	GPIO239	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
14	GPIO238	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

**Table 14-186. GPHTOGGLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	GPIO237	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
12	GPIO236	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
11	GPIO235	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
10	GPIO234	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
9	GPIO233	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
8	GPIO232	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
7	GPIO231	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
6	GPIO230	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
5	GPIO229	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
4	GPIO228	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
3	GPIO227	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
2	GPIO226	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
1	GPIO225	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn
0	GPIO224	R-0/W	0h	Output Toggle Register GPIO pin Reset type: SYSRSn

#### 14.11.4 GPIO\_DATA\_READ\_REGS Registers

Table 14-187 lists the memory-mapped registers for the GPIO\_DATA\_READ\_REGS registers. All register offset addresses not listed in Table 14-187 should be considered as reserved locations and the register contents should not be modified.

**Table 14-187. GPIO\_DATA\_READ\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GPADAT_R	GPIO A Data Read Register		<a href="#">Go</a>
2h	GPBDAT_R	GPIO B Data Read Register		<a href="#">Go</a>
4h	GPCDAT_R	GPIO C Data Read Register		<a href="#">Go</a>
6h	GPDDAT_R	GPIO D Data Read Register		<a href="#">Go</a>
8h	GPEDAT_R	GPIO E Data Read Register		<a href="#">Go</a>
Ah	GPFDAT_R	GPIO F Data Read Register		<a href="#">Go</a>
Ch	GPGDAT_R	GPIO G Data Read Register		<a href="#">Go</a>
Eh	GPHDAT_R	GPIO H Data Read Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 14-188 shows the codes that are used for access types in this section.

**Table 14-188. GPIO\_DATA\_READ\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

#### 14.11.4.1 GPADAT\_R Register (Offset = 0h) [Reset = 0000000h]

GPADAT\_R is shown in [Figure 14-176](#) and described in [Table 14-189](#).

Return to the [Summary Table](#).

GPIO A Data Read Register.

Returns the contents of what was written to the GPADAT register on a read, write to this register has no effect

**Figure 14-176. GPADAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 14-189. GPADAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	A read from this register returns the contents of GPADAT register, writes have no impact Reset type: CPU1.SYSRSn

#### 14.11.4.2 GPBDAT\_R Register (Offset = 2h) [Reset = 00000000h]

GPBDAT\_R is shown in [Figure 14-177](#) and described in [Table 14-190](#).

Return to the [Summary Table](#).

GPIO B Data Read Register.

Returns the contents of what was written to the GPBDAT register on a read, write to this register has no effect

**Figure 14-177. GPBDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 14-190. GPBDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	A read from this register returns the contents of GPBDAT register, writes have no impact Reset type: CPU1.SYSRSn

### 14.11.4.3 GPCDAT\_R Register (Offset = 4h) [Reset = 00000000h]

GPCDAT\_R is shown in [Figure 14-178](#) and described in [Table 14-191](#).

Return to the [Summary Table](#).

GPIO C Data Read Register.

Returns the contents of what was written to the GPCDAT register on a read, write to this register has no effect

**Figure 14-178. GPCDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 14-191. GPCDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	A read from this register returns the contents of GPCDAT register, writes have no impact Reset type: CPU1.SYSRSn

#### 14.11.4.4 GPDDAT\_R Register (Offset = 6h) [Reset = 0000000h]

GPDDAT\_R is shown in [Figure 14-179](#) and described in [Table 14-192](#).

Return to the [Summary Table](#).

GPIO D Data Read Register.

Returns the contents of what was written to the GPDDAT register on a read, write to this register has no effect

**Figure 14-179. GPDDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 14-192. GPDDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	A read from this register returns the contents of GPDDAT register, writes have no impact Reset type: CPU1.SYSRSn



#### 14.11.4.5 GPEDAT\_R Register (Offset = 8h) [Reset = 00000000h]

GPEDAT\_R is shown in [Figure 14-180](#) and described in [Table 14-193](#).

Return to the [Summary Table](#).

GPIO E Data Read Register.

Returns the contents of what was written to the GPEDAT register on a read, write to this register has no effect

**Figure 14-180. GPEDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 14-193. GPEDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	A read from this register returns the contents of GPEDAT register, writes have no impact Reset type: CPU1.SYSRSn

#### 14.11.4.6 GPFDAT\_R Register (Offset = Ah) [Reset = 0000000h]

GPFDAT\_R is shown in [Figure 14-181](#) and described in [Table 14-194](#).

Return to the [Summary Table](#).

GPIO F Data Read Register.

Returns the contents of what was written to the GPFDAT register on a read, write to this register has no effect

**Figure 14-181. GPFDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 14-194. GPFDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	A read from this register returns the contents of GPFDAT register, writes have no impact Reset type: CPU1.SYSRSn

#### 14.11.4.7 GPGDAT\_R Register (Offset = Ch) [Reset = 0000000h]

GPGDAT\_R is shown in [Figure 14-182](#) and described in [Table 14-195](#).

Return to the [Summary Table](#).

GPIO G Data Read Register.

Returns the contents of what was written to the GPGDAT register on a read, write to this register has no effect

**Figure 14-182. GPGDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 14-195. GPGDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	A read from this register returns the contents of GPGDAT register, writes have no impact Reset type: CPU1.SYSRSn

#### 14.11.4.8 GPHDAT\_R Register (Offset = Eh) [Reset = 0000000h]

GPHDAT\_R is shown in [Figure 14-183](#) and described in [Table 14-196](#).

Return to the [Summary Table](#).

GPIO H Data Read Register.

Returns the contents of what was written to the GPHDAT register on a read, write to this register has no effect

**Figure 14-183. GPHDAT\_R Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R-0h																															

**Table 14-196. GPHDAT\_R Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R	0h	A read from this register returns the contents of GPHDAT register, writes have no impact Reset type: CPU1.SYSRSn

#### 14.11.5 GPIO Registers to Driverlib Functions

**Table 14-197. GPIO Registers to Driverlib Functions**

File	Driverlib Function
<b>GPACTRL</b>	
gpio.c	GPIO_setQualificationPeriod
<b>GPAQSEL1</b>	
gpio.c	GPIO_setQualificationMode
gpio.c	GPIO_getQualificationMode
<b>GPAQSEL2</b>	
-	See GPAQSEL1
<b>GPAMUX1</b>	
gpio.c	GPIO_setPinConfig
<b>GPAMUX2</b>	
-	See GPAMUX1
<b>GPADIR</b>	
gpio.c	GPIO_setDirectionMode
gpio.c	GPIO_getDirectionMode
<b>GPAPUD</b>	
gpio.c	GPIO_setPadConfig
gpio.c	GPIO_getPadConfig
<b>GPAINV</b>	
gpio.c	GPIO_setPadConfig
gpio.c	GPIO_getPadConfig
<b>GPAODR</b>	
gpio.c	GPIO_setPadConfig
gpio.c	GPIO_getPadConfig
<b>GPAGMUX1</b>	
gpio.c	GPIO_setPinConfig
<b>GPAGMUX2</b>	
-	See GPAGMUX1
<b>GPACSEL1</b>	

**Table 14-197. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
gpio.c	GPIO_setControllerCore
<b>GPACSEL2</b>	
-	See GPACSEL1
<b>GPACSEL3</b>	
-	See GPACSEL1
<b>GPACSEL4</b>	
-	See GPACSEL1
<b>GPALOCK</b>	
gpio.h	GPIO_lockPortConfig
gpio.h	GPIO_unlockPortConfig
<b>GPACR</b>	
gpio.h	GPIO_commitPortConfig
<b>GPBCTRL</b>	
-	See GPACTRL
<b>GPBQSEL1</b>	
-	See GPAQSEL1
<b>GPBQSEL2</b>	
-	See GPAQSEL1
<b>GPBMUX1</b>	
-	See GPAMUX1
<b>GPBMUX2</b>	
-	See GPAMUX1
<b>GPBDIR</b>	
-	See GPADIR
<b>GPBPUD</b>	
-	See GPAPUD
<b>GPBINV</b>	
-	See GPAINV
<b>GPBODR</b>	
-	See GPAODR
<b>GPBAMSEL</b>	
gpio.c	GPIO_setAnalogMode
<b>GPBGMUX1</b>	
-	See GPAGMUX1
<b>GPBGMUX2</b>	
-	See GPAGMUX1
<b>GPBCSEL1</b>	
-	See GPACSEL1
<b>GPBCSEL2</b>	
-	See GPACSEL1
<b>GPBCSEL3</b>	
-	See GPACSEL1
<b>GPBCSEL4</b>	
-	See GPACSEL1
<b>GPBLOCK</b>	

**Table 14-197. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See GPALOCK
<b>GPBCR</b>	
-	See GPACR
<b>GPCCTRL</b>	
-	See GPECTRL
<b>GPCQSEL1</b>	
-	See GPAQSEL1
<b>GPCQSEL2</b>	
-	See GPAQSEL1
<b>GPCMUX1</b>	
-	See GPAMUX1
<b>GPCMUX2</b>	
-	See GPAMUX1
<b>GPCDIR</b>	
-	See GPADIR
<b>GPCPUD</b>	
-	See GPAPUD
<b>GPCINV</b>	
-	See GPAINV
<b>GPCODR</b>	
-	See GPAODR
<b>GPCGMUX1</b>	
-	See GPAGMUX1
<b>GPCGMUX2</b>	
-	See GPAGMUX1
<b>GPCCSEL1</b>	
-	See GPACSEL1
<b>GPCCSEL2</b>	
-	See GPACSEL1
<b>GPCCSEL3</b>	
-	See GPACSEL1
<b>GPCCSEL4</b>	
-	See GPACSEL1
<b>GPCLOCK</b>	
-	See GPALOCK
<b>GPCCR</b>	
-	See GPACR
<b>GPDCTRL</b>	
-	See GPECTRL
<b>GPDQSEL1</b>	
-	See GPAQSEL1
<b>GPDQSEL2</b>	
-	See GPAQSEL1
<b>GPDMUX1</b>	
-	See GPAMUX1

**Table 14-197. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>GPDMUX2</b>	
-	See GPAMUX1
<b>GPDDIR</b>	
-	See GPADIR
<b>GPDPUD</b>	
-	See GPAPUD
<b>GPDINV</b>	
-	See GPAINV
<b>GPDODR</b>	
-	See GPAODR
<b>GPDGMUX1</b>	
-	See GPAGMUX1
<b>GPDGMUX2</b>	
-	See GPAGMUX1
<b>GPDCSEL1</b>	
-	See GPACSEL1
<b>GPDCSEL2</b>	
-	See GPACSEL1
<b>GPDCSEL3</b>	
-	See GPACSEL1
<b>GPDCSEL4</b>	
-	See GPACSEL1
<b>GPDLCK</b>	
-	See GPALCK
<b>GPDCR</b>	
-	See GPACR
<b>GPECTRL</b>	
-	See GPECTRL
<b>GPEQSEL1</b>	
-	See GPAQSEL1
<b>GPEQSEL2</b>	
-	See GPAQSEL1
<b>GPEMUX1</b>	
-	See GPAMUX1
<b>GPEMUX2</b>	
-	See GPAMUX1
<b>GPEDIR</b>	
-	See GPADIR
<b>GPEPUD</b>	
-	See GPAPUD
<b>GPEINV</b>	
-	See GPAINV
<b>GPEODR</b>	
-	See GPAODR
<b>GPEGMUX1</b>	

**Table 14-197. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See GPAGMUX1
<b>GPEGMUX2</b>	
-	See GPAGMUX1
<b>GPECSEL1</b>	
-	See GPACSEL1
<b>GPECSEL2</b>	
-	See GPACSEL1
<b>GPECSEL3</b>	
-	See GPACSEL1
<b>GPECSEL4</b>	
-	See GPACSEL1
<b>GPELOCK</b>	
-	See GPALOCK
<b>GPECR</b>	
-	See GPACR
<b>GPFCTRL</b>	
-	See GPACTRL
<b>GPFQSEL1</b>	
-	See GPAQSEL1
<b>GPFMUX1</b>	
-	See GPAMUX1
<b>GPFDIR</b>	
-	See GPADIR
<b>GFPFUD</b>	
-	See GPAPUD
<b>GPFINV</b>	
-	See GPAINV
<b>GPFODR</b>	
-	See GPAODR
<b>GPFGMUX1</b>	
-	See GPAGMUX1
<b>GPFCSSEL1</b>	
-	See GPACSEL1
<b>GPFCSSEL2</b>	
-	See GPACSEL1
<b>GPFLOCK</b>	
-	See GPALOCK
<b>GPFCCR</b>	
-	See GPACR
<b>GPGCTRL</b>	
-	See GPACTRL
<b>GPGQSEL1</b>	
-	See GPAQSEL1
<b>GPGQSEL2</b>	
-	See GPAQSEL1



**Table 14-197. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>GPGMUX1</b>	
-	See GPAMUX1
<b>GPGMUX2</b>	
-	See GPAMUX1
<b>GPGDIR</b>	
-	See GPADIR
<b>GPGPUD</b>	
-	See GPAPUD
<b>GPGINV</b>	
-	See GPAINV
<b>GPGODR</b>	
-	See GPAODR
<b>GPGAMSEL</b>	
-	
<b>GPGGMUX1</b>	
-	See GPAGMUX1
<b>GPGGMUX2</b>	
-	See GPAGMUX1
<b>GPGCSEL1</b>	
-	See GPACSEL1
<b>GPGCSEL2</b>	
-	See GPACSEL1
<b>GPGCSEL3</b>	
-	See GPACSEL1
<b>GPGCSEL4</b>	
-	See GPACSEL1
<b>GPGLOCK</b>	
-	See GPALOCK
<b>GPGCR</b>	
-	See GPACR
<b>GPHCTRL</b>	
-	See GPECTRL
<b>GPHQSEL1</b>	
-	See GPAQSEL1
<b>GPHQSEL2</b>	
-	See GPAQSEL1
<b>GPHMUX1</b>	
-	See GPAMUX1
<b>GPHMUX2</b>	
-	See GPAMUX1
<b>GPHDIR</b>	
-	See GPADIR
<b>GPHPUD</b>	
-	See GPAPUD
<b>GPHINV</b>	

**Table 14-197. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See GPAINV
<b>GPHODR</b>	
-	See GPAODR
<b>GPHAMSEL</b>	
-	
<b>GPHGMUX1</b>	
-	See GPAGMUX1
<b>GPHGMUX2</b>	
-	See GPAGMUX1
<b>GPHCSEL1</b>	
-	See GPACSEL1
<b>GPHCSEL2</b>	
-	See GPACSEL1
<b>GPHCSEL3</b>	
-	See GPACSEL1
<b>GPHLOCK</b>	
-	See GPALOCK
<b>GPHCR</b>	
-	See GPACR
<b>GPADAT</b>	
gpio.h	GPIO_readPin
gpio.h	GPIO_readPortData
gpio.h	GPIO_writePortData
<b>GPASET</b>	
gpio.h	GPIO_writePin
gpio.h	GPIO_setPortPins
<b>GPACLEAR</b>	
gpio.h	GPIO_writePin
gpio.h	GPIO_clearPortPins
<b>GPATOGGLE</b>	
gpio.h	GPIO_togglePin
gpio.h	GPIO_togglePortPins
<b>GPBDAT</b>	
-	See GPADAT
<b>GPBSET</b>	
-	See GPASET
<b>GPBCLEAR</b>	
-	See GPACLEAR
<b>GPBTOGGLE</b>	
-	See GPATOGGLE
<b>GPCDAT</b>	
-	See GPADAT
<b>GPCSET</b>	
-	See GPASET
<b>GPCCLEAR</b>	

**Table 14-197. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See GPACLEAR
<b>GPCTOGGLE</b>	
-	See GPATOGGLE
<b>GPDDAT</b>	
-	See GPADAT
<b>GPDSET</b>	
-	See GPASET
<b>GPDCLEAR</b>	
-	See GPACLEAR
<b>GPDTOGGLE</b>	
-	See GPATOGGLE
<b>GPEDAT</b>	
-	See GPADAT
<b>GPESET</b>	
-	See GPASET
<b>GPECLEAR</b>	
-	See GPACLEAR
<b>GPETOGGLE</b>	
-	See GPATOGGLE
<b>GPFDAT</b>	
-	See GPADAT
<b>GPFSET</b>	
-	See GPASET
<b>GPF CLEAR</b>	
-	See GPACLEAR
<b>GPFTOGGLE</b>	
-	See GPATOGGLE
<b>GPGDAT</b>	
-	See GPADAT
<b>GPGSET</b>	
-	See GPASET
<b>GPGCLEAR</b>	
-	See GPACLEAR
<b>GPGTOGGLE</b>	
-	See GPATOGGLE
<b>GPHDAT</b>	
-	See GPADAT
<b>GPHSET</b>	
-	See GPASET
<b>GPHCLEAR</b>	
-	See GPACLEAR
<b>GPHTOGGLE</b>	
-	See GPATOGGLE
<b>GPADAT_R</b>	
-	

**Table 14-197. GPIO Registers to Driverlib Functions (continued)**

File	Driverlib Function
GPBDAT_R	
-	
GPCDAT_R	
-	
GPDDAT_R	
-	
GPEDAT_R	
-	
GPFDAT_R	
-	
GPGDAT_R	
-	
GPHDAT_R	
-	

Chapter 15  
**Interprocessor Communication (IPC)**

---



The Interprocessor Communications (IPC) module allows communication between the two CPU subsystems.

<b>15.1 Introduction</b> .....	<b>2307</b>
<b>15.2 Message RAMs</b> .....	<b>2308</b>
<b>15.3 IPC Flags and Interrupts</b> .....	<b>2308</b>
<b>15.4 IPC Command Registers</b> .....	<b>2308</b>
<b>15.5 Free-Running Counter</b> .....	<b>2308</b>
<b>15.6 IPC Communication Protocol</b> .....	<b>2309</b>
<b>15.7 Software</b> .....	<b>2310</b>
<b>15.8 IPC Registers</b> .....	<b>2311</b>

## 15.1 Introduction

This section details the IPC features that each CPU can use to request and share information. The IPC features are:

- Message RAMs
- IPC flags and interrupts
- IPC command registers
- Flash pump semaphore
- Clock configuration semaphore
- Free-running counter

All IPC features are independent of each other, and most do not require any specific data format.

There are also two registers for boot mode and status communication. Please refer to the boot ROM chapter for more information on these registers.

Figure 15-1 shows the design structure of the IPC module.




Figure 15-1. IPC Module Architecture

## 15.2 Message RAMs

There are two dedicated 2-kB blocks of message RAM. Each CPU and the DMA have read and write access to one RAM and read-only access to the other RAM, as shown in [Table 15-1](#).

Reading or writing a message RAM does not trigger any events on the remote CPU.

**Table 15-1. IPC Message RAM Read/Write Access**

	CPU1	CPU2	CPU1 DMA	CPU2 DMA
CPU1 to CPU2 (1K x 16, address 0x03A000)	R/W	R	R/W	R
CPU2 to CPU1 (1K x 16, address 0x03B000)	R	R/W	R	R/W

## 15.3 IPC Flags and Interrupts

There are 32 IPC event signals in each direction between the CPU pairs. These signals can be used for flag-based event polling. With the C28x core, four of them (IPC0 - IPC3) can be configured to generate IPC interrupts on the remote CPU.

## 15.4 IPC Command Registers

The IPC command registers provide a simple and flexible way for the CPUs to exchange more complex messages. Each CPU has eight dedicated registers; four for sending messages and four for receiving messages. The register names were chosen to support a simple command/response protocol, but can be used for any purpose. Only the read/write permissions are determined by hardware; the data format is entirely software-defined.

For sending messages, each CPU has three writable registers and one read-only register. Those same registers are accessible on the remote CPU as three read-only registers and one writable register. [Table 15-2](#) shows the command registers.

**Table 15-2. IPC Command Registers**

Local Register Name	Local CPU	Remote CPU	Remote Register Name
IPCSENDCOM	R/W	R	IPCRCVCOM
IPCSENDADDR	R/W	R	IPCRCVADDR
IPCSENDATA	R/W	R	IPCRCVDATA
IPCREPLY	R	R/W	IPCREPLY

## 15.5 Free-Running Counter

A 64-bit free-running counter is present in the device and can be used to timestamp IPC events between processors. The counter is clocked by PLLSYSCLK and reset by SYSRSn. The counter is implemented as two 32-bit registers, IPCCOUNTERH and IPCCOUNTERL. When IPCCOUNTERL is read, the value of IPCCOUNTERH is saved. A subsequent read to IPCCOUNTERH returns this saved value. Therefore, the user must always read IPCCOUNTERL first then read IPCCOUNTERH next. This design prevents race conditions due to IPCCOUNTERL overflowing between reads of the two registers.

The free-running counter stops only when emulation is suspended (when debugger hits a breakpoint) on all CPUs. If any core is executing, the counter runs.

## 15.6 IPC Communication Protocol

This section describes the hardware support options for IPC communication between the two CPUs. These options can be used independently or in combination. All flag definitions and data formats are entirely user-defined.

- The flag system supports event-based communication via interrupts and register polling.
  - CPUx can raise an IPC event by writing to any of the 32 bits of the IPCSET register. This sets the corresponding bits in the CPUx IPCFLG register and CPUy IPCSTS register.
  - CPUy can signal the response to the event by setting the appropriate bit in the IPCACK register. This clears the corresponding bits in the CPUx IPCFLG register and the CPUy IPCSTS register.
  - If CPUx needs to cancel an event, CPUx can set the appropriate bit in the IPCCLR register. This has the same effect as CPUy writing to IPCACK.
  - Flags 0–3 (set using IPCSET[3:0]) fire interrupts to the remote CPU. The remote CPU must configure the ePIE module properly to receive an IPC interrupt. Flags 4–31 (set using IPCSET[31:4]) do not produce interrupts. Multiple flags can be set, acknowledged, and cleared simultaneously.
- The command registers support sending several distinct pieces of information and are named COM, ADDR, DATA, and REPLY for convenience only and can hold whatever data the application needs.
  - CPUx can write data to the IPCSENDCOM, IPCSENDADDR, and IPCSENDATA registers. CPUy receives these in the IPCRECVCOM, IPCRECVADDR, and IPCRECVDATA registers.
  - CPUy can respond by writing to the IPCREPLY register. CPUx receives this data in the IPCREPLY register.
- There is an additional pair of command-like registers offered for boot-time IPC or any other convenient use — IPCBOOTMODE and IPCBOOTSTS. Both CPUs can read these registers. CPUx can only write to IPCBOOTMODE, and CPUy can only write to IPCBOOTSTS.
- There are two shared memories for passing large amounts of data between the CPUs. Each CPU has a writable memory for sending data and a read-only memory for receiving data.
- Here is an example of how to use these features together. CPUx needs some data from CPUy's LS RAM. The data is at CPUy address 0x9400 and is 0x80 16-bit words long. The protocol can be implemented like this:
  - CPUx writes 0x1 to IPCSENDCOM, defined in software to mean "copy data from address". CPUx writes the address (0x9400) to IPCSENDADDR and the data length (0x80) to IPCSENDATA.
  - CPUx writes to IPCSET[3] and IPCSET[16]. Here, IPC flag 3 is configured to send an interrupt and IPCSET[16] is defined in software to indicate an incoming command. CPUx begins polling for IPCFLG[3] to go low.
  - CPUy receives the interrupt. In the interrupt handler, CPUy checks IPCSTS, finds that flag 16 is set, and runs a command processor.
  - CPUy reads the command (0x1) from IPCRECVCOM, the address (0x9400) from IPCRECVADDR, and the data length (0x80) from IPCRECVDATA. CPUy then copies the LS RAM data to an empty space in the writable shared memory starting at offset 0x210.
  - CPUy writes the shared memory address (0x210) to the IPCLOCALREPLY register. CPUy then writes to IPCACK[16] and IPCACK[3] to clear the flags and indicate completion of the command. CPUy's work is done.
  - CPUx sees IPCFLG[3] go low. CPUx reads IPCREMOTEREPLY to get the shared memory offset of the copied data (0x210).



## 15.7 Software

### 15.7.1 IPC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/ipc

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples/).

#### 15.7.1.1 IPC basic message passing example with interrupt - MULTI\_CORE

FILE: ipc\_ex1\_basic\_cpu1\_cpu2\_multi\_c29x1.c

This example demonstrates how to configure IPC and pass information from C29x1 to C29x2 core without message queues. It is recommended to run the C29x1 core first, followed by the C29x2 core.

When using CCS for debugging the Multi-core example, after launching the debug session, connect to CPU1, load the c29x2.out followed by c29x1.out After the program is loaded, run CPU1. Once c29x1 configures and releases CPU2 out of reset, the program stops, connect to the CPU2 target now and load the symbols for c29x2.out.

In the default CPU2 linker cmd file, LPAX and LDAX RAMs are used for allocating various CPU2 sections. The CPU1 application assigns the ownership of these memory regions to CPU2 by using SysConfig. Please note that CPU2 .out file can be loaded only after CPU1 completes this configuration. The erase setting (CPU1/CPU2 On-Chip Flash -> erase setting) needs to be configured as selected banks only (Choose the corresponding BANKS allocated for CPUs) or necessary sectors only before loading CPU1/CPU2.out file (This is applicable only for FLASH configuration)

##### External Connections

- None.

##### Watch Variables

- pass

#### 15.7.1.2 IPC basic message passing example with interrupt - MULTI\_CORE

FILE: ipc\_ex1\_basic\_cpu1\_cpu2\_multi\_c29x2.c

This example demonstrates how to configure IPC and pass information from C29x1 to C29x2 core without message queues. It is recommended to run the C29x1 core first, followed by the C29x2 core.

In the default CPU2 linker cmd file, LPAX and LDAX RAMs are used for allocating various CPU2 sections. The CPU1 application assigns the ownership of these memory regions to CPU2 by using SysConfig. Please note that CPU2 .out file can be loaded only after CPU1 completes this configuration. The erase setting (CPU1/CPU2 On-Chip Flash -> erase setting) needs to be configured as selected banks only (Choose the corresponding BANKS allocated for CPUs) or necessary sectors only before loading CPU1/CPU2.out file (This is applicable only for FLASH configuration)

##### External Connections

- None.

##### Watch Variables

- None.

#### 15.7.1.3 IPC basic message passing example with interrupt - MULTI\_CORE

FILE: ipc\_ex2\_basic\_cpu1\_cpu3\_multi\_c29x1.c

This example demonstrates how to configure IPC and pass information from C29x1 to C29x3 core without message queues. It is recommended to run the C29x1 core first, followed by the C29x3 core. Once the C29x1 configures and releases CPU3 out of reset, the program stops, connect to the CPU3 target now and load the C29x3 .out.

When using CCS for debugging the Multi-core example, after launching the debug session, connect to CPU1, load the c29x3.out followed by c29x1.out. After the program is loaded, run CPU1. Once c29x1 configures and releases CPU3 out of reset, the program stops, connect to the CPU3 target now and load the symbols for c29x3.out.

In the default CPU3 linker cmd file, CPAX and CDAX RAMs are used for allocating various CPU3 sections. The CPU1 application assigns the ownership of these memory regions to CPU3 by using SysConfig. Please note that CPU3 .out file can be loaded only after CPU1 completes this configuration. The erase setting (CPU1/CPU3 On-Chip Flash -> erase setting) needs to be configured as selected banks only (Choose the corresponding BANKS allocated for CPUs) or necessary sectors only before loading CPU1/CPU3.out file (This is applicable only for FLASH configuration)

#### External Connections

- None.

#### Watch Variables

- pass

#### 15.7.1.4 IPC basic message passing example with interrupt - MULTI\_CORE

FILE: ipc\_ex2\_basic\_cpu1\_cpu3\_multi\_c29x3.c

This example demonstrates how to configure IPC and pass information from C29x1 to C29x3 core without message queues. It is recommended to run the C29x1 core first, followed by the C29x3 core. Once the C29x1 configures and releases CPU3 out of reset, the program stops, connect to the CPU3 target now and load this C29x3 .out.

In the default CPU3 linker cmd file, LPAX and LDAX RAMs are used for allocating various CPU3 sections. The CPU1 application assigns the ownership of these memory regions to CPU3 by using SysConfig. Please note that CPU3 .out file can be loaded only after CPU1 completes this configuration. The erase setting (CPU1/CPU3 On-Chip Flash -> erase setting) needs to be configured as selected banks only (Choose the corresponding BANKS allocated for CPUs) or necessary sectors only before loading CPU1/CPU3.out file (This is applicable only for FLASH configuration)

#### External Connections

- None.

#### Watch Variables

- None.

## 15.8 IPC Registers

This section describes the Interprocessor Communication Registers.

### 15.8.1 IPC Base Address Table

**Table 15-3. IPC Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
Cpu1toCpu2IpcRegs	<a href="#">CPU1TOCPU2_IPC_REGS_CPU1VIEW</a>	IPC_CPUXTOCP UX_BASE	0x0005_CE00	YES	-	-	-	-	YES
Cpu2toCpu1IpcRegs	<a href="#">CPU1TOCPU2_IPC_REGS_CPU2VIEW</a>	IPC_CPUXTOCP UX_BASE	0x0005_CE00	-	-	-	YES	-	YES

### 15.8.2 CPU1TOCPU2\_IPC\_REGS\_CPU1VIEW Registers

Table 15-4 lists the memory-mapped registers for the CPU1TOCPU2\_IPC\_REGS\_CPU1VIEW registers. All register offset addresses not listed in Table 15-4 should be considered as reserved locations and the register contents should not be modified.

**Table 15-4. CPU1TOCPU2\_IPC\_REGS\_CPU1VIEW Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CPU1TOCPU2IPCACK	CPU1TOCPU2IPCACK Register		<a href="#">Go</a>
2h	CPU2TOCPU1IPCSTS	CPU2TOCPU1IPCSTS Register		<a href="#">Go</a>
4h	CPU1TOCPU2IPCSET	CPU1TOCPU2IPCSET Register		<a href="#">Go</a>
6h	CPU1TOCPU2IPCCLR	CPU1TOCPU2IPCCLR Register		<a href="#">Go</a>
8h	CPU1TOCPU2IPCFLG	CPU1TOCPU2IPCFLG Register		<a href="#">Go</a>
Ch	IPCCOUNTERL	IPCCOUNTERL Register		<a href="#">Go</a>
Eh	IPCCOUNTERH	IPCCOUNTERH Register		<a href="#">Go</a>
10h	CPU1TOCPU2IPCSENDCOM	CPU1TOCPU2IPCSENDCOM Register		<a href="#">Go</a>
12h	CPU1TOCPU2IPCSENDADDR	CPU1TOCPU2IPCSENDADDR Register		<a href="#">Go</a>
14h	CPU1TOCPU2IPCSENDATA	CPU1TOCPU2IPCSENDATA Register		<a href="#">Go</a>
16h	CPU2TOCPU1IPCREPLY	CPU2TOCPU1IPCREPLY Register		<a href="#">Go</a>
18h	CPU2TOCPU1IPCRCVCOM	CPU2TOCPU1IPCRCVCOM Register		<a href="#">Go</a>
1Ah	CPU2TOCPU1IPCRCVADDR	CPU2TOCPU1IPCRCVADDR Register		<a href="#">Go</a>
1Ch	CPU2TOCPU1IPCRCVDATA	CPU2TOCPU1IPCRCVDATA Register		<a href="#">Go</a>
1Eh	CPU1TOCPU2IPCREPLY	CPU1TOCPU2IPCREPLY Register		<a href="#">Go</a>
20h	CPU2TOCPU1IPCBOOTSTS	CPU2TOCPU1IPCBOOTSTS Register		<a href="#">Go</a>
22h	CPU1TOCPU2IPCBOOTMODE	CPU1TOCPU2IPCBOOTMODE Register		<a href="#">Go</a>
24h	FLASHCTLSEM	FLASHCTLSEM Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 15-5 shows the codes that are used for access types in this section.

**Table 15-5. CPU1TOCPU2\_IPC\_REGS\_CPU1VIEW  
Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 15.8.2.1 CPU1TOCPU2IPCACK Register (Offset = 0h) [Reset = 0000000h]

CPU1TOCPU2IPCACK is shown in [Figure 15-2](#) and described in [Table 15-6](#).

Return to the [Summary Table](#).

CPU1TOCPU2IPCACK Register

**Figure 15-2. CPU1TOCPU2IPCACK Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 15-6. CPU1TOCPU2IPCACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC31 bit. Reset type: CPU1.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC30 bit. Reset type: CPU1.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC29 bit. Reset type: CPU1.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC28 bit. Reset type: CPU1.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC27 bit. Reset type: CPU1.SYSRSn
26	IPC26	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC26 bit. Reset type: CPU1.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC25 bit. Reset type: CPU1.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC24 bit. Reset type: CPU1.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC23 bit. Reset type: CPU1.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC22 bit. Reset type: CPU1.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC21 bit. Reset type: CPU1.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC20 bit. Reset type: CPU1.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC19 bit. Reset type: CPU1.SYSRSn

**Table 15-6. CPU1TOCPU2IPCAK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	IPC18	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC18 bit. Reset type: CPU1.SYSRSn
17	IPC17	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC17 bit. Reset type: CPU1.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC16 bit. Reset type: CPU1.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC15 bit. Reset type: CPU1.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC14 bit. Reset type: CPU1.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC13 bit. Reset type: CPU1.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC12 bit. Reset type: CPU1.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC11 bit. Reset type: CPU1.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC10 bit. Reset type: CPU1.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC9 bit. Reset type: CPU1.SYSRSn
8	IPC8	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC8 bit. Reset type: CPU1.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC7 bit. Reset type: CPU1.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC6 bit. Reset type: CPU1.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC5 bit. Reset type: CPU1.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC4 bit. Reset type: CPU1.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC3 bit. Reset type: CPU1.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC2 bit. Reset type: CPU1.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC1 bit. Reset type: CPU1.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit, will clear CPU2TOCPU1IPCFLG.IPC0 bit. Reset type: CPU1.SYSRSn

### 15.8.2.2 CPU2TOCPU1IPCSTS Register (Offset = 2h) [Reset = 0000000h]

CPU2TOCPU1IPCSTS is shown in [Figure 15-3](#) and described in [Table 15-7](#).

Return to the [Summary Table](#).

Status of CPU1TOCPU2IPCFLG register

**Figure 15-3. CPU2TOCPU1IPCSTS Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 15-7. CPU2TOCPU1IPCSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R	0h	Indicates to CPU1 if the IPC31 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC31 bit. 0: No IPC31 event was set by CPU2 1: An IPC31 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
30	IPC30	R	0h	Indicates to CPU1 if the IPC30 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC30 bit. 0: No IPC30 event was set by CPU2 1: An IPC30 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
29	IPC29	R	0h	Indicates to CPU1 if the IPC29 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC29 bit. 0: No IPC29 event was set by CPU2 1: An IPC29 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
28	IPC28	R	0h	Indicates to CPU1 if the IPC28 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC28 bit. 0: No IPC28 event was set by CPU2 1: An IPC28 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-7. CPU2TOCPU1IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	IPC27	R	0h	Indicates to CPU1 if the IPC27 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC27 bit. 0: No IPC27 event was set by CPU2 1: An IPC27 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
26	IPC26	R	0h	Indicates to CPU1 if the IPC26 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC26 bit. 0: No IPC26 event was set by CPU2 1: An IPC26 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
25	IPC25	R	0h	Indicates to CPU1 if the IPC25 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC25 bit. 0: No IPC25 event was set by CPU2 1: An IPC25 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
24	IPC24	R	0h	Indicates to CPU1 if the IPC24 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC24 bit. 0: No IPC24 event was set by CPU2 1: An IPC24 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
23	IPC23	R	0h	Indicates to CPU1 if the IPC23 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC23 bit. 0: No IPC23 event was set by CPU2 1: An IPC23 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
22	IPC22	R	0h	Indicates to CPU1 if the IPC22 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC22 bit. 0: No IPC22 event was set by CPU2 1: An IPC22 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
21	IPC21	R	0h	Indicates to CPU1 if the IPC21 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC21 bit. 0: No IPC21 event was set by CPU2 1: An IPC21 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
20	IPC20	R	0h	Indicates to CPU1 if the IPC20 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC20 bit. 0: No IPC20 event was set by CPU2 1: An IPC20 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-7. CPU2TOCPU1IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	IPC19	R	0h	Indicates to CPU1 if the IPC19 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC19 bit. 0: No IPC19 event was set by CPU2 1: An IPC19 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
18	IPC18	R	0h	Indicates to CPU1 if the IPC18 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC18 bit. 0: No IPC18 event was set by CPU2 1: An IPC18 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
17	IPC17	R	0h	Indicates to CPU1 if the IPC17 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC17 bit. 0: No IPC17 event was set by CPU2 1: An IPC17 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
16	IPC16	R	0h	Indicates to CPU1 if the IPC16 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC16 bit. 0: No IPC16 event was set by CPU2 1: An IPC16 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
15	IPC15	R	0h	Indicates to CPU1 if the IPC15 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC15 bit. 0: No IPC15 event was set by CPU2 1: An IPC15 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
14	IPC14	R	0h	Indicates to CPU1 if the IPC14 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC14 bit. 0: No IPC14 event was set by CPU2 1: An IPC14 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
13	IPC13	R	0h	Indicates to CPU1 if the IPC13 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC13 bit. 0: No IPC13 event was set by CPU2 1: An IPC13 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
12	IPC12	R	0h	Indicates to CPU1 if the IPC12 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC12 bit. 0: No IPC12 event was set by CPU2 1: An IPC12 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn



**Table 15-7. CPU2TOCPU1IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	IPC11	R	0h	Indicates to CPU1 if the IPC11 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC11 bit. 0: No IPC11 event was set by CPU2 1: An IPC11 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
10	IPC10	R	0h	Indicates to CPU1 if the IPC10 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC10 bit. 0: No IPC10 event was set by CPU2 1: An IPC10 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
9	IPC9	R	0h	Indicates to CPU1 if the IPC9 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC9 bit. 0: No IPC9 event was set by CPU2 1: An IPC9 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
8	IPC8	R	0h	Indicates to CPU1 if the IPC8 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC8 bit. 0: No IPC8 event was set by CPU2 1: An IPC8 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
7	IPC7	R	0h	Indicates to CPU1 if the IPC7 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC7 bit. 0: No IPC7 event was set by CPU2 1: An IPC7 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
6	IPC6	R	0h	Indicates to CPU1 if the IPC6 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC6 bit. 0: No IPC6 event was set by CPU2 1: An IPC6 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
5	IPC5	R	0h	Indicates to CPU1 if the IPC5 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC5 bit. 0: No IPC5 event was set by CPU2 1: An IPC5 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
4	IPC4	R	0h	Indicates to CPU1 if the IPC4 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC4 bit. 0: No IPC4 event was set by CPU2 1: An IPC4 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-7. CPU2TOCPU1IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	IPC3	R	0h	Indicates to CPU1 if the IPC3 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC3 bit. 0: No IPC3 event was set by CPU2 1: An IPC3 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
2	IPC2	R	0h	Indicates to CPU1 if the IPC2 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC2 bit. 0: No IPC2 event was set by CPU2 1: An IPC2 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
1	IPC1	R	0h	Indicates to CPU1 if the IPC1 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC1 bit. 0: No IPC1 event was set by CPU2 1: An IPC1 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
0	IPC0	R	0h	Indicates to CPU1 if the IPC0 event flag was set by CPU2. Reflects the state of CPU2TOCPU1IPCFLG.IPC0 bit. 0: No IPC0 event was set by CPU2 1: An IPC0 event was set by CPU2 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

### 15.8.2.3 CPU1TOCPU2IPCSET Register (Offset = 4h) [Reset = 0000000h]

CPU1TOCPU2IPCSET is shown in [Figure 15-4](#) and described in [Table 15-8](#).

Return to the [Summary Table](#).

Set CPU1TOCPU2IPCFLG register

**Figure 15-4. CPU1TOCPU2IPCSET Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 15-8. CPU1TOCPU2IPCSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC31 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC30 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC29 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC28 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC27 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-8. CPU1TOCPU2IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	IPC26	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC26 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC25 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC24 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC23 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC22 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC21 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC20 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC19 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
18	IPC18	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC18 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-8. CPU1TOCPU2IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	IPC17	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC17 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC16 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC15 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC14 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC13 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC12 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC11 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC10 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC9 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-8. CPU1TOCPU2IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	IPC8	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC8 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC7 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC6 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC5 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC4 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC3 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC2 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC1 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit sets the CPU1TOCPU2IPCFLG.IPC0 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

### 15.8.2.4 CPU1TOCPU2IPCCLR Register (Offset = 6h) [Reset = 0000000h]

CPU1TOCPU2IPCCLR is shown in [Figure 15-5](#) and described in [Table 15-9](#).

Return to the [Summary Table](#).

Clear CPU1TOCPU2IPCFLG register

**Figure 15-5. CPU1TOCPU2IPCCLR Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 15-9. CPU1TOCPU2IPCCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC31 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC30 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC29 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC28 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC27 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-9. CPU1TOCPU2IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	IPC26	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC26 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC25 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC24 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC23 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC22 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC21 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC20 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC19 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
18	IPC18	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC18 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn



**Table 15-9. CPU1TOCPU2IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	IPC17	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC17 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC16 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC15 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC14 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC13 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC12 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC11 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC10 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC9 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-9. CPU1TOCPU2IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	IPC8	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC8 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC7 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC6 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC5 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC4 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC3 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC2 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC1 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit clear the CPU1TOCPU2IPCFLG.IPC0 event flag for CPU2. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

### 15.8.2.5 CPU1TOCPU2IPCFLG Register (Offset = 8h) [Reset = 0000000h]

CPU1TOCPU2IPCFLG is shown in [Figure 15-6](#) and described in [Table 15-10](#).

Return to the [Summary Table](#).

CPU1TOCPU2IPCFLG Register

**Figure 15-6. CPU1TOCPU2IPCFLG Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 15-10. CPU1TOCPU2IPCFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R	0h	0: No IPC31 event request to CPU2 1: IPC31 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
30	IPC30	R	0h	0: No IPC30 event request to CPU2 1: IPC30 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
29	IPC29	R	0h	0: No IPC29 event request to CPU2 1: IPC29 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
28	IPC28	R	0h	0: No IPC28 event request to CPU2 1: IPC28 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
27	IPC27	R	0h	0: No IPC27 event request to CPU2 1: IPC27 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
26	IPC26	R	0h	0: No IPC26 event request to CPU2 1: IPC26 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-10. CPU1TOCPU2IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	IPC25	R	0h	0: No IPC25 event request to CPU2 1: IPC25 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
24	IPC24	R	0h	0: No IPC24 event request to CPU2 1: IPC24 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
23	IPC23	R	0h	0: No IPC23 event request to CPU2 1: IPC23 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
22	IPC22	R	0h	0: No IPC22 event request to CPU2 1: IPC22 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
21	IPC21	R	0h	0: No IPC21 event request to CPU2 1: IPC21 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
20	IPC20	R	0h	0: No IPC20 event request to CPU2 1: IPC20 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
19	IPC19	R	0h	0: No IPC19 event request to CPU2 1: IPC19 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
18	IPC18	R	0h	0: No IPC18 event request to CPU2 1: IPC18 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
17	IPC17	R	0h	0: No IPC17 event request to CPU2 1: IPC17 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
16	IPC16	R	0h	0: No IPC16 event request to CPU2 1: IPC16 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
15	IPC15	R	0h	0: No IPC15 event request to CPU2 1: IPC15 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-10. CPU1TOCPU2IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	IPC14	R	0h	0: No IPC14 event request to CPU2 1: IPC14 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
13	IPC13	R	0h	0: No IPC13 event request to CPU2 1: IPC13 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
12	IPC12	R	0h	0: No IPC12 event request to CPU2 1: IPC12 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
11	IPC11	R	0h	0: No IPC11 event request to CPU2 1: IPC11 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
10	IPC10	R	0h	0: No IPC10 event request to CPU2 1: IPC10 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
9	IPC9	R	0h	0: No IPC9 event request to CPU2 1: IPC9 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
8	IPC8	R	0h	0: No IPC8 event request to CPU2 1: IPC8 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
7	IPC7	R	0h	0: No IPC7 event request to CPU2 1: IPC7 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
6	IPC6	R	0h	0: No IPC6 event request to CPU2 1: IPC6 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
5	IPC5	R	0h	0: No IPC5 event request to CPU2 1: IPC5 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
4	IPC4	R	0h	0: No IPC4 event request to CPU2 1: IPC4 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-10. CPU1TOCPU2IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	IPC3	R	0h	0: No IPC3 event request to CPU2 1: IPC3 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
2	IPC2	R	0h	0: No IPC2 event request to CPU2 1: IPC2 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
1	IPC1	R	0h	0: No IPC1 event request to CPU2 1: IPC1 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
0	IPC0	R	0h	0: No IPC0 event request to CPU2 1: IPC0 event request to CPU2 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

### 15.8.2.6 IPCCOUNTERL Register (Offset = Ch) [Reset = 0000000h]

IPCCOUNTERL is shown in [Figure 15-7](#) and described in [Table 15-11](#).

Return to the [Summary Table](#).

IPC Counter Low Register

**Figure 15-7. IPCCOUNTERL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R-0h																															

**Table 15-11. IPCCOUNTERL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R	0h	This is the lower 32-bits of free running 64 bit timestamp counter clocked by the PLLSYSCLK. Reset type: CPU1.SYSRSn

### 15.8.2.7 IPCCOUNTERH Register (Offset = Eh) [Reset = 0000000h]

IPCCOUNTERH is shown in [Figure 15-8](#) and described in [Table 15-12](#).

Return to the [Summary Table](#).

IPC Counter High Register

**Figure 15-8. IPCCOUNTERH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R-0h																															

**Table 15-12. IPCCOUNTERH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R	0h	This is the upper 32-bits of free running 64 bit timestamp counter clocked by the PLLSYSCLK. Reset type: CPU1.SYSRSn



### 15.8.2.8 CPU1TOCPU2IPCSENDCOM Register (Offset = 10h) [Reset = 0000000h]

CPU1TOCPU2IPCSENDCOM is shown in [Figure 15-9](#) and described in [Table 15-13](#).

Return to the [Summary Table](#).

CPU1 to CPU2 IPC Command

**Figure 15-9. CPU1TOCPU2IPCSENDCOM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMMAND																															
R/W-0h																															

**Table 15-13. CPU1TOCPU2IPCSENDCOM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COMMAND	R/W	0h	This is a general purpose register used to send software-defined commands to CPU2 from CPU1. Reset type: CPU1.SYSRSn

### 15.8.2.9 CPU1TOCPU2IPCSSENDADDR Register (Offset = 12h) [Reset = 0000000h]

CPU1TOCPU2IPCSSENDADDR is shown in [Figure 15-10](#) and described in [Table 15-14](#).

Return to the [Summary Table](#).

CPU1 to CPU2 IPC Address

**Figure 15-10. CPU1TOCPU2IPCSSENDADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRESS																															
R/W-0h																															

**Table 15-14. CPU1TOCPU2IPCSSENDADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDRESS	R/W	0h	This is a general purpose register used to send software-defined address to CPU2 from CPU1. Reset type: CPU1.SYSRSn

### 15.8.2.10 CPU1TOCPU2IPCSSENDDATA Register (Offset = 14h) [Reset = 0000000h]

CPU1TOCPU2IPCSSENDDATA is shown in [Figure 15-11](#) and described in [Table 15-15](#).

Return to the [Summary Table](#).

CPU1 to CPU2 IPC Data

**Figure 15-11. CPU1TOCPU2IPCSSENDDATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	WDATA														
																	R/W-0h														

**Table 15-15. CPU1TOCPU2IPCSSENDDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WDATA	R/W	0h	This is a general purpose register used to send software-defined data to CPU2 from CPU1. Reset type: CPU1.SYSRSn

### 15.8.2.11 CPU2TOCPU1IPCREPLY Register (Offset = 16h) [Reset = 0000000h]

CPU2TOCPU1IPCREPLY is shown in [Figure 15-12](#) and described in [Table 15-16](#).

Return to the [Summary Table](#).

Reply from CPU2 to CPU1TOCPU2IPCSENDCOM command request

**Figure 15-12. CPU2TOCPU1IPCREPLY Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																RDATA															
																R/W-0h															

**Table 15-16. CPU2TOCPU1IPCREPLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RDATA	R/W	0h	This is a general purpose register used to send a reply to CPU1 to CPU2 command from CPU2. Note: This register is not writable from CPU1. Reset type: CPU2.SYSRSn

### 15.8.2.12 CPU2TOCPU1IPCRCVCOM Register (Offset = 18h) [Reset = 0000000h]

CPU2TOCPU1IPCRCVCOM is shown in [Figure 15-13](#) and described in [Table 15-17](#).

Return to the [Summary Table](#).

Reflects the value in CPU2TOCPU1IPCSENDCOM Register

**Figure 15-13. CPU2TOCPU1IPCRCVCOM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMMAND																															
R-0h																															

**Table 15-17. CPU2TOCPU1IPCRCVCOM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COMMAND	R	0h	Reflects the state of CPU2TOCPU1IPCSENDCOM register Reset type: CPU2.SYSRSn

### 15.8.2.13 CPU2TOCPU1IPCRCVADDR Register (Offset = 1Ah) [Reset = 0000000h]

CPU2TOCPU1IPCRCVADDR is shown in [Figure 15-14](#) and described in [Table 15-18](#).

Return to the [Summary Table](#).

Refelects the value in CPU2TOCPU1IPCSENDADDR Register

**Figure 15-14. CPU2TOCPU1IPCRCVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRESS																															
R-0h																															

**Table 15-18. CPU2TOCPU1IPCRCVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDRESS	R	0h	Refelects the state of CPU2TOCPU1IPCSENDADDR register Reset type: CPU2.SYSRSn

### 15.8.2.14 CPU2TOCPU1IPCRECVDATA Register (Offset = 1Ch) [Reset = 0000000h]

CPU2TOCPU1IPCRECVDATA is shown in [Figure 15-15](#) and described in [Table 15-19](#).

Return to the [Summary Table](#).

Refelects the value in CPU2TOCPU1IPCSENDDATA Register

**Figure 15-15. CPU2TOCPU1IPCRECVDATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDATA																															
R-0h																															

**Table 15-19. CPU2TOCPU1IPCRECVDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WDATA	R	0h	Refelects the state of CPU2TOCPU1IPCSENDDATA register Reset type: CPU2.SYSRSn

### 15.8.2.15 CPU1TOCPU2IPCREPLY Register (Offset = 1Eh) [Reset = 0000000h]

CPU1TOCPU2IPCREPLY is shown in [Figure 15-16](#) and described in [Table 15-20](#).

Return to the [Summary Table](#).

Reply from CPU1 to CPU2TOCPU1IPCSENDCOM command

**Figure 15-16. CPU1TOCPU2IPCREPLY Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	RDATA														
																	R/W-0h														

**Table 15-20. CPU1TOCPU2IPCREPLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RDATA	R/W	0h	This is a general purpose register used to send a reply to CPU2 to CPU1 command from CPU1. Note: This register is not writable from CPU2. Reset type: CPU1.SYSRSn



### 15.8.2.16 CPU2TOCPU1IPCBOOTSTS Register (Offset = 20h) [Reset = 0000000h]

CPU2TOCPU1IPCBOOTSTS is shown in [Figure 15-17](#) and described in [Table 15-21](#).

Return to the [Summary Table](#).

CPU2 to CPU1 BOOT Status

**Figure 15-17. CPU2TOCPU1IPCBOOTSTS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOOTSTS																															
R/W-0h																															

**Table 15-21. CPU2TOCPU1IPCBOOTSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BOOTSTS	R/W	0h	This register is used by CPU2 to pass the boot Status to CPU1. The data format is software-defined. It can only be written by CPU2. Reset type: CPU2.SYSRSn

### 15.8.2.17 CPU1TOCPU2IPCBOOTMODE Register (Offset = 22h) [Reset = 0000000h]

CPU1TOCPU2IPCBOOTMODE is shown in [Figure 15-18](#) and described in [Table 15-22](#).

Return to the [Summary Table](#).

CPU1 to CPU2 BOOT Mode setting

**Figure 15-18. CPU1TOCPU2IPCBOOTMODE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOOTMODE																															
R/W-0h																															

**Table 15-22. CPU1TOCPU2IPCBOOTMODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BOOTMODE	R/W	0h	This register is used by CPU1 to pass a boot mode information to CPU2. The data format is software-defined. It can only be written by CPU1. Reset type: CPU1.SYSRSn

### 15.8.2.18 FLASHCTLSEM Register (Offset = 24h) [Reset = 0000000h]

FLASHCTLSEM is shown in [Figure 15-19](#) and described in [Table 15-23](#).

Return to the [Summary Table](#).

Flash controller access semaphore request register for program/erase

**Figure 15-19. FLASHCTLSEM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
KEY															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														SEM	
R-0-0h														R/W-0h	

**Table 15-23. FLASHCTLSEM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	In order to write to the semaphore bits, 0x5a5a must be written to these key bits at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every semaphore change. Reset type: CPU1.SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1-0	SEM	R/W	0h	These bits decide which CPU has control of the flash controller, which allows program/erase access to the flash memory. The possible values are: 00: Read-only state. CPU1 has control of the pump, but CPU2 may seize control at any time. 01: CPU1 has exclusive control of the Flash Controller and of these semaphore bits. CPU1 can relinquish control by setting the bits back to 00. 10: CPU2 has exclusive control of the Flash Controller and of these semaphore bits. CPU2 can relinquish control by setting the bits back to 00. 11: Read-only state. CPU1 has control of the pump, but CPU2 may seize control at any time. Going from 01->10 or 10->01 is not allowed. The semaphore bits [1:0] must be written along with the correct key in bits [31:16]. Note: This field will be reset by the respective CPU resets depending on who owns the Flash Controller. For example if CPU2 is the owner, then CPU2SYSRSN would reset this field. Note: When CPU2SYSRSN asserted, user has to poll for FLASHCTLSEM value 0x0 and then program the FLASHCTLSEM depends on subsequent ownership requirement. Reset type: CPU1.SYSRSn, CPU2.SYSRSn

### 15.8.3 CPU1TOCPU2\_IPC\_REGS\_CPU2VIEW Registers

Table 15-24 lists the memory-mapped registers for the CPU1TOCPU2\_IPC\_REGS\_CPU2VIEW registers. All register offset addresses not listed in Table 15-24 should be considered as reserved locations and the register contents should not be modified.

**Table 15-24. CPU1TOCPU2\_IPC\_REGS\_CPU2VIEW Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CPU2TOCPU1IPCACK	CPU2TOCPU1IPCACK Register		<a href="#">Go</a>
2h	CPU1TOCPU2IPCSTS	CPU1TOCPU2IPCSTS Register		<a href="#">Go</a>
4h	CPU2TOCPU1IPCSET	CPU2TOCPU1IPCSET Register		<a href="#">Go</a>
6h	CPU2TOCPU1IPCCLR	CPU2TOCPU1IPCCLR Register		<a href="#">Go</a>
8h	CPU2TOCPU1IPCFLG	CPU2TOCPU1IPCFLG Register		<a href="#">Go</a>
Ch	IPCCOUNTERL	IPCCOUNTERL Register		<a href="#">Go</a>
Eh	IPCCOUNTERH	IPCCOUNTERH Register		<a href="#">Go</a>
10h	CPU1TOCPU2IPCRCVCOM	CPU1TOCPU2IPCRCVCOM Register		<a href="#">Go</a>
12h	CPU1TOCPU2IPCRCVADDR	CPU1TOCPU2IPCRCVADDR Register		<a href="#">Go</a>
14h	CPU1TOCPU2IPCRCVDATA	CPU1TOCPU2IPCRCVDATA Register		<a href="#">Go</a>
16h	CPU2TOCPU1IPCRCPLY	CPU2TOCPU1IPCRCPLY Register		<a href="#">Go</a>
18h	CPU2TOCPU1IPCSENDCOM	CPU2TOCPU1IPCSENDCOM Register		<a href="#">Go</a>
1Ah	CPU2TOCPU1IPCSENDADDR	CPU2TOCPU1IPCSENDADDR Register		<a href="#">Go</a>
1Ch	CPU2TOCPU1IPCSENDATA	CPU2TOCPU1IPCSENDATA Register		<a href="#">Go</a>
1Eh	CPU1TOCPU2IPCRCPLY	CPU1TOCPU2IPCRCPLY Register		<a href="#">Go</a>
20h	CPU2TOCPU1IPCBOOTSTS	CPU2TOCPU1IPCBOOTSTS Register		<a href="#">Go</a>
22h	CPU1TOCPU2IPCBOOTMODE	CPU1TOCPU2IPCBOOTMODE Register		<a href="#">Go</a>
24h	FLASHCTLSEM	FLASHCTLSEM Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 15-25 shows the codes that are used for access types in this section.

**Table 15-25. CPU1TOCPU2\_IPC\_REGS\_CPU2VIEW Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 15.8.3.1 CPU2TOCPU1IPCACK Register (Offset = 0h) [Reset = 0000000h]

CPU2TOCPU1IPCACK is shown in [Figure 15-20](#) and described in [Table 15-26](#).

Return to the [Summary Table](#).

CPU2TOCPU1IPCACK Register

**Figure 15-20. CPU2TOCPU1IPCACK Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 15-26. CPU2TOCPU1IPCACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC31 bit. Reset type: CPU2.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC30 bit. Reset type: CPU2.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC29 bit. Reset type: CPU2.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC28 bit. Reset type: CPU2.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC27 bit. Reset type: CPU2.SYSRSn
26	IPC26	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC26 bit. Reset type: CPU2.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC25 bit. Reset type: CPU2.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC24 bit. Reset type: CPU2.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC23 bit. Reset type: CPU2.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC22 bit. Reset type: CPU2.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC21 bit. Reset type: CPU2.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC20 bit. Reset type: CPU2.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC19 bit. Reset type: CPU2.SYSRSn

**Table 15-26. CPU2TOCPU1IPCACK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	IPC18	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC18 bit. Reset type: CPU2.SYSRSn
17	IPC17	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC17 bit. Reset type: CPU2.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC16 bit. Reset type: CPU2.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC15 bit. Reset type: CPU2.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC14 bit. Reset type: CPU2.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC13 bit. Reset type: CPU2.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC12 bit. Reset type: CPU2.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC11 bit. Reset type: CPU2.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC10 bit. Reset type: CPU2.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC9 bit. Reset type: CPU2.SYSRSn
8	IPC8	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC8 bit. Reset type: CPU2.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC7 bit. Reset type: CPU2.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC6 bit. Reset type: CPU2.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC5 bit. Reset type: CPU2.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC4 bit. Reset type: CPU2.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC3 bit. Reset type: CPU2.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC2 bit. Reset type: CPU2.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC1 bit. Reset type: CPU2.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit, will clear CPU1TOCPU2IPCFLG.IPC0 bit. Reset type: CPU2.SYSRSn

### 15.8.3.2 CPU1TOCPU2IPCSTS Register (Offset = 2h) [Reset = 0000000h]

CPU1TOCPU2IPCSTS is shown in [Figure 15-21](#) and described in [Table 15-27](#).

Return to the [Summary Table](#).

Status of CPU2TOCPU1IPCFLG register

**Figure 15-21. CPU1TOCPU2IPCSTS Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 15-27. CPU1TOCPU2IPCSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R	0h	Indicates to CPU2 if the IPC31 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC31 bit. 0: No IPC31 event was set by CPU1 1: An IPC31 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
30	IPC30	R	0h	Indicates to CPU2 if the IPC30 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC30 bit. 0: No IPC30 event was set by CPU1 1: An IPC30 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
29	IPC29	R	0h	Indicates to CPU2 if the IPC29 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC29 bit. 0: No IPC29 event was set by CPU1 1: An IPC29 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
28	IPC28	R	0h	Indicates to CPU2 if the IPC28 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC28 bit. 0: No IPC28 event was set by CPU1 1: An IPC28 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-27. CPU1TOCPU2IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	IPC27	R	0h	Indicates to CPU2 if the IPC27 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC27 bit. 0: No IPC27 event was set by CPU1 1: An IPC27 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
26	IPC26	R	0h	Indicates to CPU2 if the IPC26 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC26 bit. 0: No IPC26 event was set by CPU1 1: An IPC26 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
25	IPC25	R	0h	Indicates to CPU2 if the IPC25 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC25 bit. 0: No IPC25 event was set by CPU1 1: An IPC25 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
24	IPC24	R	0h	Indicates to CPU2 if the IPC24 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC24 bit. 0: No IPC24 event was set by CPU1 1: An IPC24 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
23	IPC23	R	0h	Indicates to CPU2 if the IPC23 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC23 bit. 0: No IPC23 event was set by CPU1 1: An IPC23 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
22	IPC22	R	0h	Indicates to CPU2 if the IPC22 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC22 bit. 0: No IPC22 event was set by CPU1 1: An IPC22 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
21	IPC21	R	0h	Indicates to CPU2 if the IPC21 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC21 bit. 0: No IPC21 event was set by CPU1 1: An IPC21 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
20	IPC20	R	0h	Indicates to CPU2 if the IPC20 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC20 bit. 0: No IPC20 event was set by CPU1 1: An IPC20 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn



**Table 15-27. CPU1TOCPU2IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	IPC19	R	0h	Indicates to CPU2 if the IPC19 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC19 bit. 0: No IPC19 event was set by CPU1 1: An IPC19 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
18	IPC18	R	0h	Indicates to CPU2 if the IPC18 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC18 bit. 0: No IPC18 event was set by CPU1 1: An IPC18 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
17	IPC17	R	0h	Indicates to CPU2 if the IPC17 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC17 bit. 0: No IPC17 event was set by CPU1 1: An IPC17 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
16	IPC16	R	0h	Indicates to CPU2 if the IPC16 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC16 bit. 0: No IPC16 event was set by CPU1 1: An IPC16 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
15	IPC15	R	0h	Indicates to CPU2 if the IPC15 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC15 bit. 0: No IPC15 event was set by CPU1 1: An IPC15 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
14	IPC14	R	0h	Indicates to CPU2 if the IPC14 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC14 bit. 0: No IPC14 event was set by CPU1 1: An IPC14 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
13	IPC13	R	0h	Indicates to CPU2 if the IPC13 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC13 bit. 0: No IPC13 event was set by CPU1 1: An IPC13 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
12	IPC12	R	0h	Indicates to CPU2 if the IPC12 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC12 bit. 0: No IPC12 event was set by CPU1 1: An IPC12 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-27. CPU1TOCPU2IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	IPC11	R	0h	Indicates to CPU2 if the IPC11 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC11 bit. 0: No IPC11 event was set by CPU1 1: An IPC11 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
10	IPC10	R	0h	Indicates to CPU2 if the IPC10 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC10 bit. 0: No IPC10 event was set by CPU1 1: An IPC10 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
9	IPC9	R	0h	Indicates to CPU2 if the IPC9 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC9 bit. 0: No IPC9 event was set by CPU1 1: An IPC9 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
8	IPC8	R	0h	Indicates to CPU2 if the IPC8 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC8 bit. 0: No IPC8 event was set by CPU1 1: An IPC8 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
7	IPC7	R	0h	Indicates to CPU2 if the IPC7 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC7 bit. 0: No IPC7 event was set by CPU1 1: An IPC7 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
6	IPC6	R	0h	Indicates to CPU2 if the IPC6 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC6 bit. 0: No IPC6 event was set by CPU1 1: An IPC6 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
5	IPC5	R	0h	Indicates to CPU2 if the IPC5 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC5 bit. 0: No IPC5 event was set by CPU1 1: An IPC5 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
4	IPC4	R	0h	Indicates to CPU2 if the IPC4 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC4 bit. 0: No IPC4 event was set by CPU1 1: An IPC4 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

**Table 15-27. CPU1TOCPU2IPCSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	IPC3	R	0h	Indicates to CPU2 if the IPC3 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC3 bit. 0: No IPC3 event was set by CPU1 1: An IPC3 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
2	IPC2	R	0h	Indicates to CPU2 if the IPC2 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC2 bit. 0: No IPC2 event was set by CPU1 1: An IPC2 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
1	IPC1	R	0h	Indicates to CPU2 if the IPC1 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC1 bit. 0: No IPC1 event was set by CPU1 1: An IPC1 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn
0	IPC0	R	0h	Indicates to CPU2 if the IPC0 event flag was set by CPU1. Reflects the state of CPU1TOCPU2IPCFLG.IPC0 bit. 0: No IPC0 event was set by CPU1 1: An IPC0 event was set by CPU1 Notes [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU1.SYSRSn

### 15.8.3.3 CPU2TOCPU1IPCSET Register (Offset = 4h) [Reset = 0000000h]

CPU2TOCPU1IPCSET is shown in [Figure 15-22](#) and described in [Table 15-28](#).

Return to the [Summary Table](#).

Set CPU2TOCPU1IPCFLG register

**Figure 15-22. CPU2TOCPU1IPCSET Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 15-28. CPU2TOCPU1IPCSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC31 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC30 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC29 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC28 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC27 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-28. CPU2TOCPU1IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	IPC26	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC26 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC25 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC24 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC23 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC22 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC21 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC20 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC19 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
18	IPC18	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC18 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-28. CPU2TOCPU1IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	IPC17	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC17 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC16 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC15 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC14 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC13 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC12 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC11 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC10 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC9 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-28. CPU2TOCPU1IPCSET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	IPC8	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC8 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC7 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC6 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC5 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC4 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC3 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC2 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC1 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit sets the CPU2TOCPU1IPCFLG.IPC0 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

### 15.8.3.4 CPU2TOCPU1IPCCLR Register (Offset = 6h) [Reset = 0000000h]

CPU2TOCPU1IPCCLR is shown in [Figure 15-23](#) and described in [Table 15-29](#).

Return to the [Summary Table](#).

Clear CPU2TOCPU1IPCFLG register

**Figure 15-23. CPU2TOCPU1IPCCLR Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 15-29. CPU2TOCPU1IPCCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC31 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
30	IPC30	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC30 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
29	IPC29	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC29 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
28	IPC28	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC28 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
27	IPC27	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC27 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn



**Table 15-29. CPU2TOCPU1IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	IPC26	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC26 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
25	IPC25	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC25 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
24	IPC24	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC24 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
23	IPC23	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC23 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
22	IPC22	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC22 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
21	IPC21	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC21 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
20	IPC20	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC20 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
19	IPC19	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC19 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
18	IPC18	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC18 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-29. CPU2TOCPU1IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	IPC17	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC17 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
16	IPC16	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC16 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
15	IPC15	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC15 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
14	IPC14	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC14 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
13	IPC13	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC13 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
12	IPC12	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC12 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
11	IPC11	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC11 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
10	IPC10	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC10 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
9	IPC9	R-0/W1S	0h	Writing 1 to this bit clear the CPU2TOCPU1IPCFLG.IPC9 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-29. CPU2TOCPU1IPCCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	IPC8	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC8 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
7	IPC7	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC7 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
6	IPC6	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC6 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
5	IPC5	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC5 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
4	IPC4	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC4 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
3	IPC3	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC3 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
2	IPC2	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC2 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
1	IPC1	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC1 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
0	IPC0	R-0/W1S	0h	Writing 1 to this bit clears the CPU2TOCPU1IPCFLG.IPC0 event flag for CPU1. Writing 0 has no effect. Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

### 15.8.3.5 CPU2TOCPU1IPCFLG Register (Offset = 8h) [Reset = 0000000h]

CPU2TOCPU1IPCFLG is shown in [Figure 15-24](#) and described in [Table 15-30](#).

Return to the [Summary Table](#).

CPU2TOCPU1IPCFLG Register

**Figure 15-24. CPU2TOCPU1IPCFLG Register**

31	30	29	28	27	26	25	24
IPC31	IPC30	IPC29	IPC28	IPC27	IPC26	IPC25	IPC24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
IPC23	IPC22	IPC21	IPC20	IPC19	IPC18	IPC17	IPC16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
IPC15	IPC14	IPC13	IPC12	IPC11	IPC10	IPC9	IPC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
IPC7	IPC6	IPC5	IPC4	IPC3	IPC2	IPC1	IPC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 15-30. CPU2TOCPU1IPCFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	IPC31	R	0h	0: No IPC31 event request to CPU1 1: IPC31 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
30	IPC30	R	0h	0: No IPC30 event request to CPU1 1: IPC30 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
29	IPC29	R	0h	0: No IPC29 event request to CPU1 1: IPC29 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
28	IPC28	R	0h	0: No IPC28 event request to CPU1 1: IPC28 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
27	IPC27	R	0h	0: No IPC27 event request to CPU1 1: IPC27 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
26	IPC26	R	0h	0: No IPC26 event request to CPU1 1: IPC26 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-30. CPU2TOCPU1IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	IPC25	R	0h	0: No IPC25 event request to CPU1 1: IPC25 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
24	IPC24	R	0h	0: No IPC24 event request to CPU1 1: IPC24 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
23	IPC23	R	0h	0: No IPC23 event request to CPU1 1: IPC23 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
22	IPC22	R	0h	0: No IPC22 event request to CPU1 1: IPC22 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
21	IPC21	R	0h	0: No IPC21 event request to CPU1 1: IPC21 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
20	IPC20	R	0h	0: No IPC20 event request to CPU1 1: IPC20 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
19	IPC19	R	0h	0: No IPC19 event request to CPU1 1: IPC19 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
18	IPC18	R	0h	0: No IPC18 event request to CPU1 1: IPC18 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
17	IPC17	R	0h	0: No IPC17 event request to CPU1 1: IPC17 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
16	IPC16	R	0h	0: No IPC16 event request to CPU1 1: IPC16 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
15	IPC15	R	0h	0: No IPC15 event request to CPU1 1: IPC15 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-30. CPU2TOCPU1IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	IPC14	R	0h	0: No IPC14 event request to CPU1 1: IPC14 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
13	IPC13	R	0h	0: No IPC13 event request to CPU1 1: IPC13 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
12	IPC12	R	0h	0: No IPC12 event request to CPU1 1: IPC12 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
11	IPC11	R	0h	0: No IPC11 event request to CPU1 1: IPC11 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
10	IPC10	R	0h	0: No IPC10 event request to CPU1 1: IPC10 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
9	IPC9	R	0h	0: No IPC9 event request to CPU1 1: IPC9 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
8	IPC8	R	0h	0: No IPC8 event request to CPU1 1: IPC8 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
7	IPC7	R	0h	0: No IPC7 event request to CPU1 1: IPC7 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
6	IPC6	R	0h	0: No IPC6 event request to CPU1 1: IPC6 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
5	IPC5	R	0h	0: No IPC5 event request to CPU1 1: IPC5 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
4	IPC4	R	0h	0: No IPC4 event request to CPU1 1: IPC4 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

**Table 15-30. CPU2TOCPU1IPCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	IPC3	R	0h	0: No IPC3 event request to CPU1 1: IPC3 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
2	IPC2	R	0h	0: No IPC2 event request to CPU1 1: IPC2 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
1	IPC1	R	0h	0: No IPC1 event request to CPU1 1: IPC1 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn
0	IPC0	R	0h	0: No IPC0 event request to CPU1 1: IPC0 event request to CPU1 Notes: [1] IPC event flags 0-7 will trigger interrupts. Reset type: CPU2.SYSRSn

### 15.8.3.6 IPCCOUNTERL Register (Offset = Ch) [Reset = 0000000h]

IPCCOUNTERL is shown in [Figure 15-25](#) and described in [Table 15-31](#).

Return to the [Summary Table](#).

IPC Counter Low Register

**Figure 15-25. IPCCOUNTERL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R-0h																															

**Table 15-31. IPCCOUNTERL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R	0h	This is the lower 32-bits of free running 64 bit timestamp counter clocked by the PLLSYSCLK. Reset type: CPU1.SYSRSn



### 15.8.3.7 IPCCOUNTERH Register (Offset = Eh) [Reset = 0000000h]

IPCCOUNTERH is shown in [Figure 15-26](#) and described in [Table 15-32](#).

Return to the [Summary Table](#).

IPC Counter High Register

**Figure 15-26. IPCCOUNTERH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COUNT																															
R-0h																															

**Table 15-32. IPCCOUNTERH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COUNT	R	0h	This is the upper 32-bits of free running 64 bit timestamp counter clocked by the PLLSYSCLK. Reset type: CPU1.SYSRSn

### 15.8.3.8 CPU1TOCPU2IPCRCVCOM Register (Offset = 10h) [Reset = 0000000h]

CPU1TOCPU2IPCRCVCOM is shown in [Figure 15-27](#) and described in [Table 15-33](#).

Return to the [Summary Table](#).

Refelects the value in CPU1TOCPU2IPCSENDCOM Register

**Figure 15-27. CPU1TOCPU2IPCRCVCOM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMMAND																															
R-0h																															

**Table 15-33. CPU1TOCPU2IPCRCVCOM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COMMAND	R	0h	Refelects the state of CPU1TOCPU2IPCSENDCOM register Reset type: CPU1.SYSRSn

### 15.8.3.9 CPU1TOCPU2IPCRCVADDR Register (Offset = 12h) [Reset = 0000000h]

CPU1TOCPU2IPCRCVADDR is shown in [Figure 15-28](#) and described in [Table 15-34](#).

Return to the [Summary Table](#).

Refelects the value in CPU1TOCPU2IPCSENADDR Register

**Figure 15-28. CPU1TOCPU2IPCRCVADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRESS																															
R-0h																															

**Table 15-34. CPU1TOCPU2IPCRCVADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDRESS	R	0h	Refelects the state of CPU1TOCPU2IPCSENADDR register Reset type: CPU1.SYSRSn

### 15.8.3.10 CPU1TOCPU2IPCRECVDATA Register (Offset = 14h) [Reset = 0000000h]

CPU1TOCPU2IPCRECVDATA is shown in [Figure 15-29](#) and described in [Table 15-35](#).

Return to the [Summary Table](#).

Refelects the value in CPU1TOCPU2IPCSENDDATA Register

**Figure 15-29. CPU1TOCPU2IPCRECVDATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDATA																															
R-0h																															

**Table 15-35. CPU1TOCPU2IPCRECVDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WDATA	R	0h	Refelects the state of CPU1TOCPU2IPCSENDDATA register Reset type: CPU1.SYSRSn

### 15.8.3.11 CPU2TOCPU1IPCREPLY Register (Offset = 16h) [Reset = 0000000h]

CPU2TOCPU1IPCREPLY is shown in [Figure 15-30](#) and described in [Table 15-36](#).

Return to the [Summary Table](#).

Reply from CPU2 to CPU1TOCPU2IPCSENDCOM command

**Figure 15-30. CPU2TOCPU1IPCREPLY Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	RDATA														
																	R/W-0h														

**Table 15-36. CPU2TOCPU1IPCREPLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RDATA	R/W	0h	This is a general purpose register used to send a reply to CPU1 to CPU2 command from CPU2. Note: This register is not writable from CPU1. Reset type: CPU2.SYSRSn

### 15.8.3.12 CPU2TOCPU1IPCSENDCOM Register (Offset = 18h) [Reset = 0000000h]

CPU2TOCPU1IPCSENDCOM is shown in [Figure 15-31](#) and described in [Table 15-37](#).

Return to the [Summary Table](#).

CPU2 to CPU1 IPC Command

**Figure 15-31. CPU2TOCPU1IPCSENDCOM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMMAND																															
R/W-0h																															

**Table 15-37. CPU2TOCPU1IPCSENDCOM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COMMAND	R/W	0h	This is a general purpose register used to send software-defined commands to CPU1 from CPU2. Reset type: CPU2.SYSRSn

### 15.8.3.13 CPU2TOCPU1IPCSENDADDR Register (Offset = 1Ah) [Reset = 0000000h]

CPU2TOCPU1IPCSENDADDR is shown in [Figure 15-32](#) and described in [Table 15-38](#).

Return to the [Summary Table](#).

CPU2 to CPU1 IPC Address

**Figure 15-32. CPU2TOCPU1IPCSENDADDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRESS																															
R/W-0h																															

**Table 15-38. CPU2TOCPU1IPCSENDADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ADDRESS	R/W	0h	This is a general purpose register used to send software-defined address to CPU1 from CPU2. Reset type: CPU2.SYSRSn

### 15.8.3.14 CPU2TOCPU1IPCSENDATA Register (Offset = 1Ch) [Reset = 0000000h]

CPU2TOCPU1IPCSENDATA is shown in [Figure 15-33](#) and described in [Table 15-39](#).

Return to the [Summary Table](#).

CPU2 to CPU1 IPC Data

**Figure 15-33. CPU2TOCPU1IPCSENDATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDATA																															
R/W-0h																															

**Table 15-39. CPU2TOCPU1IPCSENDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WDATA	R/W	0h	This is a general purpose register used to send software-defined data to CPU1 from CPU2. Reset type: CPU2.SYSRSn



### 15.8.3.15 CPU1TOCPU2IPCREPLY Register (Offset = 1Eh) [Reset = 0000000h]

CPU1TOCPU2IPCREPLY is shown in [Figure 15-34](#) and described in [Table 15-40](#).

Return to the [Summary Table](#).

Reply from CPU1 to CPU2TOCPU1IPCSENDCOM command request

**Figure 15-34. CPU1TOCPU2IPCREPLY Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RDATA																															
R/W-0h																															

**Table 15-40. CPU1TOCPU2IPCREPLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RDATA	R/W	0h	This is a general purpose register used to send a reply to CPU2 to CPU1 command from CPU1. Note: This register is not writable from CPU2. Reset type: CPU1.SYSRSn

### 15.8.3.16 CPU2TOCPU1PCBOOTSTS Register (Offset = 20h) [Reset = 0000000h]

CPU2TOCPU1PCBOOTSTS is shown in [Figure 15-35](#) and described in [Table 15-41](#).

Return to the [Summary Table](#).

CPU2 to CPU1 BOOT Status

**Figure 15-35. CPU2TOCPU1PCBOOTSTS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOOTSTS																															
R/W-0h																															

**Table 15-41. CPU2TOCPU1PCBOOTSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BOOTSTS	R/W	0h	This register is used by CPU2 to pass the boot Status to CPU1. The data format is software-defined. It can only be written by CPU2. Reset type: CPU2.SYSRSn

### 15.8.3.17 CPU1TOCPU2IPCBOOTMODE Register (Offset = 22h) [Reset = 0000000h]

CPU1TOCPU2IPCBOOTMODE is shown in [Figure 15-36](#) and described in [Table 15-42](#).

Return to the [Summary Table](#).

CPU1 to CPU2 BOOT Mode setting

**Figure 15-36. CPU1TOCPU2IPCBOOTMODE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOOTMODE																															
R/W-0h																															

**Table 15-42. CPU1TOCPU2IPCBOOTMODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	BOOTMODE	R/W	0h	This register is used by CPU1 to pass a boot mode information to CPU2. The data format is software-defined. It can only be written by CPU1. Reset type: CPU1.SYSRSn

### 15.8.3.18 FLASHCTLSEM Register (Offset = 24h) [Reset = 0000000h]

FLASHCTLSEM is shown in [Figure 15-37](#) and described in [Table 15-43](#).

Return to the [Summary Table](#).

Flash controller access semaphore request register for program/erase

**Figure 15-37. FLASHCTLSEM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
KEY															
R-0/W-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														SEM	
R-0-0h														R/W-0h	

**Table 15-43. FLASHCTLSEM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	In order to write to the semaphore bits, 0x5a5a must be written to these key bits at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every semaphore change. Reset type: CPU1.SYSRSn
15-2	RESERVED	R-0	0h	Reserved
1-0	SEM	R/W	0h	These bits decide which CPU has control of the flash controller, which allows program/erase access to the flash memory. The possible values are: 00: Read-only state. CPU1 has control of the pump, but CPU2 may seize control at any time. 01: CPU1 has exclusive control of the Flash Controller and of these semaphore bits. CPU1 can relinquish control by setting the bits back to 00. 10: CPU2 has exclusive control of the Flash Controller and of these semaphore bits. CPU2 can relinquish control by setting the bits back to 00. 11: Read-only state. CPU1 has control of the pump, but CPU2 may seize control at any time. Going from 01->10 or 10->01 is not allowed. The semaphore bits [1:0] must be written along with the correct key in bits [31:16]. Note: This field will be reset by the respective CPU resets depending on who owns the Flash Controller. For example if CPU2 is the owner, then CPU2SYSRSN would reset this field. Note: When CPU2SYSRSN asserted, user has to poll for FLASHCTLSEM value 0x0 and then program the FLASHCTLSEM depends on subsequent ownership requirement. Reset type: CPU1.SYSRSn, CPU2.SYSRSn

### 15.8.4 IPC Registers to Driverlib Functions

**Table 15-44. IPC Registers to Driverlib Functions**

File	Driverlib Function
CPU1TOCPU2IPCACK	
-	
CPU2TOCPU1IPCSTS	
-	
CPU1TOCPU2IPCSET	
-	
CPU1TOCPU2IPCCLR	

**Table 15-44. IPC Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>CPU1TOCPU2IPCFLG</b>	
-	
<b>COUNTERL</b>	
-	
<b>COUNTERH</b>	
-	
<b>CPU1TOCPU2IPCSENDCOM</b>	
-	
<b>CPU1TOCPU2IPCSENDADDR</b>	
-	
<b>CPU1TOCPU2IPCSENDDATA</b>	
-	
<b>CPU2TOCPU1IPCREPLY</b>	
-	
<b>CPU2TOCPU1IPCRCVCOM</b>	
-	
<b>CPU2TOCPU1IPCRCVADDR</b>	
-	
<b>CPU2TOCPU1IPCRCVDATA</b>	
-	
<b>CPU1TOCPU2IPCREPLY</b>	
-	
<b>CPU2TOCPU1IPCBOOTSTS</b>	
-	
<b>CPU1TOCPU2IPCBOOTMODE</b>	
-	
<b>FLASHCTLSEM</b>	
ipc.h	IPC_claimFlashSemaphore
ipc.h	IPC_releaseFlashSemaphore
<b>CPU2TOCPU1IPCACK</b>	
-	
<b>CPU1TOCPU2IPCSTS</b>	
-	
<b>CPU2TOCPU1IPCSET</b>	
-	
<b>CPU2TOCPU1IPCCLR</b>	
-	
<b>CPU2TOCPU1IPCFLG</b>	
-	
<b>COUNTERL</b>	
-	
<b>COUNTERH</b>	
-	
<b>CPU1TOCPU2IPCRCVCOM</b>	

**Table 15-44. IPC Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>CPU1TOCPU2IPCRCVADDR</b>	
-	
<b>CPU1TOCPU2IPCRCVDATA</b>	
-	
<b>CPU2TOCPU1IPCRCREPLY</b>	
-	
<b>CPU2TOCPU1IPCSENDCOM</b>	
-	
<b>CPU2TOCPU1IPCSENDADDR</b>	
-	
<b>CPU2TOCPU1IPCSENDATA</b>	
-	
<b>CPU1TOCPU2IPCRCREPLY</b>	
-	
<b>CPU2TOCPU1IPCBOOTSTS</b>	
-	
<b>CPU1TOCPU2IPCBOOTMODE</b>	
-	
<b>FLASHCTLSEM</b>	
ipc.h	IPC_claimFlashSemaphore
ipc.h	IPC_releaseFlashSemaphore



The crossbars (referred to as X-BAR throughout this chapter) provide flexibility to connect device inputs, outputs, and internal resources in a variety of configurations.

The device contains a total of eight X-BARs:

- Input X-BAR
- CLB Input X-BAR
- Output X-BAR
- CLB Output X-BAR
- CLB X-BAR
- ePWM X-BAR
- MINDB X-BAR
- ICL X-BAR

Each of the X-BARs is named according to where the X-BAR takes signals. For example, the Input X-BAR and CLB Input X-BAR bring external signals “in” to the device. The Output X-BAR and CLB Output X-BAR take internal signals “out” of the device to a GPIO. The CLB X-BAR and ePWM X-BAR take signals to the CLB and ePWM modules, respectively.

<b>16.1 Input X-BAR, ICL XBAR, MINDB XBAR, and CLB Input X-BAR</b> .....	<b>2381</b>
<b>16.2 ePWM , CLB, and GPIO Output X-BAR</b> .....	<b>2388</b>
<b>16.3 XBAR Registers</b> .....	<b>2400</b>

## 16.1 Input X-BAR, ICL XBAR, MINDB XBAR, and CLB Input X-BAR

On this device, the Input X-BAR is used to route signals from a GPIO to many different IP blocks such as the ADC, eCAP, ePWM, and external interrupts. The input of each Input X-BAR instance (INPUTx) can be any GPIO, while the output of each instance connects to various IP blocks in the device. The digital input of AIOs are also available as inputs to the Input X-BAR. This flexibility relieves some of the constraints on peripheral muxing by allowing the user to connect any GPIO to the specified outputs of each Input X-BAR instance. Note that the GPIO selected by the Input X-BAR can be configured as either an input or an output. The Input X-BAR simply connects the signal on the input buffer to the output of the selected Input X-BAR instance. Therefore, you can do things such as route the output of an ePWM to the eCAP module for a frequency test).

The Input X-BAR is configured by way of the INPUTxSELECT registers. The destinations for each INPUTx are shown in [Figure 16-1](#) and [Table 16-1](#). For additional details on how each Input X-BAR connects to other IP blocks throughout the device, look for references to Input X-BAR in the chapter associated with that IP. Note that the destinations of each INPUTx are fixed and are not user-configurable. For more information on configuring the Input X-BAR, see the INPUT\_XBAR\_REGS register definitions in the *XBAR Registers* section.

---

### Note

All input sources to the generic XBAR can be active high.

The minimum input pulse width required for ePWM, CLB XBAR (CLB Clocks required), SYSCLK for Output XBAR, and CLB Output XBAR is 3 ticks of the respective clocks.

---






Figure 16-1. Input X-BAR

**Note**

INPUTXBARx, INPUTXBAR\_INPUTx, and INPUTx (when referenced in the context of Input X-BAR) are equivalent in all C2000 software and documentation.

**Table 16-1. Input X-BAR Destinations**

INPUT	ECAP / HRCAP	EPWM X-BAR	CLB X-BAR	OUTPUT X-BAR	CPU XINT	EPWM TRIP	EPWM DEL	ADC START OF CONVERSION	EPWM / ECAP SYNC	DCCx	EPG	ERAD	EtherCAT	CMPSS
1	Yes	Yes	Yes	Yes	-	TZ1	Yes	-	-	-	-	Yes	Yes	-
2	Yes	Yes	Yes	Yes	-	TZ2	Yes	-	-	-	-	Yes	Yes	-
3	Yes	Yes	Yes	Yes	-	TZ3	Yes	-	-	-	-	Yes	Yes	-
4	Yes	Yes	Yes	Yes	XINT1	-	Yes	-	-	-	-	Yes	Yes	-
5	Yes	Yes	Yes	Yes	XINT2	-	Yes	ADCEXTS OC	EXTSYN CIN1	-	-	Yes	Yes	-
6	Yes	Yes	Yes	Yes	XINT3	-	Yes	-	EXTSYN CIN2	-	-	Yes	Yes	-
7	Yes	Yes	Yes	-	-	-	Yes	-	-	-	-	Yes	Yes	CMPSS1/3. EXT_FILTIN_H
8	Yes	Yes	Yes	-	-	-	Yes	-	-	-	-	Yes	Yes	CMPSS1/3. EXT_FILTIN_L
9	Yes	Yes	Yes	-	-	-	Yes	-	-	-	-	Yes	Yes	CMPSS2/4. EXT_FILTIN_H
10	Yes	Yes	Yes	-	-	-	Yes	-	-	-	-	Yes	Yes	CMPSS2/4. EXT_FILTIN_L
11	Yes	Yes	Yes	-	-	-	Yes	-	-	CLK1	-	Yes	Yes	-
12	Yes	Yes	Yes	-	-	-	Yes	-	-	CLK1	-	Yes	Yes	-
13	Yes	Yes	Yes	-	XINT4	-	Yes	-	-	-	EPG1I N1	Yes	Yes	-
14	Yes	Yes	Yes	-	XINT5	-	Yes	-	-	-	EPG1I N2	Yes	Yes	-
15	Yes	-	-	-	-	-	Yes	-	-	CLK1	EPG1I N3	Yes	Yes	-
16	Yes	-	-	-	-	-	Yes	-	-	CLK0	EPG1I N4	Yes	Yes	-

### 16.1.1 CLB Input X-BAR

The CLB Input X-BAR is architecturally identical to the Input X-BAR. The only difference is the destination for each INPUTx. The destination for each INPUTx is only the CLB Tiles as shown in . This allows for GPIOs to be accessed by the CLB tiles without using the combination of Input X-BAR and CLB X-BAR.

#### Note

Signals routed into the CLB using the XBAR must be synchronized within the CLB.

**Table 16-2. CLB Input X-BAR Destinations**

INPUT	CLB	ETPWM X-BAR	ETPWM DEL
1	Yes	-	Yes
2	Yes	-	Yes
3	Yes	-	Yes
4	Yes	-	Yes
5	Yes	-	Yes
6	Yes	-	Yes
7	Yes	Yes	Yes
8	Yes	Yes	Yes
9	Yes	Yes	Yes
10	Yes	Yes	Yes
11	Yes	Yes	Yes
12	Yes	Yes	Yes
13	Yes	Yes	Yes
14	Yes	Yes	Yes
15	Yes	-	Yes
16	Yes	-	Yes

### 16.1.2 ICL and MINDB X-BAR

The Illegal Combo Logic (ICL) X-BAR and Minimum Dead-band (MINDB) X-BAR are used to route various EPWM signals and CLB outputs from to the Minimum Dead-band and Illegal Combination Logic sub-module of the EPWM. Both X-BARs are architecturally identical to the Input X-BAR, in the sense that only one input to each X-BAR can be routed to the output. The difference is the inputs to the X-BARs, which come from the EPWM and CLB modules rather than GPIOs. The inputs for each ICL X-BAR are listed in [Table 16-3](#). The inputs for each MINDB X-BAR are listed in [Table 16-4](#).




Figure 16-2. MINDB and ICL X-BAR

Table 16-3. Illegal Combination Logic X-BAR Mux Configuration Table

Input Selection	Input Selected
0	EPWM1A_MINDB
1	EPWM1B_MINDB
2	EPWM2A_MINDB
3	EPWM2B_MINDB
4	EPWM3A_MINDB
5	EPWM3B_MINDB
6	EPWM4A_MINDB
7	EPWM4B_MINDB
8	EPWM5A_MINDB
9	EPWM5B_MINDB
10	EPWM6A_MINDB
11	EPWM6B_MINDB
12	EPWM7A_MINDB
13	EPWM7B_MINDB
14	EPWM8A_MINDB
15	EPWM8B_MINDB
16	EPWM9A_MINDB
17	EPWM9B_MINDB
18	EPWM10A_MINDB
19	EPWM10B_MINDB
20	EPWM11A_MINDB
21	EPWM11B_MINDB

**Table 16-3. Illegal Combination Logic X-BAR Mux Configuration Table (continued)**

Input Selection	Input Selected
22	EPWM12A_MINDB
23	EPWM12B_MINDB
24	EPWM13A_MINDB
25	EPWM13B_MINDB
26	EPWM14A_MINDB
27	EPWM14B_MINDB
28	EPWM15A_MINDB
29	EPWM15B_MINDB
30	EPWM16A_MINDB
31	EPWM16B_MINDB
32	EPWM17A_MINDB
33	EPWM17B_MINDB
34	EPWM18A_MINDB
35	EPWM18B_MINDB
36	CLB1_OUT4
37	CLB1_OUT5
38	CLB2_OUT4
39	CLB2_OUT5
40	CLB3_OUT4
41	CLB3_OUT5
42	CLB4_OUT4
43	CLB4_OUT5
44	CLB5_OUT4
45	CLB5_OUT5
46	CLB6_OUT4
47	CLB6_OUT5
48-63	Reserved

**Table 16-4. Minimum Deadband X-BAR Mux Configuration Table**

Input Selection	Input Selected
0	EPWM1A_DB_NO_HR
1	EPWM1B_DB_NO_HR
2	EPWM2A_DB_NO_HR
3	EPWM2B_DB_NO_HR
4	EPWM3A_DB_NO_HR
5	EPWM3B_DB_NO_HR
6	EPWM4A_DB_NO_HR
7	EPWM4B_DB_NO_HR
8	EPWM5A_DB_NO_HR
9	EPWM5B_DB_NO_HR
10	EPWM6A_DB_NO_HR
11	EPWM6B_DB_NO_HR
12	EPWM7A_DB_NO_HR
13	EPWM7B_DB_NO_HR
14	EPWM8A_DB_NO_HR

**Table 16-4. Minimum Deadband X-BAR Mux Configuration Table (continued)**

Input Selection	Input Selected
15	EPWM8B_DB_NO_HR
16	EPWM9A_DB_NO_HR
17	EPWM9B_DB_NO_HR
18	EPWM10A_DB_NO_HR
19	EPWM10B_DB_NO_HR
20	EPWM11A_DB_NO_HR
21	EPWM11B_DB_NO_HR
22	EPWM12A_DB_NO_HR
23	EPWM12B_DB_NO_HR
24	EPWM13A_DB_NO_HR
25	EPWM13B_DB_NO_HR
26	EPWM14A_DB_NO_HR
27	EPWM14B_DB_NO_HR
28	EPWM15A_DB_NO_HR
29	EPWM15B_DB_NO_HR
30	EPWM16A_DB_NO_HR
31	EPWM16B_DB_NO_HR
32	EPWM17A_DB_NO_HR
33	EPWM17B_DB_NO_HR
34	EPWM18A_DB_NO_HR
35	EPWM18B_DB_NO_HR
36	CLB1_OUT4
37	CLB1_OUT5
38	CLB2_OUT4
39	CLB2_OUT5
40	CLB3_OUT4
41	CLB3_OUT5
42	CLB4_OUT4
43	CLB4_OUT5
44	CLB5_OUT4
45	CLB5_OUT5
46	CLB6_OUT4
47	CLB6_OUT5
48-63	Reserved

## 16.2 ePWM , CLB, and GPIO Output X-BAR

This section describes the ePWM , CLB, and GPIO Output X-BAR. Remember that the minimum input pulse width required for ePWM, CLB XBAR (CLB Clocks required), SYSCLK for Output XBAR, and CLB Output XBAR is 3 ticks of the respective clocks.


### 16.2.1 ePWM X-BAR

The ePWM X-BAR brings signals to the ePWM modules. Specifically, the ePWM X-BAR is connected to the Digital Compare (DC) submodule of each ePWM module for actions such as tripzones and syncing. Refer to the *Enhanced Pulse Width Modulator (ePWM)* chapter for more information on additional ways the DC submodule can be used. Figure 16-3 shows the architecture of the ePWM X-BAR. Note that the architecture of the ePWM X-BAR is identical to the architecture of the GPIO Output X-BAR (with the exception of the output latch).

#### 16.2.1.1 ePWM X-BAR Architecture

The ePWM X-BAR has eight outputs that are routed to each ePWM module. There are two instances of ePWM X-BAR (ePWM X-BAR A and ePWM X-BAR B), resulting in 16 outputs total. Figure 16-3 represents the architecture of a single output, but this output is identical to the architecture of all of the other outputs.

First, determine the signals that can be passed to the ePWM by referencing Table 16-5. Select up to one signal per mux for each TRIPx output. Select the inputs to ePWM X-BAR using the TRIPxMUX0TO15CFG, TRIPxMUX16TO31CFG, TRIPxMUX32TO47CFG, and TRIPxMUX48TO63CFG registers. To pass any signal through to the ePWM, enable the signal using the TRIPxMUXENABLE register. All signals that are enabled are logically ORed before being passed on to the respective TRIPx signal on the ePWM. To optionally invert the signal, use the TRIPxOUTINV register.



**Figure 16-3. ePWM X-BAR Architecture - Single Output**

### Note

Do not use "Reserved" signals in your application.

There are two instances of the ePWM X-BAR (ePWM X-BAR A and ePWM X-BAR B). [Table 16-5](#) describes the inputs to the ePWM X-BARs, which are identical for both instances. Each instance has 8 outputs. The outputs of ePWM X-BAR A are connected to trips 1-8 of each ePWM instance, while outputs 1-4 and output 6-7 of ePWM X-BAR B are connected to trips 9-12 and trips 14-15 of each ePWM instance, respectively. Note that outputs 5 and 8 of ePWM X-BAR B are not connected to any ePWM trip source.

**Table 16-5. EPWM X-BAR Mux Configuration Table**

Mux	0	1	2	3
G0	CMPSS1_CTRIPH	SD3FLT1_COMPH	ADCAEVT1	ECAP1_OUT
G1	CMPSS1_CTRIPL	INPUTXBAR1	CLB1_OUT12	ADCCEVT1
G2	CMPSS2_CTRIPH	SD3FLT1_COMPL	ADCAEVT2	ECAP2_OUT
G3	CMPSS2_CTRIPL	INPUTXBAR2	CLB1_OUT13	ADCCEVT2
G4	CMPSS3_CTRIPH	SD3FLT2_COMPH	ADCAEVT3	ECAP3_OUT
G5	CMPSS3_CTRIPL	INPUTXBAR3	CLB2_OUT12	ADCCEVT3
G6	CMPSS4_CTRIPH	SD3FLT2_COMPL	ADCAEVT4	ECAP4_OUT
G7	CMPSS4_CTRIPL	INPUTXBAR4	CLB2_OUT13	ADCCEVT4
G8	CMPSS5_CTRIPH	SD3FLT3_COMPH	ADCBEVT1	ECAP5_OUT
G9	CMPSS5_CTRIPL	INPUTXBAR5	CLB3_OUT12	Reserved
G10	CMPSS6_CTRIPH	SD3FLT3_COMPL	ADCBEVT2	ECAP6_OUT
G11	CMPSS6_CTRIPL	INPUTXBAR6	CLB3_OUT13	Reserved
G12	CMPSS7_CTRIPH	SD3FLT4_COMPH	ADCBEVT3	ECAP7_OUT
G13	CMPSS7_CTRIPL	ADCSOCA	CLB4_OUT12	Reserved
G14	CMPSS8_CTRIPH	SD3FLT4_COMPL	ADCBEVT4	EXTSYNCOUT
G15	CMPSS8_CTRIPL	ADCSOCB	CLB4_OUT13	Reserved
G16	SD1FLT1_COMPH	SD4FLT1_COMPH	CLBINPUTXBAR7	ERRORSTS
G17	SD1FLT1_COMPL	INPUTXBAR7	CLB5_OUT12	CPU1_CLAHALT
G18	SD1FLT2_COMPH	SD4FLT1_COMPL	CLBINPUTXBAR8	ECAT_SYNC0
G19	SD1FLT2_COMPL	INPUTXBAR8	CLB5_OUT13	ECAT_SYNC1
G20	SD1FLT3_COMPH	SD4FLT2_COMPH	CLBINPUTXBAR9	FSIRXA_TRIG1
G21	SD1FLT3_COMPL	INPUTXBAR9	CLB6_OUT12	FSIRXB_TRIG1
G22	SD1FLT4_COMPH	SD4FLT2_COMPL	CLBINPUTXBAR10	FSIRXC_TRIG1
G23	SD1FLT4_COMPL	INPUTXBAR10	CLB6_OUT13	FSIRXD_TRIG1
G24	SD2FLT1_COMPH	SD4FLT3_COMPH	CLBINPUTXBAR11	Reserved
G25	SD2FLT1_COMPL	INPUTXBAR11	MCANA_FEVT0	Reserved
G26	SD2FLT2_COMPH	SD4FLT3_COMPL	CLBINPUTXBAR12	MCANB_FEVT0
G27	SD2FLT2_COMPL	INPUTXBAR12	MCANA_FEVT1	Reserved
G28	SD2FLT3_COMPH	SD4FLT4_COMPH	CLBINPUTXBAR13	MCANB_FEVT1
G29	SD2FLT3_COMPL	INPUTXBAR13	MCANA_FEVT2	Reserved
G30	SD2FLT4_COMPH	SD4FLT4_COMPL	CLBINPUTXBAR14	MCANB_FEVT2



**Table 16-5. EPWM X-BAR Mux Configuration Table (continued)**

Mux	0	1	2	3
G31	SD2FLT4_COMPL	INPUTXBAR14	ERRORSTS	Reserved
G32	EPWM1_TRIPOUT	EPWM1_DE_TRIP	EPWM1_DE_ACTIVE	ECAP1_TRIPOUT
G33	EPWM2_TRIPOUT	EPWM2_DE_TRIP	EPWM2_DE_ACTIVE	ECAP2_TRIPOUT
G34	EPWM3_TRIPOUT	EPWM3_DE_TRIP	EPWM3_DE_ACTIVE	ECAP3_TRIPOUT
G35	EPWM4_TRIPOUT	EPWM4_DE_TRIP	EPWM4_DE_ACTIVE	ECAP4_TRIPOUT
G36	EPWM5_TRIPOUT	EPWM5_DE_TRIP	EPWM5_DE_ACTIVE	ECAP5_TRIPOUT
G37	EPWM6_TRIPOUT	EPWM6_DE_TRIP	EPWM6_DE_ACTIVE	ECAP6_TRIPOUT
G38	EPWM7_TRIPOUT	EPWM7_DE_TRIP	EPWM7_DE_ACTIVE	ECAP7_TRIPOUT
G39	EPWM8_TRIPOUT	EPWM8_DE_TRIP	EPWM8_DE_ACTIVE	Reserved
G40	EPWM9_TRIPOUT	EPWM9_DE_TRIP	EPWM9_DE_ACTIVE	Reserved
G41	EPWM10_TRIPOUT	EPWM10_DE_TRIP	EPWM10_DE_ACTIVE	Reserved
G42	EPWM11_TRIPOUT	EPWM11_DE_TRIP	EPWM11_DE_ACTIVE	Reserved
G43	EPWM12_TRIPOUT	EPWM12_DE_TRIP	EPWM12_DE_ACTIVE	Reserved
G44	EPWM13_TRIPOUT	EPWM13_DE_TRIP	EPWM13_DE_ACTIVE	Reserved
G45	EPWM14_TRIPOUT	EPWM14_DE_TRIP	EPWM14_DE_ACTIVE	Reserved
G46	EPWM15_TRIPOUT	EPWM15_DE_TRIP	EPWM15_DE_ACTIVE	Reserved
G47	EPWM16_TRIPOUT	EPWM16_DE_TRIP	EPWM16_DE_ACTIVE	Reserved
G48	EPWM17_TRIPOUT	EPWM17_DE_TRIP	EPWM17_DE_ACTIVE	PIEVECTERR
G49	EPWM18_TRIPOUT	EPWM18_DE_TRIP	EPWM18_DE_ACTIVE	UNCERR
G50	Reserved	Reserved	Reserved	CPU1_ADCCHECKEVT1
G51	Reserved	Reserved	Reserved	CPU1_ADCCHECKEVT2
G52	Reserved	Reserved	Reserved	CPU1_ADCCHECKEVT3
G53	Reserved	Reserved	Reserved	CPU1_ADCCHECKEVT4
G54	Reserved	Reserved	Reserved	CPU2_ADCCHECKEVT1
G55	Reserved	Reserved	Reserved	CPU2_ADCCHECKEVT2
G56	Reserved	Reserved	Reserved	CPU2_ADCCHECKEVT3
G57	Reserved	Reserved	Reserved	CPU2_ADCCHECKEVT4
G58	CMPSS9_CTRIPH	Reserved	Reserved	Reserved
G59	CMPSS9_CTRIPL	Reserved	Reserved	Reserved
G60	CMPSS10_CTRIPH	Reserved	Reserved	Reserved
G61	CMPSS10_CTRIPL	Reserved	Reserved	Reserved
G62	CMPSS11_CTRIPH	Reserved	Reserved	Reserved
G63	CMPSS11_CTRIPL	Reserved	Reserved	Reserved

## 16.2.2 CLB X-BAR

The CLB X-BAR brings signals to the CLB modules. Figure 16-4 shows the architecture of the CLB X-BAR. Note that the architecture of the CLB X-BAR is identical to the architecture of the GPIO Output X-BAR (with the exception of the output latch).

### 16.2.2.1 CLB X-BAR Architecture

The CLB X-BAR has eight outputs that are routed to each CLB module. Figure 16-4 represents the architecture of a single output, but the output is identical to the architecture of all of the other outputs.

First, determine the signals that can be passed to the CLB by referencing Table 16-6. Select up to one signal per mux (31 total muxes) for each AUXSIGx output. Select the inputs to each mux using the AUXSIGxMUX0TO15CFG and AUXSIGxMUX16TO31CFG registers. To pass any signal through to the CLB, enable the mux in the AUXSIGxMUXENABLE register. All muxes that are enabled are logically ORed before being passed on to the respective AUXSIGx signal on the CLB. To optionally invert the signal, use the AUXSIGOUTINV register.




Figure 16-4. CLB X-BAR Architecture - Single Output




Figure 16-5. GPIO to CLB Tile Connections

**Table 16-6. CLB X-BAR Mux Configuration Table**

Mux	0	0.1	0.2	0.3
G0	CMPSS1_CTRIPH	SD3FLT1_COMPH	ADCAEVT1	ECAP1_OUT
G1	CMPSS1_CTRIPL	INPUTXBAR1	CLB1_OUT12	ADCCEVT1
G2	CMPSS2_CTRIPH	SDL3FLT1_COMPL	ADCAEVT2	ECAP2_OUT
G3	CMPSS2_CTRIPL	INPUTXBAR2	CLB1_OUT13	ADCCEVT2
G4	CMPSS3_CTRIPH	SD3FLT2_COMPH	ADCAEVT3	ECAP3_OUT
G5	CMPSS3_CTRIPL	INPUTXBAR3	CLB2_OUT12	ADCCEVT3
G6	CMPSS4_CTRIPH	SDL3FLT2_COMPL	ADCAEVT4	ECAP4_OUT
G7	CMPSS4_CTRIPL	INPUTXBAR4	CLB2_OUT13	ADCCEVT4
G8	CMPSS5_CTRIPH	SD3FLT3_COMPH	ADCBEVT1	ECAP5_OUT
G9	CMPSS5_CTRIPL	INPUTXBAR5	CLB3_OUT12	Reserved
G10	CMPSS6_CTRIPH	SDL3FLT3_COMPL	ADCBEVT2	ECAP6_OUT
G11	CMPSS6_CTRIPL	INPUTXBAR6	CLB3_OUT13	Reserved
G12	CMPSS7_CTRIPH	SD3FLT4_COMPH	ADCBEVT3	ECAP7_OUT
G13	CMPSS7_CTRIPL	ADCSOCA	CLB4_OUT12	MCANB_FEVT1
G14	CMPSS8_CTRIPH	SDL3FLT4_COMPL	ADCBEVT4	EXTSYNCOUT
G15	CMPSS8_CTRIPL	ADCSOCB	CLB4_OUT13	MCANB_FEVT0
G16	SD1FLT1_COMPH	SD4FLT1_COMPH	FSIRXA_TRIG2	FSIRXA_TRIG3
G17	SD1FLT1_COMPL	INPUTXBAR7	CLB5_OUT12	CLAHALT
G18	SD1FLT2_COMPH	SDL4FLT1_COMPL	FSIRXB_TRIG2	FSIRXB_TRIG3
G19	SD1FLT2_COMPL	INPUTXBAR8	CLB5_OUT13	ERRORSTS
G20	SD1FLT3_COMPH	SD4FLT2_COMPH	FSIRXC_TRIG2	FSIRXC_TRIG3
G21	SD1FLT3_COMPL	INPUTXBAR9	CLB6_OUT12	CPU2_ERAD_EVT8
G22	SD1FLT4_COMPH	SDL4FLT2_COMPL	FSIRXD_TRIG2	FSIRXD_TRIG3
G23	SD1FLT4_COMPL	INPUTXBAR10	CLB6_OUT13	CPU2_ERAD_EVT9
G24	SD2FLT1_COMPH	SD4FLT3_COMPH	CPU1_ERAD_EVT8	CMPSS9_CTRIPH
G25	SD2FLT1_COMPL	INPUTXBAR11	MCANA_FEVT0	CPU2_ERAD_EVT10
G26	SD2FLT2_COMPH	SDL4FLT3_COMPL	CPU1_ERAD_EVT9	CMPSS9_CTRIPL
G27	SD2FLT2_COMPL	INPUTXBAR12	MCANA_FEVT1	CPU2_ERAD_EVT11
G28	SD2FLT3_COMPH	SD4FLT4_COMPH	CPU1_ERAD_EVT10	CMPSS10_CTRIPH
G29	SD2FLT3_COMPL	INPUTXBAR13	MCANA_FEVT2	CMPSS10_CTRIPL
G30	SD2FLT4_COMPH	SDL4FLT4_COMPL	CPU1_ERAD_EVT11	CMPSS11_CTRIPH
G31	SD2FLT4_COMPL	INPUTXBAR14	MCANB_FEVT2	CMPSS11_CTRIPL


### 16.2.3 GPIO Output X-BAR

The GPIO Output X-BAR takes signals from inside the device and brings them out to a GPIO. Figure 16-6 shows the architecture of the GPIO Output X-BAR. The X-BAR contains eight outputs and each contains at least one position on the GPIO mux, denoted as OUTPUTXBARx. The X-BAR allows the selection of a single input or a logical-OR of many inputs.

#### 16.2.3.1 GPIO Output X-BAR Architecture

The GPIO Output X-BAR has eight outputs that are routed to the GPIO module. Figure 16-6 represents the architecture of a single output, but this output is identical to the architecture of all of the other outputs. Note that the architecture of the Output X-BAR (with the exception of the output latch) is similar to the architecture of the ePWM X-BAR.

First, determine the signals that can be passed to the GPIO by referencing Table 16-7. Select up to one signal per mux (64 total muxes) for each OUTPUTXBARx output. Select the inputs to each mux using the OUTPUTxMUX0TO15CFG, OUTPUTxMUX16TO31CFG, OUTPUTxMUX32TO47 and OUTPUTxMUX48TO63 registers. To pass any signal through to the GPIO, enable the mux in the OUTPUTxMUXENABLE register. All muxes that are enabled are logically ORed before being passed on to the respective OUTPUTx signal on the GPIO module. To optionally invert the signal, use the OUTPUTINV register. The final output is only recognized on the GPIO if the proper OUTPUTx muxing options are selected using the GPIO registers.



**Figure 16-6. GPIO Output X-BAR Architecture**

**Note**

Do not use "Reserved" signals in your application.

**Table 16-7. Output X-BAR Mux Configuration Table**

Mux	0	1	2	3
G0	CMPSS1_CTRIPOUTH	SD3FLT1_COMPH	ADCAEVT1	ECAP1_OUT
G1	CMPSS1_CTRIPOUTL	INPUTXBAR1	CLB1_OUT12	ADCCEVT1
G2	CMPSS2_CTRIPOUTH	SD3FLT1_COMPL	ADCAEVT2	ECAP2_OUT
G3	CMPSS2_CTRIPOUTL	INPUTXBAR2	CLB1_OUT13	ADCCEVT2
G4	CMPSS3_CTRIPOUTH	SD3FLT2_COMPH	ADCAEVT3	ECAP3_OUT
G5	CMPSS3_CTRIPOUTL	INPUTXBAR3	CLB2_OUT12	ADCCEVT3
G6	CMPSS4_CTRIPOUTH	SD3FLT2_COMPL	ADCAEVT4	ECAP4_OUT
G7	CMPSS4_CTRIPOUTL	INPUTXBAR4	CLB2_OUT13	ADCCEVT4
G8	CMPSS5_CTRIPOUTH	SD3FLT3_COMPH	ADCBEVT1	ECAP5_OUT
G9	CMPSS5_CTRIPOUTL	INPUTXBAR5	CLB3_OUT12	Reserved
G10	CMPSS6_CTRIPOUTH	SD3FLT3_COMPL	ADCBEVT2	ECAP6_OUT
G11	CMPSS6_CTRIPOUTL	INPUTXBAR6	CLB3_OUT13	Reserved
G12	CMPSS7_CTRIPOUTH	SD3FLT4_COMPH	ADCBEVT3	ECAP7_OUT
G13	CMPSS7_CTRIPOUTL	ADCSOCA	CLB4_OUT12	Reserved
G14	CMPSS8_CTRIPOUTH	SD3FLT4_COMPL	ADCBEVT4	EXTSYNCOUT
G15	CMPSS8_CTRIPOUTL	ADCSOCB	CLB4_OUT13	Reserved
G16	SD1FLT1_COMPH	SD4FLT1_COMPH	Reserved	Reserved
G17	SD1FLT1_COMPL	Reserved	CLB5_OUT12	CLAHALT
G18	SD1FLT2_COMPH	SD4FLT1_COMPL	Reserved	ECAT_SYNC0
G19	SD1FLT2_COMPL	Reserved	CLB5_OUT13	ECAT_SYNC1
G20	SD1FLT3_COMPH	SD4FLT2_COMPH	Reserved	Reserved
G21	SD1FLT3_COMPL	Reserved	CLB6_OUT12	FSIRXA_TRIG2
G22	SD1FLT4_COMPH	SD4FLT2_COMPL	Reserved	FSIRXB_TRIG2
G23	SD1FLT4_COMPL	Reserved	CLB6_OUT13	FSIRXC_TRIG2
G24	SD2FLT1_COMPH	SD4FLT3_COMPH	Reserved	FSIRXD_TRIG2
G25	SD2FLT1_COMPL	Reserved	Reserved	Reserved
G26	SD2FLT2_COMPH	SD4FLT3_COMPL	Reserved	Reserved
G27	SD2FLT2_COMPL	Reserved	ERRORSTS	Reserved
G28	SD2FLT3_COMPH	SD4FLT3_COMPH	XCLKOUT	Reserved
G29	SD2FLT3_COMPL	Reserved	Reserved	Reserved
G30	SD2FLT4_COMPH	SD4FLT3_COMPL	Reserved	EPG1OUT0
G31	SD2FLT4_COMPL	Reserved	Reserved	EPG1OUT1
G32	EPWM1_TRIPOUT	EPWM1_DE_TRIP	EPWM1_DE_ACTIVE	Reserved
G33	EPWM2_TRIPOUT	EPWM2_DE_TRIP	EPWM2_DE_ACTIVE	Reserved
G34	EPWM3_TRIPOUT	EPWM3_DE_TRIP	EPWM3_DE_ACTIVE	Reserved
G35	EPWM4_TRIPOUT	EPWM4_DE_TRIP	EPWM4_DE_ACTIVE	Reserved

**Table 16-7. Output X-BAR Mux Configuration Table (continued)**

Mux	0	1	2	3
G36	EPWM5_TRIPOUT	EPWM5_DE_TRIP	EPWM5_DE_ACTIVE	Reserved
G37	EPWM6_TRIPOUT	EPWM6_DE_TRIP	EPWM6_DE_ACTIVE	Reserved
G38	EPWM7_TRIPOUT	EPWM7_DE_TRIP	EPWM7_DE_ACTIVE	Reserved
G39	EPWM8_TRIPOUT	EPWM8_DE_TRIP	EPWM8_DE_ACTIVE	Reserved
G40	EPWM9_TRIPOUT	EPWM9_DE_TRIP	EPWM9_DE_ACTIVE	Reserved
G41	EPWM10_TRIPOUT	EPWM10_DE_TRIP	EPWM10_DE_ACTIVE	Reserved
G42	EPWM11_TRIPOUT	EPWM11_DE_TRIP	EPWM11_DE_ACTIVE	Reserved
G43	EPWM12_TRIPOUT	EPWM12_DE_TRIP	EPWM12_DE_ACTIVE	Reserved
G44	EPWM13_TRIPOUT	EPWM13_DE_TRIP	EPWM13_DE_ACTIVE	Reserved
G45	EPWM14_TRIPOUT	EPWM14_DE_TRIP	EPWM14_DE_ACTIVE	Reserved
G46	EPWM15_TRIPOUT	EPWM15_DE_TRIP	EPWM15_DE_ACTIVE	Reserved
G47	EPWM16_TRIPOUT	EPWM16_DE_TRIP	EPWM16_DE_ACTIVE	Reserved
G48	EPWM17_TRIPOUT	EPWM17_DE_TRIP	EPWM17_DE_ACTIVE	Reserved
G49	EPWM18_TRIPOUT	EPWM18_DE_TRIP	EPWM18_DE_ACTIVE	Reserved
G50	Reserved	Reserved	Reserved	CPU1_ADCCHECKEVT1
G51	Reserved	Reserved	Reserved	CPU1_ADCCHECKEVT2
G52	Reserved	Reserved	ADCA_EXTMUXSEL0	CPU1_ADCCHECKEVT3
G53	Reserved	Reserved	ADCA_EXTMUXSEL1	CPU1_ADCCHECKEVT4
G54	Reserved	Reserved	ADCA_EXTMUXSEL2	CPU2_ADCCHECKEVT1
G55	Reserved	Reserved	ADCA_EXTMUXSEL3	CPU2_ADCCHECKEVT2
G56	Reserved	Reserved	ADCB_EXTMUXSEL0	CPU2_ADCCHECKEVT3
G57	Reserved	Reserved	ADCB_EXTMUXSEL1	CPU2_ADCCHECKEVT4
G58	CMPSS9_CTRIPOUTH	Reserved	ADCB_EXTMUXSEL2	Reserved
G59	CMPSS9_CTRIPOUTL	Reserved	ADCB_EXTMUXSEL3	Reserved
G60	CMPSS10_CTRIPOUTH	Reserved	ADCC_EXTMUXSEL0	Reserved
G61	CMPSS10_CTRIPOUTL	Reserved	ADCC_EXTMUXSEL1	Reserved
G62	CMPSS11_CTRIPOUTH	Reserved	ADCC_EXTMUXSEL2	Reserved
G63	CMPSS11_CTRIPOUTL	Reserved	ADCC_EXTMUXSEL3	Reserved

## 16.2.4 CLB Output X-BAR

The CLB Output X-BAR takes signals from inside the CLB Tiles and brings them out to a GPIO.

### 16.2.4.1 CLB Output X-BAR Architecture

The CLB Output X-BAR has eight outputs that are routed to the GPIO module. CLB Output X-BAR architecture is identical to the architecture of the GPIO Output X-BAR. First, determine the signals that can be passed to the GPIO by referencing [Table 16-8](#).

---

#### Note

Do not use "Reserved" signals in your application.

---

**Table 16-8. CLB Output X-BAR Mux Configuration Table**

Mux	0	0.1	0.2	0.3
G0	CLB1_OUT0	CLB5_OUT0	Reserved	OUTPUTXBAR1
G1	CLB1_OUT1	CLB5_OUT1	Reserved	OUTPUTXBAR2
G2	CLB1_OUT2	CLB5_OUT2	Reserved	Reserved
G3	CLB1_OUT3	CLB5_OUT3	Reserved	Reserved
G4	CLB1_OUT4	CLB5_OUT4	Reserved	Reserved
G5	CLB1_OUT5	CLB5_OUT5	Reserved	Reserved
G6	CLB1_OUT6	CLB5_OUT6	Reserved	Reserved
G7	CLB1_OUT7	CLB5_OUT7	Reserved	Reserved
G8	CLB2_OUT0	CLB6_OUT0	Reserved	OUTPUTXBAR3
G9	CLB2_OUT1	CLB6_OUT1	Reserved	OUTPUTXBAR4
G10	CLB2_OUT2	CLB6_OUT2	Reserved	Reserved
G11	CLB2_OUT3	CLB6_OUT3	Reserved	Reserved
G12	CLB2_OUT4	CLB6_OUT4	Reserved	Reserved
G13	CLB2_OUT5	CLB6_OUT5	Reserved	Reserved
G14	CLB2_OUT6	CLB6_OUT6	Reserved	Reserved
G15	CLB2_OUT7	CLB6_OUT7	Reserved	Reserved
G16	CLB3_OUT0	Reserved	Reserved	OUTPUTXBAR5
G17	CLB3_OUT1	Reserved	Reserved	OUTPUTXBAR6
G18	CLB3_OUT2	Reserved	Reserved	Reserved
G19	CLB3_OUT3	Reserved	Reserved	Reserved
G20	CLB3_OUT4	Reserved	Reserved	Reserved
G21	CLB3_OUT5	Reserved	Reserved	Reserved
G22	CLB3_OUT6	Reserved	Reserved	Reserved
G23	CLB3_OUT7	Reserved	Reserved	Reserved
G24	CLB4_OUT0	Reserved	Reserved	OUTPUTXBAR7
G25	CLB4_OUT1	Reserved	Reserved	OUTPUTXBAR8
G26	CLB4_OUT2	Reserved	Reserved	Reserved
G27	CLB4_OUT3	Reserved	Reserved	Reserved
G28	CLB4_OUT4	Reserved	Reserved	Reserved
G29	CLB4_OUT5	Reserved	Reserved	Reserved



**Table 16-8. CLB Output X-BAR Mux Configuration Table (continued)**

Mux	0	0.1	0.2	0.3
G30	CLB4_OUT6	Reserved	Reserved	EPG1OUT2
G31	CLB4_OUT7	Reserved	Reserved	EPG1OUT3

### 16.2.5 X-BAR Flags

With the exception of the CMPSS signals, the ePWM X-BAR and the Output X-BAR have all of the same input signals. Due to the inputs being similar between the ePWM X-BAR, CLB X-BAR, and Output X-BAR, all X-BAR modules leverage a single set of input flags to indicate which input signals have been triggered. This allows software to check the input flags when an event occurs. See [Figure 16-7](#) for more information. There is a bit allocated for each input signal in one of the XBARFLGx registers. The flag remains set until cleared through the appropriate XBARCLR<sub>x</sub> register.

---

#### Note

Not all input sources are routed to all X-BAR modules. Refer to the X-BAR specific configuration tables for exact connections.

---




Figure 16-7. X-BAR Input Sources

## 16.3 XBAR Registers

This Section describes the XBAR Registers.

### 16.3.1 XBAR Base Address Table

**Table 16-9. XBAR Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
EPwmXbarB Regs	<a href="#">EPWM_XBAR_REGS</a>	EPWMXBARB_BASE	0x0000_7800	YES	-	-	-	-	YES
InputXbarRegs	<a href="#">INPUT_XBAR_REGS</a>	INPUTXBAR_BASE	0x0000_7900	YES	-	-	-	-	YES
XbarRegs	<a href="#">XBAR_REGS</a>	XBAR_BASE	0x0000_7920	YES	-	-	-	-	YES
ClbInputXbar Regs	<a href="#">INPUT_XBAR_REGS</a>	CLBINPUTXBAR_BASE	0x0000_7960	YES	-	-	-	-	YES
MindbXbarRegs	<a href="#">MINDB_XBAR_REGS</a>	MINDBXBAR_BASE	0x0000_79C0	YES	-	-	-	-	YES
IclXbarRegs	<a href="#">ICL_XBAR_REGS</a>	ICLXBAR_BASE	0x0000_79E0	YES	-	-	-	-	YES
EPwmXbarA Regs	<a href="#">EPWM_XBAR_REGS</a>	EPWMXBARA_BASE	0x0000_7A00	YES	-	-	-	-	YES
ClbXbarRegs	<a href="#">CLB_XBAR_REGS</a>	CLBXBAR_BASE	0x0000_7A80	YES	-	-	-	-	YES
OutputXbarRegs	<a href="#">OUTPUT_XBAR_EXT64_REGS</a>	OUTPUTXBAR_BASE	0x0000_7B00	YES	-	-	-	-	YES
ClbOutputXbar Regs	<a href="#">OUTPUT_XBAR_REGS</a>	CLBOUTPUTXBAR_BASE	0x0000_7B80	YES	-	-	-	-	YES

### 16.3.2 EPWM\_XBAR\_REGS Registers

Table 16-10 lists the memory-mapped registers for the EPWM\_XBAR\_REGS registers. All register offset addresses not listed in Table 16-10 should be considered as reserved locations and the register contents should not be modified.

**Table 16-10. EPWM\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	OUT1MUX0TO15CFG	ePWM XBAR Mux Configuration for Output1	EALLOW	<a href="#">Go</a>
2h	OUT1MUX16TO31CFG	ePWM XBAR Mux Configuration for Output1	EALLOW	<a href="#">Go</a>
4h	OUT1MUX32TO47CFG	ePWM XBAR Mux Configuration for Output1	EALLOW	<a href="#">Go</a>
6h	OUT1MUX48TO63CFG	ePWM XBAR Mux Configuration for Output1	EALLOW	<a href="#">Go</a>
8h	OUT2MUX0TO15CFG	ePWM XBAR Mux Configuration for Output2	EALLOW	<a href="#">Go</a>
Ah	OUT2MUX16TO31CFG	ePWM XBAR Mux Configuration for Output2	EALLOW	<a href="#">Go</a>
Ch	OUT2MUX32TO47CFG	ePWM XBAR Mux Configuration for Output2	EALLOW	<a href="#">Go</a>
Eh	OUT2MUX48TO63CFG	ePWM XBAR Mux Configuration for Output2	EALLOW	<a href="#">Go</a>
10h	OUT3MUX0TO15CFG	ePWM XBAR Mux Configuration for Output3	EALLOW	<a href="#">Go</a>
12h	OUT3MUX16TO31CFG	ePWM XBAR Mux Configuration for Output3	EALLOW	<a href="#">Go</a>
14h	OUT3MUX32TO47CFG	ePWM XBAR Mux Configuration for Output3	EALLOW	<a href="#">Go</a>
16h	OUT3MUX48TO63CFG	ePWM XBAR Mux Configuration for Output3	EALLOW	<a href="#">Go</a>
18h	OUT4MUX0TO15CFG	ePWM XBAR Mux Configuration for Output4	EALLOW	<a href="#">Go</a>
1Ah	OUT4MUX16TO31CFG	ePWM XBAR Mux Configuration for Output4	EALLOW	<a href="#">Go</a>
1Ch	OUT4MUX32TO47CFG	ePWM XBAR Mux Configuration for Output4	EALLOW	<a href="#">Go</a>
1Eh	OUT4MUX48TO63CFG	ePWM XBAR Mux Configuration for Output4	EALLOW	<a href="#">Go</a>
20h	OUT5MUX0TO15CFG	ePWM XBAR Mux Configuration for Output5	EALLOW	<a href="#">Go</a>
22h	OUT5MUX16TO31CFG	ePWM XBAR Mux Configuration for Output5	EALLOW	<a href="#">Go</a>
24h	OUT5MUX32TO47CFG	ePWM XBAR Mux Configuration for Output5	EALLOW	<a href="#">Go</a>
26h	OUT5MUX48TO63CFG	ePWM XBAR Mux Configuration for Output5	EALLOW	<a href="#">Go</a>
28h	OUT6MUX0TO15CFG	ePWM XBAR Mux Configuration for Output6	EALLOW	<a href="#">Go</a>
2Ah	OUT6MUX16TO31CFG	ePWM XBAR Mux Configuration for Output6	EALLOW	<a href="#">Go</a>
2Ch	OUT6MUX32TO47CFG	ePWM XBAR Mux Configuration for Output6	EALLOW	<a href="#">Go</a>
2Eh	OUT6MUX48TO63CFG	ePWM XBAR Mux Configuration for Output6	EALLOW	<a href="#">Go</a>
30h	OUT7MUX0TO15CFG	ePWM XBAR Mux Configuration for Output7	EALLOW	<a href="#">Go</a>
32h	OUT7MUX16TO31CFG	ePWM XBAR Mux Configuration for Output7	EALLOW	<a href="#">Go</a>
34h	OUT7MUX32TO47CFG	ePWM XBAR Mux Configuration for Output7	EALLOW	<a href="#">Go</a>
36h	OUT7MUX48TO63CFG	ePWM XBAR Mux Configuration for Output7	EALLOW	<a href="#">Go</a>
38h	OUT8MUX0TO15CFG	ePWM XBAR Mux Configuration for Output8	EALLOW	<a href="#">Go</a>
3Ah	OUT8MUX16TO31CFG	ePWM XBAR Mux Configuration for Output8	EALLOW	<a href="#">Go</a>
3Ch	OUT8MUX32TO47CFG	ePWM XBAR Mux Configuration for Output8	EALLOW	<a href="#">Go</a>
3Eh	OUT8MUX48TO63CFG	ePWM XBAR Mux Configuration for Output8	EALLOW	<a href="#">Go</a>
40h	OUT1MUXENABLE	ePWM XBAR Mux Enable for Output1	EALLOW	<a href="#">Go</a>
42h	OUT1MUXENABLE32TO64	ePWM XBAR Mux Enable for Output1	EALLOW	<a href="#">Go</a>
44h	OUT2MUXENABLE	ePWM XBAR Mux Enable for Output2	EALLOW	<a href="#">Go</a>
46h	OUT2MUXENABLE32TO64	ePWM XBAR Mux Enable for Output2	EALLOW	<a href="#">Go</a>
48h	OUT3MUXENABLE	ePWM XBAR Mux Enable for Output3	EALLOW	<a href="#">Go</a>
4Ah	OUT3MUXENABLE32TO64	ePWM XBAR Mux Enable for Output3	EALLOW	<a href="#">Go</a>
4Ch	OUT4MUXENABLE	ePWM XBAR Mux Enable for Output4	EALLOW	<a href="#">Go</a>
4Eh	OUT4MUXENABLE32TO64	ePWM XBAR Mux Enable for Output4	EALLOW	<a href="#">Go</a>

**Table 16-10. EPWM\_XBAR\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
50h	OUT5MUXENABLE	ePWM XBAR Mux Enable for Output5	EALLOW	<a href="#">Go</a>
52h	OUT5MUXENABLE32TO64	ePWM XBAR Mux Enable for Output5	EALLOW	<a href="#">Go</a>
54h	OUT6MUXENABLE	ePWM XBAR Mux Enable for Output6	EALLOW	<a href="#">Go</a>
56h	OUT6MUXENABLE32TO64	ePWM XBAR Mux Enable for Output6	EALLOW	<a href="#">Go</a>
58h	OUT7MUXENABLE	ePWM XBAR Mux Enable for Output7	EALLOW	<a href="#">Go</a>
5Ah	OUT7MUXENABLE32TO64	ePWM XBAR Mux Enable for Output7	EALLOW	<a href="#">Go</a>
5Ch	OUT8MUXENABLE	ePWM XBAR Mux Enable for Output8	EALLOW	<a href="#">Go</a>
5Eh	OUT8MUXENABLE32TO64	ePWM XBAR Mux Enable for Output8	EALLOW	<a href="#">Go</a>
68h	TRIPOUTINV	ePWM XBAR Output Inversion Register	EALLOW	<a href="#">Go</a>
6Eh	TRIPLOCK	ePWM XBAR Configuration Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 16-11](#) shows the codes that are used for access types in this section.

**Table 16-11. EPWM\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 16.3.2.1 OUT1MUX0TO15CFG Register (Offset = 0h) [Reset = 0000000h]

OUT1MUX0TO15CFG is shown in [Figure 16-8](#) and described in [Table 16-12](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output1

**Figure 16-8. OUT1MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-12. OUT1MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX15: 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX14: 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX13: 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX12: 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX11: 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX10: 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-12. OUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX9: 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX8: 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX7: 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX6: 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX5: 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX4: 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX3: 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX2: 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-12. OUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX1: 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX0: 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.2.2 OUT1MUX16TO31CFG Register (Offset = 2h) [Reset = 0000000h]

OUT1MUX16TO31CFG is shown in [Figure 16-9](#) and described in [Table 16-13](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output1

**Figure 16-9. OUT1MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-13. OUT1MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX31: 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX30: 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX29: 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX28: 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX27: 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX26: 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-13. OUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX25: 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX24: 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX23: 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX22: 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX21: 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX20: 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX19: 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX18: 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-13. OUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX17: 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX16: 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.3 OUT1MUX32TO47CFG Register (Offset = 4h) [Reset = 0000000h]

OUT1MUX32TO47CFG is shown in [Figure 16-10](#) and described in [Table 16-14](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output1

**Figure 16-10. OUT1MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-14. OUT1MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11 : Select .3 input for MUX47 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11 : Select .3 input for MUX46 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11 : Select .3 input for MUX45 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11 : Select .3 input for MUX44 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11 : Select .3 input for MUX43 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11 : Select .3 input for MUX42 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-14. OUT1MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11 : Select .3 input for MUX41 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11 : Select .3 input for MUX40 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11 : Select .3 input for MUX39 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11 : Select .3 input for MUX38 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11 : Select .3 input for MUX37 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11 : Select .3 input for MUX36 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11 : Select .3 input for MUX35 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11 : Select .3 input for MUX34 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-14. OUT1MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11 : Select .3 input for MUX33 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11 : Select .3 input for MUX32 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.4 OUT1MUX48TO63CFG Register (Offset = 6h) [Reset = 0000000h]

OUT1MUX48TO63CFG is shown in [Figure 16-11](#) and described in [Table 16-15](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output1

**Figure 16-11. OUT1MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-15. OUT1MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11 : Select .3 input for MUX63 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11 : Select .3 input for MUX62 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11 : Select .3 input for MUX61 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11 : Select .3 input for MUX60 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11 : Select .3 input for MUX59 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11 : Select .3 input for MUX58 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-15. OUT1MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11 : Select .3 input for MUX57 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11 : Select .3 input for MUX56 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11 : Select .3 input for MUX55 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11 : Select .3 input for MUX54 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11 : Select .3 input for MUX53 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11 : Select .3 input for MUX52 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11 : Select .3 input for MUX51 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11 : Select .3 input for MUX50 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-15. OUT1MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11 : Select .3 input for MUX49 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for EPWM-XBAR OUT1MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11 : Select .3 input for MUX48 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.5 OUT2MUX0TO15CFG Register (Offset = 8h) [Reset = 0000000h]

OUT2MUX0TO15CFG is shown in [Figure 16-12](#) and described in [Table 16-16](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output2

**Figure 16-12. OUT2MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-16. OUT2MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX15: 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX14: 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX13: 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX12: 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX11: 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX10: 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-16. OUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX9: 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX8: 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX7: 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX6: 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX5: 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX4: 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX3: 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX2: 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-16. OUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX1: 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX0: 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.6 OUT2MUX16TO31CFG Register (Offset = Ah) [Reset = 0000000h]

OUT2MUX16TO31CFG is shown in [Figure 16-13](#) and described in [Table 16-17](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output2

**Figure 16-13. OUT2MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-17. OUT2MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX31: 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX30: 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX29: 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX28: 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX27: 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX26: 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-17. OUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX25: 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX24: 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX23: 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX22: 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX21: 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX20: 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX19: 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX18: 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-17. OUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX17: 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX16: 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.7 OUT2MUX32TO47CFG Register (Offset = Ch) [Reset = 0000000h]

OUT2MUX32TO47CFG is shown in [Figure 16-14](#) and described in [Table 16-18](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output2

**Figure 16-14. OUT2MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-18. OUT2MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11 : Select .3 input for MUX47 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11 : Select .3 input for MUX46 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11 : Select .3 input for MUX45 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11 : Select .3 input for MUX44 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11 : Select .3 input for MUX43 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11 : Select .3 input for MUX42 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-18. OUT2MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11 : Select .3 input for MUX41 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11 : Select .3 input for MUX40 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11 : Select .3 input for MUX39 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11 : Select .3 input for MUX38 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11 : Select .3 input for MUX37 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11 : Select .3 input for MUX36 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11 : Select .3 input for MUX35 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11 : Select .3 input for MUX34 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-18. OUT2MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11 : Select .3 input for MUX33 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11 : Select .3 input for MUX32 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.8 OUT2MUX48TO63CFG Register (Offset = Eh) [Reset = 0000000h]

OUT2MUX48TO63CFG is shown in [Figure 16-15](#) and described in [Table 16-19](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output2

**Figure 16-15. OUT2MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-19. OUT2MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11 : Select .3 input for MUX63 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11 : Select .3 input for MUX62 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11 : Select .3 input for MUX61 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11 : Select .3 input for MUX60 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11 : Select .3 input for MUX59 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11 : Select .3 input for MUX58 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-19. OUT2MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11 : Select .3 input for MUX57 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11 : Select .3 input for MUX56 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11 : Select .3 input for MUX55 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11 : Select .3 input for MUX54 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11 : Select .3 input for MUX53 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11 : Select .3 input for MUX52 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11 : Select .3 input for MUX51 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11 : Select .3 input for MUX50 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-19. OUT2MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11 : Select .3 input for MUX49 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for EPWM-XBAR OUT2MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11 : Select .3 input for MUX48 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.9 OUT3MUX0TO15CFG Register (Offset = 10h) [Reset = 0000000h]

OUT3MUX0TO15CFG is shown in [Figure 16-16](#) and described in [Table 16-20](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output3

**Figure 16-16. OUT3MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-20. OUT3MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX15: 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX14: 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX13: 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX12: 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX11: 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX10: 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-20. OUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX9: 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX8: 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX7: 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX6: 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX5: 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX4: 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX3: 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX2: 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-20. OUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX1: 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX0: 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.2.10 OUT3MUX16TO31CFG Register (Offset = 12h) [Reset = 0000000h]

OUT3MUX16TO31CFG is shown in [Figure 16-17](#) and described in [Table 16-21](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output3

**Figure 16-17. OUT3MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-21. OUT3MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX31: 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX30: 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX29: 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX28: 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX27: 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX26: 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-21. OUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX25: 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX24: 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX23: 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX22: 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX21: 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX20: 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX19: 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX18: 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-21. OUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX17: 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX16: 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.11 OUT3MUX32TO47CFG Register (Offset = 14h) [Reset = 0000000h]

OUT3MUX32TO47CFG is shown in [Figure 16-18](#) and described in [Table 16-22](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output3

**Figure 16-18. OUT3MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-22. OUT3MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11 : Select .3 input for MUX47 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11 : Select .3 input for MUX46 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11 : Select .3 input for MUX45 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11 : Select .3 input for MUX44 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11 : Select .3 input for MUX43 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11 : Select .3 input for MUX42 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-22. OUT3MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11 : Select .3 input for MUX41 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11 : Select .3 input for MUX40 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11 : Select .3 input for MUX39 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11 : Select .3 input for MUX38 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11 : Select .3 input for MUX37 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11 : Select .3 input for MUX36 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11 : Select .3 input for MUX35 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11 : Select .3 input for MUX34 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-22. OUT3MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11 : Select .3 input for MUX33 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11 : Select .3 input for MUX32 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.12 OUT3MUX48TO63CFG Register (Offset = 16h) [Reset = 0000000h]

OUT3MUX48TO63CFG is shown in [Figure 16-19](#) and described in [Table 16-23](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output3

**Figure 16-19. OUT3MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-23. OUT3MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11 : Select .3 input for MUX63 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11 : Select .3 input for MUX62 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11 : Select .3 input for MUX61 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11 : Select .3 input for MUX60 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11 : Select .3 input for MUX59 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11 : Select .3 input for MUX58 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-23. OUT3MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11 : Select .3 input for MUX57 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11 : Select .3 input for MUX56 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11 : Select .3 input for MUX55 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11 : Select .3 input for MUX54 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11 : Select .3 input for MUX53 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11 : Select .3 input for MUX52 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11 : Select .3 input for MUX51 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11 : Select .3 input for MUX50 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-23. OUT3MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11 : Select .3 input for MUX49 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for EPWM-XBAR OUT3MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11 : Select .3 input for MUX48 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.13 OUT4MUX0TO15CFG Register (Offset = 18h) [Reset = 0000000h]

OUT4MUX0TO15CFG is shown in [Figure 16-20](#) and described in [Table 16-24](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output4

**Figure 16-20. OUT4MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-24. OUT4MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX15: 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX14: 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX13: 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX12: 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX11: 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX10: 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-24. OUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX9: 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX8: 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX7: 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX6: 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX5: 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX4: 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX3: 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX2: 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-24. OUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX1: 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX0: 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.14 OUT4MUX16TO31CFG Register (Offset = 1Ah) [Reset = 0000000h]

OUT4MUX16TO31CFG is shown in [Figure 16-21](#) and described in [Table 16-25](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output4

**Figure 16-21. OUT4MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-25. OUT4MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX31: 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX30: 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX29: 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX28: 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX27: 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX26: 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-25. OUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX25: 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX24: 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX23: 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX22: 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX21: 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX20: 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX19: 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX18: 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-25. OUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX17: 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX16: 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.15 OUT4MUX32TO47CFG Register (Offset = 1Ch) [Reset = 0000000h]

OUT4MUX32TO47CFG is shown in [Figure 16-22](#) and described in [Table 16-26](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output4

**Figure 16-22. OUT4MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-26. OUT4MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11 : Select .3 input for MUX47 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11 : Select .3 input for MUX46 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11 : Select .3 input for MUX45 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11 : Select .3 input for MUX44 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11 : Select .3 input for MUX43 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11 : Select .3 input for MUX42 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-26. OUT4MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11 : Select .3 input for MUX41 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11 : Select .3 input for MUX40 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11 : Select .3 input for MUX39 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11 : Select .3 input for MUX38 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11 : Select .3 input for MUX37 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11 : Select .3 input for MUX36 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11 : Select .3 input for MUX35 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11 : Select .3 input for MUX34 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-26. OUT4MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11 : Select .3 input for MUX33 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11 : Select .3 input for MUX32 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.16 OUT4MUX48TO63CFG Register (Offset = 1Eh) [Reset = 0000000h]

OUT4MUX48TO63CFG is shown in [Figure 16-23](#) and described in [Table 16-27](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output4

**Figure 16-23. OUT4MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-27. OUT4MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11 : Select .3 input for MUX63 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11 : Select .3 input for MUX62 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11 : Select .3 input for MUX61 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11 : Select .3 input for MUX60 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11 : Select .3 input for MUX59 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11 : Select .3 input for MUX58 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-27. OUT4MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11 : Select .3 input for MUX57 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11 : Select .3 input for MUX56 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11 : Select .3 input for MUX55 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11 : Select .3 input for MUX54 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11 : Select .3 input for MUX53 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11 : Select .3 input for MUX52 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11 : Select .3 input for MUX51 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11 : Select .3 input for MUX50 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-27. OUT4MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11 : Select .3 input for MUX49 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for EPWM-XBAR OUT4MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11 : Select .3 input for MUX48 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.17 OUT5MUX0TO15CFG Register (Offset = 20h) [Reset = 0000000h]

OUT5MUX0TO15CFG is shown in [Figure 16-24](#) and described in [Table 16-28](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output5

**Figure 16-24. OUT5MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-28. OUT5MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX15: 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX14: 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX13: 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX12: 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX11: 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX10: 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-28. OUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX9: 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX8: 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX7: 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX6: 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX5: 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX4: 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX3: 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX2: 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-28. OUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX1: 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX0: 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.2.18 OUT5MUX16TO31CFG Register (Offset = 22h) [Reset = 0000000h]

OUT5MUX16TO31CFG is shown in [Figure 16-25](#) and described in [Table 16-29](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output5

**Figure 16-25. OUT5MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-29. OUT5MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX31: 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX30: 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX29: 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX28: 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX27: 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX26: 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-29. OUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX25: 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX24: 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX23: 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX22: 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX21: 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX20: 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX19: 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX18: 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-29. OUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX17: 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX16: 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.19 OUT5MUX32TO47CFG Register (Offset = 24h) [Reset = 0000000h]

OUT5MUX32TO47CFG is shown in [Figure 16-26](#) and described in [Table 16-30](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output5

**Figure 16-26. OUT5MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-30. OUT5MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11 : Select .3 input for MUX47 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11 : Select .3 input for MUX46 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11 : Select .3 input for MUX45 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11 : Select .3 input for MUX44 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11 : Select .3 input for MUX43 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11 : Select .3 input for MUX42 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-30. OUT5MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11 : Select .3 input for MUX41 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11 : Select .3 input for MUX40 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11 : Select .3 input for MUX39 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11 : Select .3 input for MUX38 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11 : Select .3 input for MUX37 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11 : Select .3 input for MUX36 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11 : Select .3 input for MUX35 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11 : Select .3 input for MUX34 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-30. OUT5MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11 : Select .3 input for MUX33 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11 : Select .3 input for MUX32 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.20 OUT5MUX48TO63CFG Register (Offset = 26h) [Reset = 0000000h]

OUT5MUX48TO63CFG is shown in [Figure 16-27](#) and described in [Table 16-31](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output5

**Figure 16-27. OUT5MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-31. OUT5MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11 : Select .3 input for MUX63 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11 : Select .3 input for MUX62 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11 : Select .3 input for MUX61 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11 : Select .3 input for MUX60 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11 : Select .3 input for MUX59 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11 : Select .3 input for MUX58 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-31. OUT5MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11 : Select .3 input for MUX57 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11 : Select .3 input for MUX56 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11 : Select .3 input for MUX55 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11 : Select .3 input for MUX54 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11 : Select .3 input for MUX53 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11 : Select .3 input for MUX52 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11 : Select .3 input for MUX51 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11 : Select .3 input for MUX50 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-31. OUT5MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11 : Select .3 input for MUX49 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for EPWM-XBAR OUT5MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11 : Select .3 input for MUX48 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.21 OUT6MUX0TO15CFG Register (Offset = 28h) [Reset = 0000000h]

OUT6MUX0TO15CFG is shown in [Figure 16-28](#) and described in [Table 16-32](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output6

**Figure 16-28. OUT6MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-32. OUT6MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX15: 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX14: 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX13: 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX12: 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX11: 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX10: 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-32. OUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX9: 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX8: 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX7: 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX6: 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX5: 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX4: 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX3: 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX2: 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-32. OUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX1: 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX0: 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.22 OUT6MUX16TO31CFG Register (Offset = 2Ah) [Reset = 0000000h]

OUT6MUX16TO31CFG is shown in [Figure 16-29](#) and described in [Table 16-33](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output6

**Figure 16-29. OUT6MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-33. OUT6MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX31: 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX30: 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX29: 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX28: 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX27: 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX26: 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-33. OUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX25: 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX24: 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX23: 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX22: 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX21: 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX20: 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX19: 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX18: 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-33. OUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX17: 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX16: 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.23 OUT6MUX32TO47CFG Register (Offset = 2Ch) [Reset = 0000000h]

OUT6MUX32TO47CFG is shown in [Figure 16-30](#) and described in [Table 16-34](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output6

**Figure 16-30. OUT6MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-34. OUT6MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11 : Select .3 input for MUX47 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11 : Select .3 input for MUX46 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11 : Select .3 input for MUX45 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11 : Select .3 input for MUX44 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11 : Select .3 input for MUX43 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11 : Select .3 input for MUX42 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-34. OUT6MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11 : Select .3 input for MUX41 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11 : Select .3 input for MUX40 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11 : Select .3 input for MUX39 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11 : Select .3 input for MUX38 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11 : Select .3 input for MUX37 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11 : Select .3 input for MUX36 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11 : Select .3 input for MUX35 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11 : Select .3 input for MUX34 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-34. OUT6MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11 : Select .3 input for MUX33 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11 : Select .3 input for MUX32 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.24 OUT6MUX48TO63CFG Register (Offset = 2Eh) [Reset = 0000000h]

OUT6MUX48TO63CFG is shown in [Figure 16-31](#) and described in [Table 16-35](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output6

**Figure 16-31. OUT6MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-35. OUT6MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11 : Select .3 input for MUX63 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11 : Select .3 input for MUX62 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11 : Select .3 input for MUX61 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11 : Select .3 input for MUX60 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11 : Select .3 input for MUX59 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11 : Select .3 input for MUX58 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-35. OUT6MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11 : Select .3 input for MUX57 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11 : Select .3 input for MUX56 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11 : Select .3 input for MUX55 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11 : Select .3 input for MUX54 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11 : Select .3 input for MUX53 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11 : Select .3 input for MUX52 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11 : Select .3 input for MUX51 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11 : Select .3 input for MUX50 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-35. OUT6MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11 : Select .3 input for MUX49 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for EPWM-XBAR OUT6MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11 : Select .3 input for MUX48 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.25 OUT7MUX0TO15CFG Register (Offset = 30h) [Reset = 0000000h]

OUT7MUX0TO15CFG is shown in [Figure 16-32](#) and described in [Table 16-36](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output7

**Figure 16-32. OUT7MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-36. OUT7MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX15: 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX14: 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX13: 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX12: 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX11: 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX10: 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-36. OUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX9: 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX8: 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX7: 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX6: 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX5: 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX4: 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX3: 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX2: 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-36. OUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX1: 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX0: 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.2.26 OUT7MUX16TO31CFG Register (Offset = 32h) [Reset = 0000000h]

OUT7MUX16TO31CFG is shown in [Figure 16-33](#) and described in [Table 16-37](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output7

**Figure 16-33. OUT7MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-37. OUT7MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX31: 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX30: 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX29: 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX28: 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX27: 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX26: 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-37. OUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX25: 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX24: 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX23: 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX22: 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX21: 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX20: 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX19: 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX18: 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-37. OUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX17: 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX16: 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.27 OUT7MUX32TO47CFG Register (Offset = 34h) [Reset = 0000000h]

OUT7MUX32TO47CFG is shown in [Figure 16-34](#) and described in [Table 16-38](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output7

**Figure 16-34. OUT7MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-38. OUT7MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11 : Select .3 input for MUX47 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11 : Select .3 input for MUX46 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11 : Select .3 input for MUX45 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11 : Select .3 input for MUX44 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11 : Select .3 input for MUX43 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11 : Select .3 input for MUX42 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-38. OUT7MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11 : Select .3 input for MUX41 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11 : Select .3 input for MUX40 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11 : Select .3 input for MUX39 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11 : Select .3 input for MUX38 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11 : Select .3 input for MUX37 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11 : Select .3 input for MUX36 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11 : Select .3 input for MUX35 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11 : Select .3 input for MUX34 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-38. OUT7MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11 : Select .3 input for MUX33 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11 : Select .3 input for MUX32 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.28 OUT7MUX48TO63CFG Register (Offset = 36h) [Reset = 0000000h]

OUT7MUX48TO63CFG is shown in [Figure 16-35](#) and described in [Table 16-39](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output7

**Figure 16-35. OUT7MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-39. OUT7MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11 : Select .3 input for MUX63 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11 : Select .3 input for MUX62 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11 : Select .3 input for MUX61 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11 : Select .3 input for MUX60 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11 : Select .3 input for MUX59 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11 : Select .3 input for MUX58 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-39. OUT7MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11 : Select .3 input for MUX57 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11 : Select .3 input for MUX56 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11 : Select .3 input for MUX55 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11 : Select .3 input for MUX54 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11 : Select .3 input for MUX53 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11 : Select .3 input for MUX52 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11 : Select .3 input for MUX51 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11 : Select .3 input for MUX50 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-39. OUT7MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11 : Select .3 input for MUX49 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for EPWM-XBAR OUT7MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11 : Select .3 input for MUX48 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.29 OUT8MUX0TO15CFG Register (Offset = 38h) [Reset = 0000000h]

OUT8MUX0TO15CFG is shown in [Figure 16-36](#) and described in [Table 16-40](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output8

**Figure 16-36. OUT8MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-40. OUT8MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX15: 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX14: 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX13: 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX12: 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX11: 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX10: 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-40. OUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX9: 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX8: 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX7: 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX6: 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX5: 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX4: 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX3: 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX2: 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-40. OUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX1: 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX0: 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.30 OUT8MUX16TO31CFG Register (Offset = 3Ah) [Reset = 0000000h]

OUT8MUX16TO31CFG is shown in [Figure 16-37](#) and described in [Table 16-41](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output8

**Figure 16-37. OUT8MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-41. OUT8MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX31: 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX30: 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX29: 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX28: 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX27: 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX26: 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-41. OUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX25: 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX24: 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX23: 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX22: 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX21: 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX20: 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX19: 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX18: 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-41. OUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX17: 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX16: 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.31 OUT8MUX32TO47CFG Register (Offset = 3Ch) [Reset = 0000000h]

OUT8MUX32TO47CFG is shown in [Figure 16-38](#) and described in [Table 16-42](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output8

**Figure 16-38. OUT8MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-42. OUT8MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11 : Select .3 input for MUX47 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11 : Select .3 input for MUX46 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11 : Select .3 input for MUX45 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11 : Select .3 input for MUX44 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11 : Select .3 input for MUX43 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11 : Select .3 input for MUX42 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-42. OUT8MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11 : Select .3 input for MUX41 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11 : Select .3 input for MUX40 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11 : Select .3 input for MUX39 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11 : Select .3 input for MUX38 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11 : Select .3 input for MUX37 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11 : Select .3 input for MUX36 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11 : Select .3 input for MUX35 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11 : Select .3 input for MUX34 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-42. OUT8MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11 : Select .3 input for MUX33 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11 : Select .3 input for MUX32 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.32 OUT8MUX48TO63CFG Register (Offset = 3Eh) [Reset = 0000000h]

OUT8MUX48TO63CFG is shown in [Figure 16-39](#) and described in [Table 16-43](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Configuration for Output8

**Figure 16-39. OUT8MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-43. OUT8MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11 : Select .3 input for MUX63 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11 : Select .3 input for MUX62 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11 : Select .3 input for MUX61 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11 : Select .3 input for MUX60 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11 : Select .3 input for MUX59 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11 : Select .3 input for MUX58 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-43. OUT8MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11 : Select .3 input for MUX57 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11 : Select .3 input for MUX56 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11 : Select .3 input for MUX55 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11 : Select .3 input for MUX54 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11 : Select .3 input for MUX53 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11 : Select .3 input for MUX52 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11 : Select .3 input for MUX51 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11 : Select .3 input for MUX50 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-43. OUT8MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11 : Select .3 input for MUX49 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for EPWM-XBAR OUT8MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11 : Select .3 input for MUX48 Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.33 OUT1MUXENABLE Register (Offset = 40h) [Reset = 0000000h]

OUT1MUXENABLE is shown in [Figure 16-40](#) and described in [Table 16-44](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output1

**Figure 16-40. OUT1MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-44. OUT1MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX31 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX31 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX30 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX30 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX29 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX29 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX28 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX28 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-44. OUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX27 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX27 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX26 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX26 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX25 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX25 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX24 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX24 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX23 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX23 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX22 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX22 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX21 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX21 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX20 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX20 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-44. OUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX19 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX19 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX18 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX18 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX17 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX17 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX16 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX16 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX15 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX15 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX14 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX14 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX13 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX13 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX12 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX12 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-44. OUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX11 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX11 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX10 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX10 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX9 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX9 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX8 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX8 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX7 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX7 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX6 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX6 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX5 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX5 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX4 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX4 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-44. OUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX3 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX3 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX2 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX2 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX1 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX1 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of MUX0 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX0 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX0 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.34 OUT1MUXENABLE32TO64 Register (Offset = 42h) [Reset = 0000000h]

OUT1MUXENABLE32TO64 is shown in [Figure 16-41](#) and described in [Table 16-45](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output1

**Figure 16-41. OUT1MUXENABLE32TO64 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-45. OUT1MUXENABLE32TO64 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX63 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX63 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX62 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX62 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX61 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX61 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX60 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX60 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-45. OUT1MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX59 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX59 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX58 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX58 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX57 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX57 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX56 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX56 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX55 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX55 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX54 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX54 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX53 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX53 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX52 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX52 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-45. OUT1MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX51 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX51 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX50 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX50 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX49 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX49 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX48 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX48 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX47 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX47 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX46 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX46 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX45 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX45 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX44 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX44 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-45. OUT1MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX43 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX43 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX42 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX42 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX41 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX41 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX40 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX40 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX39 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX39 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX38 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX38 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX37 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX37 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX36 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX36 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-45. OUT1MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX35 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX35 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX34 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX34 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX33 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX33 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUT1 of EPWM-XBAR 0: Respective output of MUX32 is disabled to drive the OUT1 of EPWM-XBAR 1: Respective output of MUX32 is enabled to drive the OUT1 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.35 OUT2MUXENABLE Register (Offset = 44h) [Reset = 0000000h]

OUT2MUXENABLE is shown in [Figure 16-42](#) and described in [Table 16-46](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output2

**Figure 16-42. OUT2MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-46. OUT2MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX31 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX31 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX30 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX30 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX29 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX29 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX28 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX28 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-46. OUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX27 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX27 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX26 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX26 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX25 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX25 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX24 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX24 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX23 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX23 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX22 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX22 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX21 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX21 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX20 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX20 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-46. OUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX19 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX19 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX18 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX18 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX17 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX17 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX16 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX16 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX15 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX15 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX14 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX14 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX13 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX13 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX12 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX12 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-46. OUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX11 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX11 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX10 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX10 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX9 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX9 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX8 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX8 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX7 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX7 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX6 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX6 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX5 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX5 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX4 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX4 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-46. OUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX3 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX3 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX2 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX2 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX1 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX1 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of MUX0 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX0 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX0 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.36 OUT2MUXENABLE32TO64 Register (Offset = 46h) [Reset = 0000000h]

OUT2MUXENABLE32TO64 is shown in [Figure 16-43](#) and described in [Table 16-47](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output2

**Figure 16-43. OUT2MUXENABLE32TO64 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-47. OUT2MUXENABLE32TO64 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX63 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX63 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX62 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX62 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX61 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX61 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX60 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX60 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-47. OUT2MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX59 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX59 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX58 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX58 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX57 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX57 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX56 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX56 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX55 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX55 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX54 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX54 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX53 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX53 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX52 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX52 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-47. OUT2MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX51 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX51 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX50 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX50 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX49 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX49 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX48 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX48 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX47 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX47 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX46 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX46 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX45 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX45 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX44 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX44 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-47. OUT2MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX43 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX43 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX42 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX42 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX41 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX41 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX40 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX40 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX39 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX39 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX38 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX38 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX37 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX37 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX36 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX36 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-47. OUT2MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX35 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX35 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX34 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX34 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX33 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX33 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUT2 of EPWM-XBAR 0: Respective output of MUX32 is disabled to drive the OUT2 of EPWM-XBAR 1: Respective output of MUX32 is enabled to drive the OUT2 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.37 OUT3MUXENABLE Register (Offset = 48h) [Reset = 0000000h]

OUT3MUXENABLE is shown in [Figure 16-44](#) and described in [Table 16-48](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output3

**Figure 16-44. OUT3MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-48. OUT3MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX31 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX31 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX30 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX30 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX29 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX29 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX28 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX28 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-48. OUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX27 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX27 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX26 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX26 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX25 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX25 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX24 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX24 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX23 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX23 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX22 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX22 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX21 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX21 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX20 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX20 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-48. OUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX19 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX19 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX18 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX18 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX17 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX17 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX16 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX16 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX15 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX15 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX14 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX14 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX13 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX13 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX12 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX12 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-48. OUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX11 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX11 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX10 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX10 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX9 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX9 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX8 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX8 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX7 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX7 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX6 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX6 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX5 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX5 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX4 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX4 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-48. OUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX3 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX3 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX2 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX2 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX1 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX1 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of MUX0 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX0 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX0 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.38 OUT3MUXENABLE32TO64 Register (Offset = 4Ah) [Reset = 0000000h]

OUT3MUXENABLE32TO64 is shown in [Figure 16-45](#) and described in [Table 16-49](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output3

**Figure 16-45. OUT3MUXENABLE32TO64 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-49. OUT3MUXENABLE32TO64 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX63 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX63 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX62 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX62 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX61 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX61 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX60 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX60 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-49. OUT3MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX59 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX59 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX58 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX58 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX57 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX57 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX56 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX56 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX55 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX55 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX54 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX54 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX53 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX53 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX52 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX52 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-49. OUT3MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX51 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX51 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX50 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX50 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX49 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX49 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX48 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX48 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX47 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX47 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX46 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX46 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX45 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX45 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX44 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX44 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-49. OUT3MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX43 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX43 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX42 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX42 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX41 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX41 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX40 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX40 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX39 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX39 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX38 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX38 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX37 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX37 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX36 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX36 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-49. OUT3MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX35 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX35 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX34 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX34 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX33 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX33 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUT3 of EPWM-XBAR 0: Respective output of MUX32 is disabled to drive the OUT3 of EPWM-XBAR 1: Respective output of MUX32 is enabled to drive the OUT3 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.39 OUT4MUXENABLE Register (Offset = 4Ch) [Reset = 0000000h]

OUT4MUXENABLE is shown in [Figure 16-46](#) and described in [Table 16-50](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output4

**Figure 16-46. OUT4MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-50. OUT4MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX31 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX31 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX30 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX30 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX29 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX29 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX28 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX28 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-50. OUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX27 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX27 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX26 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX26 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX25 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX25 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX24 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX24 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX23 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX23 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX22 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX22 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX21 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX21 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX20 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX20 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-50. OUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX19 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX19 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX18 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX18 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX17 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX17 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX16 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX16 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX15 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX15 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX14 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX14 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX13 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX13 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX12 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX12 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-50. OUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX11 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX11 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX10 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX10 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX9 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX9 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX8 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX8 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX7 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX7 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX6 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX6 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX5 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX5 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX4 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX4 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-50. OUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX3 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX3 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX2 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX2 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX1 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX1 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of MUX0 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX0 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX0 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.2.40 OUT4MUXENABLE32TO64 Register (Offset = 4Eh) [Reset = 0000000h]

OUT4MUXENABLE32TO64 is shown in [Figure 16-47](#) and described in [Table 16-51](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output4

**Figure 16-47. OUT4MUXENABLE32TO64 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-51. OUT4MUXENABLE32TO64 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX63 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX63 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX62 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX62 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX61 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX61 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX60 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX60 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-51. OUT4MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX59 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX59 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX58 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX58 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX57 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX57 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX56 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX56 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX55 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX55 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX54 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX54 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX53 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX53 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX52 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX52 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-51. OUT4MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX51 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX51 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX50 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX50 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX49 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX49 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX48 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX48 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX47 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX47 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX46 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX46 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX45 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX45 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX44 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX44 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-51. OUT4MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX43 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX43 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX42 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX42 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX41 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX41 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX40 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX40 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX39 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX39 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX38 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX38 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX37 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX37 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX36 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX36 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-51. OUT4MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX35 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX35 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX34 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX34 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX33 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX33 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUT4 of EPWM-XBAR 0: Respective output of MUX32 is disabled to drive the OUT4 of EPWM-XBAR 1: Respective output of MUX32 is enabled to drive the OUT4 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.41 OUT5MUXENABLE Register (Offset = 50h) [Reset = 0000000h]

OUT5MUXENABLE is shown in [Figure 16-48](#) and described in [Table 16-52](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output5

**Figure 16-48. OUT5MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-52. OUT5MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX31 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX31 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX30 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX30 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX29 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX29 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX28 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX28 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-52. OUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX27 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX27 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX26 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX26 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX25 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX25 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX24 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX24 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX23 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX23 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX22 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX22 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX21 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX21 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX20 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX20 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-52. OUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX19 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX19 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX18 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX18 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX17 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX17 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX16 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX16 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX15 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX15 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX14 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX14 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX13 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX13 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX12 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX12 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-52. OUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX11 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX11 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX10 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX10 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX9 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX9 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX8 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX8 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX7 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX7 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX6 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX6 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX5 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX5 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX4 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX4 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-52. OUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX3 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX3 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX2 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX2 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX1 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX1 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of MUX0 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX0 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX0 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.42 OUT5MUXENABLE32TO64 Register (Offset = 52h) [Reset = 0000000h]

OUT5MUXENABLE32TO64 is shown in [Figure 16-49](#) and described in [Table 16-53](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output5

**Figure 16-49. OUT5MUXENABLE32TO64 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-53. OUT5MUXENABLE32TO64 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX63 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX63 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX62 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX62 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX61 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX61 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX60 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX60 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-53. OUT5MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX59 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX59 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX58 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX58 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX57 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX57 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX56 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX56 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX55 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX55 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX54 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX54 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX53 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX53 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX52 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX52 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-53. OUT5MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX51 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX51 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX50 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX50 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX49 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX49 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX48 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX48 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX47 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX47 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX46 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX46 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX45 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX45 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX44 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX44 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-53. OUT5MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX43 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX43 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX42 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX42 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX41 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX41 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX40 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX40 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX39 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX39 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX38 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX38 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX37 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX37 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX36 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX36 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-53. OUT5MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX35 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX35 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX34 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX34 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX33 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX33 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUT5 of EPWM-XBAR 0: Respective output of MUX32 is disabled to drive the OUT5 of EPWM-XBAR 1: Respective output of MUX32 is enabled to drive the OUT5 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.43 OUT6MUXENABLE Register (Offset = 54h) [Reset = 0000000h]

OUT6MUXENABLE is shown in [Figure 16-50](#) and described in [Table 16-54](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output6

**Figure 16-50. OUT6MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-54. OUT6MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX31 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX31 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX30 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX30 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX29 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX29 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX28 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX28 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-54. OUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX27 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX27 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX26 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX26 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX25 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX25 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX24 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX24 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX23 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX23 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX22 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX22 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX21 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX21 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX20 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX20 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-54. OUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX19 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX19 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX18 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX18 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX17 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX17 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX16 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX16 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX15 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX15 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX14 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX14 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX13 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX13 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX12 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX12 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-54. OUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX11 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX11 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX10 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX10 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX9 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX9 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX8 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX8 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX7 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX7 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX6 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX6 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX5 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX5 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX4 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX4 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-54. OUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX3 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX3 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX2 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX2 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX1 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX1 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of MUX0 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX0 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX0 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.44 OUT6MUXENABLE32TO64 Register (Offset = 56h) [Reset = 0000000h]

OUT6MUXENABLE32TO64 is shown in [Figure 16-51](#) and described in [Table 16-55](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output6

**Figure 16-51. OUT6MUXENABLE32TO64 Register**

31		30		29		28		27		26		25		24	
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56	MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23		22		21		20		19		18		17		16	
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40	MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15		14		13		12		11		10		9		8	
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32	MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7		6		5		4		3		2		1		0	
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16	MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-55. OUT6MUXENABLE32TO64 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX63 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX63 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX62 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX62 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX61 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX61 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX60 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX60 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-55. OUT6MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX59 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX59 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX58 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX58 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX57 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX57 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX56 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX56 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX55 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX55 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX54 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX54 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX53 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX53 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX52 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX52 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-55. OUT6MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX51 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX51 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX50 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX50 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX49 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX49 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX48 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX48 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX47 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX47 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX46 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX46 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX45 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX45 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX44 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX44 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-55. OUT6MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX43 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX43 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX42 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX42 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX41 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX41 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX40 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX40 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX39 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX39 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX38 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX38 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX37 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX37 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX36 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX36 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-55. OUT6MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX35 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX35 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX34 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX34 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX33 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX33 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUT6 of EPWM-XBAR 0: Respective output of MUX32 is disabled to drive the OUT6 of EPWM-XBAR 1: Respective output of MUX32 is enabled to drive the OUT6 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.45 OUT7MUXENABLE Register (Offset = 58h) [Reset = 0000000h]

OUT7MUXENABLE is shown in [Figure 16-52](#) and described in [Table 16-56](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output7

**Figure 16-52. OUT7MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-56. OUT7MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX31 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX31 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX30 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX30 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX29 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX29 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX28 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX28 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-56. OUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX27 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX27 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX26 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX26 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX25 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX25 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX24 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX24 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX23 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX23 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX22 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX22 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX21 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX21 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX20 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX20 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-56. OUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX19 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX19 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX18 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX18 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX17 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX17 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX16 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX16 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX15 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX15 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX14 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX14 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX13 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX13 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX12 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX12 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-56. OUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX11 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX11 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX10 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX10 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX9 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX9 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX8 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX8 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX7 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX7 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX6 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX6 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX5 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX5 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX4 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX4 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-56. OUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX3 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX3 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX2 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX2 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX1 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX1 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of MUX0 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX0 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX0 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.46 OUT7MUXENABLE32TO64 Register (Offset = 5Ah) [Reset = 0000000h]

OUT7MUXENABLE32TO64 is shown in [Figure 16-53](#) and described in [Table 16-57](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output7

**Figure 16-53. OUT7MUXENABLE32TO64 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-57. OUT7MUXENABLE32TO64 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX63 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX63 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX62 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX62 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX61 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX61 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX60 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX60 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-57. OUT7MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX59 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX59 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX58 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX58 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX57 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX57 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX56 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX56 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX55 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX55 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX54 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX54 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX53 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX53 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX52 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX52 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-57. OUT7MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX51 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX51 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX50 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX50 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX49 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX49 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX48 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX48 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX47 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX47 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX46 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX46 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX45 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX45 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX44 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX44 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-57. OUT7MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX43 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX43 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX42 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX42 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX41 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX41 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX40 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX40 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX39 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX39 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX38 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX38 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX37 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX37 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX36 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX36 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-57. OUT7MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX35 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX35 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX34 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX34 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX33 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX33 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUT7 of EPWM-XBAR 0: Respective output of MUX32 is disabled to drive the OUT7 of EPWM-XBAR 1: Respective output of MUX32 is enabled to drive the OUT7 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.47 OUT8MUXENABLE Register (Offset = 5Ch) [Reset = 0000000h]

OUT8MUXENABLE is shown in [Figure 16-54](#) and described in [Table 16-58](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output8

**Figure 16-54. OUT8MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-58. OUT8MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX31 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX31 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX30 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX30 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX29 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX29 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX28 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX28 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-58. OUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX27 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX27 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX26 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX26 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX25 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX25 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX24 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX24 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX23 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX23 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX22 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX22 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX21 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX21 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX20 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX20 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-58. OUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX19 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX19 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX18 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX18 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX17 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX17 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX16 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX16 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX15 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX15 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX14 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX14 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX13 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX13 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX12 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX12 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-58. OUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX11 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX11 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX10 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX10 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX9 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX9 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX8 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX8 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX7 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX7 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX6 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX6 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX5 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX5 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX4 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX4 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-58. OUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX3 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX3 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX2 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX2 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX1 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX1 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of MUX0 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX0 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX0 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.2.48 OUT8MUXENABLE32TO64 Register (Offset = 5Eh) [Reset = 0000000h]

OUT8MUXENABLE32TO64 is shown in [Figure 16-55](#) and described in [Table 16-59](#).

Return to the [Summary Table](#).

ePWM XBAR Mux Enable for Output8

**Figure 16-55. OUT8MUXENABLE32TO64 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-59. OUT8MUXENABLE32TO64 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX63 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX63 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX62 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX62 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX61 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX61 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX60 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX60 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-59. OUT8MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX59 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX59 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX58 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX58 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX57 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX57 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX56 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX56 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX55 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX55 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX54 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX54 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX53 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX53 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX52 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX52 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-59. OUT8MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX51 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX51 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX50 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX50 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX49 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX49 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX48 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX48 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX47 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX47 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX46 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX46 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX45 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX45 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX44 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX44 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-59. OUT8MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX43 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX43 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX42 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX42 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX41 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX41 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX40 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX40 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX39 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX39 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX38 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX38 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX37 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX37 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX36 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX36 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-59. OUT8MUXENABLE32TO64 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX35 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX35 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX34 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX34 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX33 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX33 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUT8 of EPWM-XBAR 0: Respective output of MUX32 is disabled to drive the OUT8 of EPWM-XBAR 1: Respective output of MUX32 is enabled to drive the OUT8 of EPWM-XBAR Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.49 TRIPOUTINV Register (Offset = 68h) [Reset = 0000000h]

TRIPOUTINV is shown in [Figure 16-56](#) and described in [Table 16-60](#).

Return to the [Summary Table](#).

ePWM XBAR Output Inversion Register

**Figure 16-56. TRIPOUTINV Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-60. TRIPOUTINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUT7	R/W	0h	Selects polarity for OUT of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUT6	R/W	0h	Selects polarity for OUT of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUT5	R/W	0h	Selects polarity for OUT of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUT4	R/W	0h	Selects polarity for OUT of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUT3	R/W	0h	Selects polarity for OUT of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUT2	R/W	0h	Selects polarity for OUT of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-60. TRIPOUTINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUT1	R/W	0h	Selects polarity for OUT of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUT0	R/W	0h	Selects polarity for OUT of EPWM-XBAR 0: drives active high output 1: drives active-low output Refer to the EPWM X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.2.50 TRIPLOCK Register (Offset = 6Eh) [Reset = 0000000h]

TRIPLOCK is shown in [Figure 16-57](#) and described in [Table 16-61](#).

Return to the [Summary Table](#).

ePWM XBAR Configuration Lock register

**Figure 16-57. TRIPLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/WOnce-0h

**Table 16-61. TRIPLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/WOnce	0h	Locks the configuration for EPWM-XBAR. Once the configuration is locked, writes to the below registers for EPWM-XBAR is blocked. Registers Affected by the LOCK mechanism: EPWM-XBAROUTyMUX0TO15CFG EPWM-XBAROUTyMUX16TO31CFG EPWM-XBAROUTyMUXENABLE EPWM-XBAROUTLATEN EPWM-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn



### 16.3.3 INPUT\_XBAR\_REGS Registers

Table 16-62 lists the memory-mapped registers for the INPUT\_XBAR\_REGS registers. All register offset addresses not listed in Table 16-62 should be considered as reserved locations and the register contents should not be modified.

**Table 16-62. INPUT\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	INPUT1SELECT	INPUT1 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
1h	INPUT2SELECT	INPUT2 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
2h	INPUT3SELECT	INPUT3 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
3h	INPUT4SELECT	INPUT4 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
4h	INPUT5SELECT	INPUT5 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
5h	INPUT6SELECT	INPUT6 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
6h	INPUT7SELECT	INPUT7 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
7h	INPUT8SELECT	INPUT8 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
8h	INPUT9SELECT	INPUT9 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
9h	INPUT10SELECT	INPUT10 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Ah	INPUT11SELECT	INPUT11 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Bh	INPUT12SELECT	INPUT12 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Ch	INPUT13SELECT	INPUT13 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Dh	INPUT14SELECT	INPUT14 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Eh	INPUT15SELECT	INPUT15 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
Fh	INPUT16SELECT	INPUT16 Input Select Register (GPIO0 to x)	EALLOW	<a href="#">Go</a>
1Eh	INPUTSELECTLOCK	Input Select Lock Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 16-63 shows the codes that are used for access types in this section.

**Table 16-63. INPUT\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 16.3.3.1 INPUT1SELECT Register (Offset = 0h) [Reset = FFFEh]

INPUT1SELECT is shown in [Figure 16-58](#) and described in [Table 16-64](#).

Return to the [Summary Table](#).

INPUT1 Input Select Register (GPIO0 to x)

**Figure 16-58. INPUT1SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-64. INPUT1SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT1 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFD: '1' will be driven to the destination 0xFFFE: '1' will be driven to the destination 0xFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.2 INPUT2SELECT Register (Offset = 1h) [Reset = FFFEh]

INPUT2SELECT is shown in [Figure 16-59](#) and described in [Table 16-65](#).

Return to the [Summary Table](#).

INPUT2 Input Select Register (GPIO0 to x)

**Figure 16-59. INPUT2SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-65. INPUT2SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT2 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.3 INPUT3SELECT Register (Offset = 2h) [Reset = FFFEh]

INPUT3SELECT is shown in [Figure 16-60](#) and described in [Table 16-66](#).

Return to the [Summary Table](#).

INPUT3 Input Select Register (GPIO0 to x)

**Figure 16-60. INPUT3SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-66. INPUT3SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT3 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFD: '1' will be driven to the destination 0xFFFE: '1' will be driven to the destination 0xFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.4 INPUT4SELECT Register (Offset = 3h) [Reset = FFFEh]

INPUT4SELECT is shown in [Figure 16-61](#) and described in [Table 16-67](#).

Return to the [Summary Table](#).

INPUT4 Input Select Register (GPIO0 to x)

**Figure 16-61. INPUT4SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-67. INPUT4SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT4 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.5 INPUT5SELECT Register (Offset = 4h) [Reset = FFFEh]

INPUT5SELECT is shown in [Figure 16-62](#) and described in [Table 16-68](#).

Return to the [Summary Table](#).

INPUT5 Input Select Register (GPIO0 to x)

**Figure 16-62. INPUT5SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-68. INPUT5SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT5 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFD: '1' will be driven to the destination 0xFFFE: '1' will be driven to the destination 0xFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.6 INPUT6SELECT Register (Offset = 5h) [Reset = FFFEh]

INPUT6SELECT is shown in [Figure 16-63](#) and described in [Table 16-69](#).

Return to the [Summary Table](#).

INPUT6 Input Select Register (GPIO0 to x)

**Figure 16-63. INPUT6SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-69. INPUT6SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT6 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.7 INPUT7SELECT Register (Offset = 6h) [Reset = FFFEh]

INPUT7SELECT is shown in [Figure 16-64](#) and described in [Table 16-70](#).

Return to the [Summary Table](#).

INPUT7 Input Select Register (GPIO0 to x)

**Figure 16-64. INPUT7SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-70. INPUT7SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT7 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFD: '1' will be driven to the destination 0xFFFE: '1' will be driven to the destination 0xFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn



### 16.3.3.8 INPUT8SELECT Register (Offset = 7h) [Reset = FFFEh]

INPUT8SELECT is shown in [Figure 16-65](#) and described in [Table 16-71](#).

Return to the [Summary Table](#).

INPUT8 Input Select Register (GPIO0 to x)

**Figure 16-65. INPUT8SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-71. INPUT8SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT8 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.9 INPUT9SELECT Register (Offset = 8h) [Reset = FFFEh]

INPUT9SELECT is shown in [Figure 16-66](#) and described in [Table 16-72](#).

Return to the [Summary Table](#).

INPUT9 Input Select Register (GPIO0 to x)

**Figure 16-66. INPUT9SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-72. INPUT9SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT9 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.10 INPUT10SELECT Register (Offset = 9h) [Reset = FFFEh]

INPUT10SELECT is shown in [Figure 16-67](#) and described in [Table 16-73](#).

Return to the [Summary Table](#).

INPUT10 Input Select Register (GPIO0 to x)

**Figure 16-67. INPUT10SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-73. INPUT10SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT10 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.11 INPUT11SELECT Register (Offset = Ah) [Reset = FFFEh]

INPUT11SELECT is shown in [Figure 16-68](#) and described in [Table 16-74](#).

Return to the [Summary Table](#).

INPUT11 Input Select Register (GPIO0 to x)

**Figure 16-68. INPUT11SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-74. INPUT11SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT11 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.12 INPUT12SELECT Register (Offset = Bh) [Reset = FFFEh]

INPUT12SELECT is shown in [Figure 16-69](#) and described in [Table 16-75](#).

Return to the [Summary Table](#).

INPUT12 Input Select Register (GPIO0 to x)

**Figure 16-69. INPUT12SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-75. INPUT12SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT12 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.13 INPUT13SELECT Register (Offset = Ch) [Reset = FFFEh]

INPUT13SELECT is shown in [Figure 16-70](#) and described in [Table 16-76](#).

Return to the [Summary Table](#).

INPUT13 Input Select Register (GPIO0 to x)

**Figure 16-70. INPUT13SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-76. INPUT13SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT13 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.14 INPUT14SELECT Register (Offset = Dh) [Reset = FFFEh]

INPUT14SELECT is shown in [Figure 16-71](#) and described in [Table 16-77](#).

Return to the [Summary Table](#).

INPUT14 Input Select Register (GPIO0 to x)

**Figure 16-71. INPUT14SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-77. INPUT14SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT14 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.15 INPUT15SELECT Register (Offset = Eh) [Reset = FFFEh]

INPUT15SELECT is shown in [Figure 16-72](#) and described in [Table 16-78](#).

Return to the [Summary Table](#).

INPUT15 Input Select Register (GPIO0 to x)

**Figure 16-72. INPUT15SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-78. INPUT15SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT15 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn



### 16.3.3.16 INPUT16SELECT Register (Offset = Fh) [Reset = FFFEh]

INPUT16SELECT is shown in [Figure 16-73](#) and described in [Table 16-79](#).

Return to the [Summary Table](#).

INPUT16 Input Select Register (GPIO0 to x)

**Figure 16-73. INPUT16SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-FFFEh							
7	6	5	4	3	2	1	0
SELECT							
R/W-FFFEh							

**Table 16-79. INPUT16SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	FFFEh	Select GPIO for INPUT16 signal: 0x0 : Select GPIO0 0x1 : Select GPIO1 0x2 : Select GPIO2 ... 0xFFFFD: '1' will be driven to the destination 0xFFFFE: '1' will be driven to the destination 0xFFFFF: '0' will be driven to the destination NOTE: SELECT value greater than the available number of GPIO pins on a device (except 0xFFFF) will cause the destination to be driven '1'. Reset type: CPU1.SYSRSn

### 16.3.3.17 INPUTSELECTLOCK Register (Offset = 1Eh) [Reset = 0000000h]

INPUTSELECTLOCK is shown in [Figure 16-74](#) and described in [Table 16-80](#).

Return to the [Summary Table](#).

Input Select Lock Register.

Any bit in this register, once set can only be cleared through SYSRSn. Write of 0 to any bit of this register has no effect. Reads to the registers which have LOCK protection are always allowed.

**Figure 16-74. INPUTSELECTLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
INPUT16SELE CT	INPUT15SELE CT	INPUT14SELE CT	INPUT13SELE CT	INPUT12SELE CT	INPUT11SELE CT	INPUT10SELE CT	INPUT9SELEC T
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
INPUT8SELEC T	INPUT7SELEC T	INPUT6SELEC T	INPUT5SELEC T	INPUT4SELEC T	INPUT3SELEC T	INPUT2SELEC T	INPUT1SELEC T
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 16-80. INPUTSELECTLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	INPUT16SELECT	R/WOnce	0h	Lock bit for INPUT16SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
14	INPUT15SELECT	R/WOnce	0h	Lock bit for INPUT15SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
13	INPUT14SELECT	R/WOnce	0h	Lock bit for INPUT14SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
12	INPUT13SELECT	R/WOnce	0h	Lock bit for INPUT13SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
11	INPUT12SELECT	R/WOnce	0h	Lock bit for INPUT12SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
10	INPUT11SELECT	R/WOnce	0h	Lock bit for INPUT11SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

**Table 16-80. INPUTSELECTLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	INPUT10SELECT	R/WOnce	0h	Lock bit for INPUT10SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
8	INPUT9SELECT	R/WOnce	0h	Lock bit for INPUT9SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
7	INPUT8SELECT	R/WOnce	0h	Lock bit for INPUT8SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
6	INPUT7SELECT	R/WOnce	0h	Lock bit for INPUT7SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
5	INPUT6SELECT	R/WOnce	0h	Lock bit for INPUT6SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
4	INPUT5SELECT	R/WOnce	0h	Lock bit for INPUT5SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
3	INPUT4SELECT	R/WOnce	0h	Lock bit for INPUT4SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
2	INPUT3SELECT	R/WOnce	0h	Lock bit for INPUT3SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
1	INPUT2SELECT	R/WOnce	0h	Lock bit for INPUT2SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
0	INPUT1SELECT	R/WOnce	0h	Lock bit for INPUT1SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

### 16.3.4 XBAR\_REGS Registers

Table 16-81 lists the memory-mapped registers for the XBAR\_REGS registers. All register offset addresses not listed in Table 16-81 should be considered as reserved locations and the register contents should not be modified.

**Table 16-81. XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	XBARFLG1	X-Bar Input Flag Register 1		<a href="#">Go</a>
2h	XBARFLG2	X-Bar Input Flag Register 2		<a href="#">Go</a>
4h	XBARFLG3	X-Bar Input Flag Register 3		<a href="#">Go</a>
6h	XBARFLG4	X-Bar Input Flag Register 4		<a href="#">Go</a>
8h	XBARFLG5	X-Bar Input Flag Register 5		<a href="#">Go</a>
Ah	XBARFLG6	X-Bar Input Flag Register 6		<a href="#">Go</a>
Ch	XBARFLG7	X-Bar Input Flag Register 7		<a href="#">Go</a>
Eh	XBARFLG8	X-Bar Input Flag Register 8		<a href="#">Go</a>
10h	XBARFLG9	X-Bar Input Flag Register 9		<a href="#">Go</a>
12h	XBARFLG10	X-Bar Input Flag Register 10		<a href="#">Go</a>
14h	XBARFLG11	X-Bar Input Flag Register 11		<a href="#">Go</a>
16h	XBARFLG12	X-Bar Input Flag Register 12		<a href="#">Go</a>
18h	XBARFLG13	X-Bar Input Flag Register 13		<a href="#">Go</a>
1Ah	XBARFLG14	X-Bar Input Flag Register 14		<a href="#">Go</a>
1Ch	XBARFLG15	X-Bar Input Flag Register 15		<a href="#">Go</a>
1Eh	XBARFLG16	X-Bar Input Flag Register 16		<a href="#">Go</a>
20h	XBARCLR1	X-Bar Input Flag Clear Register 1		<a href="#">Go</a>
22h	XBARCLR2	X-Bar Input Flag Clear Register 2		<a href="#">Go</a>
24h	XBARCLR3	X-Bar Input Flag Clear Register 3		<a href="#">Go</a>
26h	XBARCLR4	X-Bar Input Flag Clear Register 4		<a href="#">Go</a>
28h	XBARCLR5	X-Bar Input Flag Clear Register 5		<a href="#">Go</a>
2Ah	XBARCLR6	X-Bar Input Flag Clear Register 6		<a href="#">Go</a>
2Ch	XBARCLR7	X-Bar Input Flag Clear Register 7		<a href="#">Go</a>
2Eh	XBARCLR8	X-Bar Input Flag Clear Register 8		<a href="#">Go</a>
30h	XBARCLR9	X-Bar Input Flag Clear Register 9		<a href="#">Go</a>
32h	XBARCLR10	X-Bar Input Flag Clear Register 10		<a href="#">Go</a>
34h	XBARCLR11	X-Bar Input Flag Clear Register 11		<a href="#">Go</a>
36h	XBARCLR12	X-Bar Input Flag Clear Register 12		<a href="#">Go</a>
38h	XBARCLR13	X-Bar Input Flag Clear Register 13		<a href="#">Go</a>
3Ah	XBARCLR14	X-Bar Input Flag Clear Register 14		<a href="#">Go</a>
3Ch	XBARCLR15	X-Bar Input Flag Clear Register 15		<a href="#">Go</a>
3Eh	XBARCLR16	X-Bar Input Flag Clear Register 16		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 16-82 shows the codes that are used for access types in this section.

**Table 16-82. XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s

**Table 16-82. XBAR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
Write Type		
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 16.3.4.1 XBARFLG1 Register (Offset = 0h) [Reset = 0000000h]

XBARFLG1 is shown in [Figure 16-75](#) and described in [Table 16-83](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-75. XBARFLG1 Register**

31	30	29	28	27	26	25	24
CMPSS8_CTRL POUTH	CMPSS8_CTRL POUTL	CMPSS7_CTRL POUTH	CMPSS7_CTRL POUTL	CMPSS6_CTRL POUTH	CMPSS6_CTRL POUTL	CMPSS5_CTRL POUTH	CMPSS5_CTRL POUTL
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
CMPSS4_CTRL POUTH	CMPSS4_CTRL POUTL	CMPSS3_CTRL POUTH	CMPSS3_CTRL POUTL	CMPSS2_CTRL POUTH	CMPSS2_CTRL POUTL	CMPSS1_CTRL POUTH	CMPSS1_CTRL POUTL
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
CMPSS8_CTRL PH	CMPSS8_CTRL PL	CMPSS7_CTRL PH	CMPSS7_CTRL PL	CMPSS6_CTRL PH	CMPSS6_CTRL PL	CMPSS5_CTRL PH	CMPSS5_CTRL PL
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
CMPSS4_CTRL PH	CMPSS4_CTRL PL	CMPSS3_CTRL PH	CMPSS3_CTRL PL	CMPSS2_CTRL PH	CMPSS2_CTRL PL	CMPSS1_CTRL PH	CMPSS1_CTRL PL
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-83. XBARFLG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CMPSS8_CTRLPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS8_CTRLPOUTH input was triggered 0: CMPSS8_CTRLPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	CMPSS8_CTRLPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS8_CTRLPOUTL input was triggered 0: CMPSS8_CTRLPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
29	CMPSS7_CTRLPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS7_CTRLPOUTH input was triggered 0: CMPSS7_CTRLPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-83. XBARFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28	CMPSS7_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS7_CTRIPOUTL input was triggered 0: CMPSS7_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
27	CMPSS6_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS6_CTRIPOUTH input was triggered 0: CMPSS6_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
26	CMPSS6_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS6_CTRIPOUTL input was triggered 0: CMPSS6_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	CMPSS5_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS5_CTRIPOUTH input was triggered 0: CMPSS5_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	CMPSS5_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS5_CTRIPOUTL input was triggered 0: CMPSS5_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	CMPSS4_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS4_CTRIPOUTH input was triggered 0: CMPSS4_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	CMPSS4_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS4_CTRIPOUTL input was triggered 0: CMPSS4_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	CMPSS3_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS3_CTRIPOUTH input was triggered 0: CMPSS3_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-83. XBARFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	CMPSS3_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS3_CTRIPOUTL input was triggered 0: CMPSS3_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
19	CMPSS2_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS2_CTRIPOUTH input was triggered 0: CMPSS2_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	CMPSS2_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS2_CTRIPOUTL input was triggered 0: CMPSS2_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	CMPSS1_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS1_CTRIPOUTH input was triggered 0: CMPSS1_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	CMPSS1_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS1_CTRIPOUTL input was triggered 0: CMPSS1_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	CMPSS8_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS8_CTRIPH input was triggered 0: CMPSS8_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	CMPSS8_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS8_CTRIPL input was triggered 0: CMPSS8_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	CMPSS7_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS7_CTRIPH input was triggered 0: CMPSS7_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



**Table 16-83. XBARFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	CMPSS7_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS7_CTRIPL input was triggered 0: CMPSS7_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	CMPSS6_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS6_CTRIPH input was triggered 0: CMPSS6_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	CMPSS6_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS6_CTRIPL input was triggered 0: CMPSS6_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	CMPSS5_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS5_CTRIPH input was triggered 0: CMPSS5_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	CMPSS5_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS5_CTRIPL input was triggered 0: CMPSS5_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	CMPSS4_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS4_CTRIPH input was triggered 0: CMPSS4_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	CMPSS4_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS4_CTRIPL input was triggered 0: CMPSS4_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	CMPSS3_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS3_CTRIPH input was triggered 0: CMPSS3_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-83. XBARFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	CMPSS3_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS3_CTRIPL input was triggered 0: CMPSS3_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	CMPSS2_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS2_CTRIPH input was triggered 0: CMPSS2_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	CMPSS2_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS2_CTRIPL input was triggered 0: CMPSS2_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	CMPSS1_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS1_CTRIPH input was triggered 0: CMPSS1_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	CMPSS1_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS1_CTRIPL input was triggered 0: CMPSS1_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.2 XBARFLG2 Register (Offset = 2h) [Reset = 0000000h]

XBARFLG2 is shown in [Figure 16-76](#) and described in [Table 16-84](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-76. XBARFLG2 Register**

31	30	29	28	27	26	25	24
ADCCEVT1	ADCBEVT4	ADCBEVT3	ADCBEVT2	ADCBEVT1	ADCAEVT4	ADCAEVT3	ADCAEVT2
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
ADCAEVT1	EXTSYNCOUT	ECAP6_OUT	ECAP5_OUT	ECAP4_OUT	ECAP3_OUT	ECAP2_OUT	ECAP1_OUT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
INPUT14	INPUT13	INPUT12	INPUT11	INPUT10	INPUT9	INPUT8	INPUT7
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
ADCSOCB	ADCSOCA	INPUT6	INPUT5	INPUT4	INPUT3	INPUT2	INPUT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-84. XBARFLG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ADCCEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCCEVT1 input was triggered 0: ADCCEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	ADCBEVT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCBEVT4 input was triggered 0: ADCBEVT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
29	ADCBEVT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCBEVT3 input was triggered 0: ADCBEVT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
28	ADCBEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCBEVT2 input was triggered 0: ADCBEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-84. XBARFLG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	ADCB EVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCBEVT1 input was triggered 0: ADCBEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
26	ADCAEVT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCAEVT4 input was triggered 0: ADCAEVT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	ADCAEVT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCAEVT3 input was triggered 0: ADCAEVT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	ADCAEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCAEVT2 input was triggered 0: ADCAEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	ADCAEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCAEVT1 input was triggered 0: ADCAEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	EXTSYNCOU T	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EXTSYNCOU T input was triggered 0: EXTSYNCOU T Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	ECAP6_OUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP6_OUT input was triggered 0: ECAP6_OUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
20	ECAP5_OUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP5_OUT input was triggered 0: ECAP5_OUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-84. XBARFLG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	ECAP4_OUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP4_OUT input was triggered 0: ECAP4_OUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	ECAP3_OUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP3_OUT input was triggered 0: ECAP3_OUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	ECAP2_OUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP2_OUT input was triggered 0: ECAP2_OUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	ECAP1_OUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP1_OUT input was triggered 0: ECAP1_OUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	INPUT14	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT14 input was triggered 0: INPUT14 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	INPUT13	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT13 input was triggered 0: INPUT13 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	INPUT12	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT12 input was triggered 0: INPUT12 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	INPUT11	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT11 input was triggered 0: INPUT11 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-84. XBARFLG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	INPUT10	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT10 input was triggered 0: INPUT10 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	INPUT9	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT9 input was triggered 0: INPUT9 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	INPUT8	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT8 input was triggered 0: INPUT8 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	INPUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT7 input was triggered 0: INPUT7 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	ADCSOCB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCSOCB input was triggered 0: ADCSOCB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	ADCSOCA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCSOCA input was triggered 0: ADCSOCA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	INPUT6	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT6 input was triggered 0: INPUT6 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	INPUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT5 input was triggered 0: INPUT5 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-84. XBARFLG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INPUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT4 input was triggered 0: INPUT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	INPUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT3 input was triggered 0: INPUT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	INPUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT2 input was triggered 0: INPUT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	INPUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUT1 input was triggered 0: INPUT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.3 XBARFLG3 Register (Offset = 4h) [Reset = 0000000h]

XBARFLG3 is shown in [Figure 16-77](#) and described in [Table 16-85](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-77. XBARFLG3 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
ECAP7_OUT	SD2FLT4_COM PH	SD2FLT4_COM PL	SD2FLT3_COM PH	SD2FLT3_COM PL	SD2FLT2_COM PH	SD2FLT2_COM PL	SD2FLT1_COM PH
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
SD2FLT1_COM PL	SD1FLT4_COM PH	SD1FLT4_COM PL	SD1FLT3_COM PH	SD1FLT3_COM PL	SD1FLT2_COM PH	SD1FLT2_COM PL	SD1FLT1_COM PH
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SD1FLT1_COM PL	RESERVED	RESERVED	RESERVED	RESERVED	ADCCEVT4	ADCCEVT3	ADCCEVT2
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-85. XBARFLG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	ECAP7_OUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP7_OUT input was triggered 0: ECAP7_OUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	SD2FLT4_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD2FLT4_COMPH input was triggered 0: SD2FLT4_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



**Table 16-85. XBARFLG3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	SD2FLT4_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD2FLT4_COMPL input was triggered 0: SD2FLT4_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
20	SD2FLT3_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD2FLT3_COMPH input was triggered 0: SD2FLT3_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
19	SD2FLT3_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD2FLT3_COMPL input was triggered 0: SD2FLT3_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	SD2FLT2_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD2FLT2_COMPH input was triggered 0: SD2FLT2_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	SD2FLT2_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD2FLT2_COMPL input was triggered 0: SD2FLT2_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	SD2FLT1_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD2FLT1_COMPH input was triggered 0: SD2FLT1_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	SD2FLT1_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD2FLT1_COMPL input was triggered 0: SD2FLT1_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	SD1FLT4_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD1FLT4_COMPH input was triggered 0: SD1FLT4_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-85. XBARFLG3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	SD1FLT4_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD1FLT4_COMPL input was triggered 0: SD1FLT4_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	SD1FLT3_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD1FLT3_COMPH input was triggered 0: SD1FLT3_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	SD1FLT3_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD1FLT3_COMPL input was triggered 0: SD1FLT3_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	SD1FLT2_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD1FLT2_COMPH input was triggered 0: SD1FLT2_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	SD1FLT2_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD1FLT2_COMPL input was triggered 0: SD1FLT2_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	SD1FLT1_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD1FLT1_COMPH input was triggered 0: SD1FLT1_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	SD1FLT1_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD1FLT1_COMPL input was triggered 0: SD1FLT1_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved

**Table 16-85. XBARFLG3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	ADCCEVT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCCEVT4 input was triggered 0: ADCCEVT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	ADCCEVT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCCEVT3 input was triggered 0: ADCCEVT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	ADCCEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCCEVT2 input was triggered 0: ADCCEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

#### 16.3.4.4 XBARFLG4 Register (Offset = 6h) [Reset = 0000000h]

XBARFLG4 is shown in [Figure 16-78](#) and described in [Table 16-86](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-78. XBARFLG4 Register**

31	30	29	28	27	26	25	24
CLAHALT	ECATSYNC1	ECATSYNC0	ERRORSTS_ERROR	CLB6_OUT5	CLB6_OUT4	CLB5_OUT5	CLB5_OUT4
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
CLB4_OUT5	CLB4_OUT4	CLB3_OUT5	CLB3_OUT4	CLB2_OUT5	CLB2_OUT4	CLB1_OUT5	CLB1_OUT4
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	MCANA_FEVT2	MCANA_FEVT1	MCANA_FEVT0	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-86. XBARFLG4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLAHALT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLAHALT input was triggered 0: CLAHALT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	ECATSYNC1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECATSYNC1 input was triggered 0: ECATSYNC1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
29	ECATSYNC0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECATSYNC0 input was triggered 0: ECATSYNC0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
28	ERRORSTS_ERROR	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ERRORSTS_ERROR input was triggered 0: ERRORSTS_ERROR Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-86. XBARFLG4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	CLB6_OUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB6_OUT5 input was triggered 0: CLB6_OUT5 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
26	CLB6_OUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB6_OUT4 input was triggered 0: CLB6_OUT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	CLB5_OUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB5_OUT5 input was triggered 0: CLB5_OUT5 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	CLB5_OUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB5_OUT4 input was triggered 0: CLB5_OUT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	CLB4_OUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB4_OUT5 input was triggered 0: CLB4_OUT5 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	CLB4_OUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB4_OUT4 input was triggered 0: CLB4_OUT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	CLB3_OUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB3_OUT5 input was triggered 0: CLB3_OUT5 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
20	CLB3_OUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB3_OUT4 input was triggered 0: CLB3_OUT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-86. XBARFLG4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	CLB2_OUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB2_OUT5 input was triggered 0: CLB2_OUT5 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	CLB2_OUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB2_OUT4 input was triggered 0: CLB2_OUT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	CLB1_OUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB1_OUT5 input was triggered 0: CLB1_OUT5 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	CLB1_OUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB1_OUT4 input was triggered 0: CLB1_OUT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	MCANA_FEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANA_FEVT2 input was triggered 0: MCANA_FEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	MCANA_FEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANA_FEVT1 input was triggered 0: MCANA_FEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	MCANA_FEVT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANA_FEVT0 input was triggered 0: MCANA_FEVT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved

**Table 16-86. XBARFLG4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 16.3.4.5 XBARFLG5 Register (Offset = 8h) [Reset = 0000000h]

XBARFLG5 is shown in [Figure 16-79](#) and described in [Table 16-87](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-79. XBARFLG5 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EPWM18_TRIP OUT	EPWM17_TRIP OUT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
EPWM16_TRIP OUT	EPWM15_TRIP OUT	EPWM14_TRIP OUT	EPWM13_TRIP OUT	EPWM12_TRIP OUT	EPWM11_TRIP OUT	EPWM10_TRIP OUT	EPWM9_TRIP OUT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EPWM8_TRIP OUT	EPWM7_TRIP OUT	EPWM6_TRIP OUT	EPWM5_TRIP OUT	EPWM4_TRIP OUT	EPWM3_TRIP OUT	EPWM2_TRIP OUT	EPWM1_TRIP OUT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-87. XBARFLG5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	EPWM18_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM18_TRIPOUT input was triggered 0: EPWM18_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



**Table 16-87. XBARFLG5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	EPWM17_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM17_TRIPOUT input was triggered 0: EPWM17_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	EPWM16_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM16_TRIPOUT input was triggered 0: EPWM16_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	EPWM15_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM15_TRIPOUT input was triggered 0: EPWM15_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	EPWM14_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM14_TRIPOUT input was triggered 0: EPWM14_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	EPWM13_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM13_TRIPOUT input was triggered 0: EPWM13_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	EPWM12_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM12_TRIPOUT input was triggered 0: EPWM12_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	EPWM11_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM11_TRIPOUT input was triggered 0: EPWM11_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	EPWM10_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM10_TRIPOUT input was triggered 0: EPWM10_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-87. XBARFLG5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	EPWM9_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM9_TRIPOUT input was triggered 0: EPWM9_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	EPWM8_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM8_TRIPOUT input was triggered 0: EPWM8_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	EPWM7_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM7_TRIPOUT input was triggered 0: EPWM7_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	EPWM6_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM6_TRIPOUT input was triggered 0: EPWM6_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	EPWM5_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM5_TRIPOUT input was triggered 0: EPWM5_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	EPWM4_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM4_TRIPOUT input was triggered 0: EPWM4_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	EPWM3_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM3_TRIPOUT input was triggered 0: EPWM3_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	EPWM2_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM2_TRIPOUT input was triggered 0: EPWM2_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-87. XBARFLG5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	EPWM1_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM1_TRIPOUT input was triggered 0: EPWM1_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.6 XBARFLG6 Register (Offset = Ah) [Reset = 0000000h]

XBARFLG6 is shown in [Figure 16-80](#) and described in [Table 16-88](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-80. XBARFLG6 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EPWM18_DEL_TRIP	EPWM17_DEL_TRIP
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
EPWM16_DEL_TRIP	EPWM15_DEL_TRIP	EPWM14_DEL_TRIP	EPWM13_DEL_TRIP	EPWM12_DEL_TRIP	EPWM11_DEL_TRIP	EPWM10_DEL_TRIP	EPWM9_DEL_TRIP
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EPWM8_DEL_TRIP	EPWM7_DEL_TRIP	EPWM6_DEL_TRIP	EPWM5_DEL_TRIP	EPWM4_DEL_TRIP	EPWM3_DEL_TRIP	EPWM2_DEL_TRIP	EPWM1_DEL_TRIP
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-88. XBARFLG6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	EPWM18_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM18_DEL_TRIP input was triggered 0: EPWM18_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-88. XBARFLG6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	EPWM17_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM17_DEL_TRIP input was triggered 0: EPWM17_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	EPWM16_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM16_DEL_TRIP input was triggered 0: EPWM16_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	EPWM15_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM15_DEL_TRIP input was triggered 0: EPWM15_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	EPWM14_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM14_DEL_TRIP input was triggered 0: EPWM14_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	EPWM13_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM13_DEL_TRIP input was triggered 0: EPWM13_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	EPWM12_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM12_DEL_TRIP input was triggered 0: EPWM12_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	EPWM11_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM11_DEL_TRIP input was triggered 0: EPWM11_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	EPWM10_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM10_DEL_TRIP input was triggered 0: EPWM10_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-88. XBARFLG6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	EPWM9_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM9_DEL_TRIP input was triggered 0: EPWM9_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	EPWM8_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM8_DEL_TRIP input was triggered 0: EPWM8_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	EPWM7_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM7_DEL_TRIP input was triggered 0: EPWM7_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	EPWM6_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM6_DEL_TRIP input was triggered 0: EPWM6_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	EPWM5_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM5_DEL_TRIP input was triggered 0: EPWM5_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	EPWM4_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM4_DEL_TRIP input was triggered 0: EPWM4_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	EPWM3_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM3_DEL_TRIP input was triggered 0: EPWM3_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	EPWM2_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM2_DEL_TRIP input was triggered 0: EPWM2_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-88. XBARFLG6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	EPWM1_DEL_TRIP	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM1_DEL_TRIP input was triggered 0: EPWM1_DEL_TRIP Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.7 XBARFLG7 Register (Offset = Ch) [Reset = 0000000h]

XBARFLG7 is shown in [Figure 16-81](#) and described in [Table 16-89](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-81. XBARFLG7 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EPWM18_DEL_ACTIVE	EPWM17_DEL_ACTIVE
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
EPWM16_DEL_ACTIVE	EPWM15_DEL_ACTIVE	EPWM14_DEL_ACTIVE	EPWM13_DEL_ACTIVE	EPWM12_DEL_ACTIVE	EPWM11_DEL_ACTIVE	EPWM10_DEL_ACTIVE	EPWM9_DEL_ACTIVE
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EPWM8_DEL_ACTIVE	EPWM7_DEL_ACTIVE	EPWM6_DEL_ACTIVE	EPWM5_DEL_ACTIVE	EPWM4_DEL_ACTIVE	EPWM3_DEL_ACTIVE	EPWM2_DEL_ACTIVE	EPWM1_DEL_ACTIVE
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-89. XBARFLG7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	EPWM18_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM18_DEL_ACTIVE input was triggered 0: EPWM18_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



**Table 16-89. XBARFLG7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	EPWM17_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM17_DEL_ACTIVE input was triggered 0: EPWM17_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	EPWM16_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM16_DEL_ACTIVE input was triggered 0: EPWM16_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	EPWM15_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM15_DEL_ACTIVE input was triggered 0: EPWM15_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	EPWM14_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM14_DEL_ACTIVE input was triggered 0: EPWM14_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	EPWM13_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM13_DEL_ACTIVE input was triggered 0: EPWM13_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	EPWM12_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM12_DEL_ACTIVE input was triggered 0: EPWM12_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	EPWM11_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM11_DEL_ACTIVE input was triggered 0: EPWM11_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	EPWM10_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM10_DEL_ACTIVE input was triggered 0: EPWM10_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-89. XBARFLG7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	EPWM9_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM9_DEL_ACTIVE input was triggered 0: EPWM9_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	EPWM8_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM8_DEL_ACTIVE input was triggered 0: EPWM8_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	EPWM7_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM7_DEL_ACTIVE input was triggered 0: EPWM7_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	EPWM6_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM6_DEL_ACTIVE input was triggered 0: EPWM6_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	EPWM5_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM5_DEL_ACTIVE input was triggered 0: EPWM5_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	EPWM4_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM4_DEL_ACTIVE input was triggered 0: EPWM4_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	EPWM3_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM3_DEL_ACTIVE input was triggered 0: EPWM3_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	EPWM2_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM2_DEL_ACTIVE input was triggered 0: EPWM2_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-89. XBARFLG7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	EPWM1_DEL_ACTIVE	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPWM1_DEL_ACTIVE input was triggered 0: EPWM1_DEL_ACTIVE Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.8 XBARFLG8 Register (Offset = Eh) [Reset = 0000000h]

XBARFLG8 is shown in [Figure 16-82](#) and described in [Table 16-90](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-82. XBARFLG8 Register**

31	30	29	28	27	26	25	24
ETPWM16_B0_sclk	ETPWM16_A0_sclk	ETPWM15_B0_sclk	ETPWM15_A0_sclk	ETPWM14_B0_sclk	ETPWM14_A0_sclk	ETPWM13_B0_sclk	ETPWM13_A0_sclk
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
ETPWM12_B0_sclk	ETPWM12_A0_sclk	ETPWM11_B0_sclk	ETPWM11_A0_sclk	ETPWM10_B0_sclk	ETPWM10_A0_sclk	ETPWM9_B0_sclk	ETPWM9_A0_sclk
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
ETPWM8_B0_sclk	ETPWM8_A0_sclk	ETPWM7_B0_sclk	ETPWM7_A0_sclk	ETPWM6_B0_sclk	ETPWM6_A0_sclk	ETPWM5_B0_sclk	ETPWM5_A0_sclk
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
ETPWM4_B0_sclk	ETPWM4_A0_sclk	ETPWM3_B0_sclk	ETPWM3_A0_sclk	ETPWM2_B0_sclk	ETPWM2_A0_sclk	ETPWM1_B0_sclk	ETPWM1_A0_sclk
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-90. XBARFLG8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ETPWM16_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM16_B0_sclk input was triggered 0: ETPWM16_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	ETPWM16_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM16_A0_sclk input was triggered 0: ETPWM16_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
29	ETPWM15_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM15_B0_sclk input was triggered 0: ETPWM15_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-90. XBARFLG8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28	ETPWM15_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM15_A0_sclk input was triggered 0: ETPWM15_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
27	ETPWM14_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM14_B0_sclk input was triggered 0: ETPWM14_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
26	ETPWM14_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM14_A0_sclk input was triggered 0: ETPWM14_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	ETPWM13_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM13_B0_sclk input was triggered 0: ETPWM13_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	ETPWM13_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM13_A0_sclk input was triggered 0: ETPWM13_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	ETPWM12_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM12_B0_sclk input was triggered 0: ETPWM12_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	ETPWM12_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM12_A0_sclk input was triggered 0: ETPWM12_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	ETPWM11_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM11_B0_sclk input was triggered 0: ETPWM11_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-90. XBARFLG8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	ETPWM11_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM11_A0_sclk input was triggered 0: ETPWM11_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
19	ETPWM10_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM10_B0_sclk input was triggered 0: ETPWM10_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	ETPWM10_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM10_A0_sclk input was triggered 0: ETPWM10_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	ETPWM9_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM9_B0_sclk input was triggered 0: ETPWM9_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	ETPWM9_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM9_A0_sclk input was triggered 0: ETPWM9_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	ETPWM8_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM8_B0_sclk input was triggered 0: ETPWM8_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	ETPWM8_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM8_A0_sclk input was triggered 0: ETPWM8_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	ETPWM7_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM7_B0_sclk input was triggered 0: ETPWM7_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-90. XBARFLG8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	ETPWM7_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM7_A0_sclk input was triggered 0: ETPWM7_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	ETPWM6_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM6_B0_sclk input was triggered 0: ETPWM6_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	ETPWM6_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM6_A0_sclk input was triggered 0: ETPWM6_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	ETPWM5_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM5_B0_sclk input was triggered 0: ETPWM5_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	ETPWM5_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM5_A0_sclk input was triggered 0: ETPWM5_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	ETPWM4_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM4_B0_sclk input was triggered 0: ETPWM4_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	ETPWM4_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM4_A0_sclk input was triggered 0: ETPWM4_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	ETPWM3_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM3_B0_sclk input was triggered 0: ETPWM3_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-90. XBARFLG8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	ETPWM3_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM3_A0_sclk input was triggered 0: ETPWM3_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	ETPWM2_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM2_B0_sclk input was triggered 0: ETPWM2_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	ETPWM2_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM2_A0_sclk input was triggered 0: ETPWM2_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	ETPWM1_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM1_B0_sclk input was triggered 0: ETPWM1_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	ETPWM1_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM1_A0_sclk input was triggered 0: ETPWM1_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



### 16.3.4.9 XBARFLG9 Register (Offset = 10h) [Reset = 0000000h]

XBARFLG9 is shown in [Figure 16-83](#) and described in [Table 16-91](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-83. XBARFLG9 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	ETPWM18_B0_ sclk	ETPWM18_A0_ sclk	ETPWM17_B0_ sclk	ETPWM17_A0_ sclk
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-91. XBARFLG9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	RESERVED	R	0h	Reserved
16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved

**Table 16-91. XBARFLG9 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	ETPWM18_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM18_B0_sclk input was triggered 0: ETPWM18_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	ETPWM18_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM18_A0_sclk input was triggered 0: ETPWM18_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	ETPWM17_B0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM17_B0_sclk input was triggered 0: ETPWM17_B0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	ETPWM17_A0_sclk	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ETPWM17_A0_sclk input was triggered 0: ETPWM17_A0_sclk Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.10 XBARFLG10 Register (Offset = 12h) [Reset = 0000000h]

XBARFLG10 is shown in [Figure 16-84](#) and described in [Table 16-92](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-84. XBARFLG10 Register**

31	30	29	28	27	26	25	24
MDL16_OUTB	MDL16_OUTA	MDL15_OUTB	MDL15_OUTA	MDL14_OUTB	MDL14_OUTA	MDL13_OUTB	MDL13_OUTA
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
MDL12_OUTB	MDL12_OUTA	MDL11_OUTB	MDL11_OUTA	MDL10_OUTB	MDL10_OUTA	MDL9_OUTB	MDL9_OUTA
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
MDL8_OUTB	MDL8_OUTA	MDL7_OUTB	MDL7_OUTA	MDL6_OUTB	MDL6_OUTA	MDL5_OUTB	MDL5_OUTA
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
MDL4_OUTB	MDL4_OUTA	MDL3_OUTB	MDL3_OUTA	MDL2_OUTB	MDL2_OUTA	MDL1_OUTB	MDL1_OUTA
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-92. XBARFLG10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MDL16_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL16_OUTB input was triggered 0: MDL16_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	MDL16_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL16_OUTA input was triggered 0: MDL16_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
29	MDL15_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL15_OUTB input was triggered 0: MDL15_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
28	MDL15_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL15_OUTA input was triggered 0: MDL15_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-92. XBARFLG10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MDL14_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL14_OUTB input was triggered 0: MDL14_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
26	MDL14_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL14_OUTA input was triggered 0: MDL14_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	MDL13_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL13_OUTB input was triggered 0: MDL13_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	MDL13_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL13_OUTA input was triggered 0: MDL13_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	MDL12_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL12_OUTB input was triggered 0: MDL12_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	MDL12_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL12_OUTA input was triggered 0: MDL12_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	MDL11_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL11_OUTB input was triggered 0: MDL11_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
20	MDL11_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL11_OUTA input was triggered 0: MDL11_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-92. XBARFLG10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MDL10_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL10_OUTB input was triggered 0: MDL10_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	MDL10_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL10_OUTA input was triggered 0: MDL10_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	MDL9_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL9_OUTB input was triggered 0: MDL9_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	MDL9_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL9_OUTA input was triggered 0: MDL9_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	MDL8_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL8_OUTB input was triggered 0: MDL8_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	MDL8_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL8_OUTA input was triggered 0: MDL8_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	MDL7_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL7_OUTB input was triggered 0: MDL7_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	MDL7_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL7_OUTA input was triggered 0: MDL7_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-92. XBARFLG10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MDL6_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL6_OUTB input was triggered 0: MDL6_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	MDL6_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL6_OUTA input was triggered 0: MDL6_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	MDL5_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL5_OUTB input was triggered 0: MDL5_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	MDL5_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL5_OUTA input was triggered 0: MDL5_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	MDL4_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL4_OUTB input was triggered 0: MDL4_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	MDL4_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL4_OUTA input was triggered 0: MDL4_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	MDL3_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL3_OUTB input was triggered 0: MDL3_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	MDL3_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL3_OUTA input was triggered 0: MDL3_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-92. XBARFLG10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MDL2_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL2_OUTB input was triggered 0: MDL2_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	MDL2_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL2_OUTA input was triggered 0: MDL2_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	MDL1_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL1_OUTB input was triggered 0: MDL1_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	MDL1_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL1_OUTA input was triggered 0: MDL1_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.11 XBARFLG11 Register (Offset = 14h) [Reset = 0000000h]

XBARFLG11 is shown in [Figure 16-85](#) and described in [Table 16-93](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-85. XBARFLG11 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	MDL18_OUTB	MDL18_OUTA	MDL17_OUTB	MDL17_OUTA
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-93. XBARFLG11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	RESERVED	R	0h	Reserved
16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved



**Table 16-93. XBARFLG11 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	MDL18_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL18_OUTB input was triggered 0: MDL18_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	MDL18_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL18_OUTA input was triggered 0: MDL18_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	MDL17_OUTB	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL17_OUTB input was triggered 0: MDL17_OUTB Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	MDL17_OUTA	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MDL17_OUTA input was triggered 0: MDL17_OUTA Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.12 XBARFLG12 Register (Offset = 16h) [Reset = 0000000h]

XBARFLG12 is shown in [Figure 16-86](#) and described in [Table 16-94](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-86. XBARFLG12 Register**

31	30	29	28	27	26	25	24
CLB6_OUT1	CLB6_OUT0	CLB5_OUT7	CLB5_OUT6	CLB5_OUT3	CLB5_OUT2	CLB5_OUT1	CLB5_OUT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
CLB4_OUT7	CLB4_OUT6	CLB4_OUT3	CLB4_OUT2	CLB4_OUT1	CLB4_OUT0	CLB3_OUT7	CLB3_OUT6
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
CLB3_OUT3	CLB3_OUT2	CLB3_OUT1	CLB3_OUT0	CLB2_OUT7	CLB2_OUT6	CLB2_OUT3	CLB2_OUT2
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
CLB2_OUT1	CLB2_OUT0	CLB1_OUT7	CLB1_OUT6	CLB1_OUT3	CLB1_OUT2	CLB1_OUT1	CLB1_OUT0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-94. XBARFLG12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLB6_OUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB6_OUT1 input was triggered 0: CLB6_OUT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	CLB6_OUT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB6_OUT0 input was triggered 0: CLB6_OUT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
29	CLB5_OUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB5_OUT7 input was triggered 0: CLB5_OUT7 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
28	CLB5_OUT6	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB5_OUT6 input was triggered 0: CLB5_OUT6 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-94. XBARFLG12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	CLB5_OUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB5_OUT3 input was triggered 0: CLB5_OUT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
26	CLB5_OUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB5_OUT2 input was triggered 0: CLB5_OUT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	CLB5_OUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB5_OUT1 input was triggered 0: CLB5_OUT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	CLB5_OUT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB5_OUT0 input was triggered 0: CLB5_OUT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	CLB4_OUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB4_OUT7 input was triggered 0: CLB4_OUT7 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	CLB4_OUT6	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB4_OUT6 input was triggered 0: CLB4_OUT6 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	CLB4_OUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB4_OUT3 input was triggered 0: CLB4_OUT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
20	CLB4_OUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB4_OUT2 input was triggered 0: CLB4_OUT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-94. XBARFLG12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	CLB4_OUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB4_OUT1 input was triggered 0: CLB4_OUT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	CLB4_OUT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB4_OUT0 input was triggered 0: CLB4_OUT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	CLB3_OUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB3_OUT7 input was triggered 0: CLB3_OUT7 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	CLB3_OUT6	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB3_OUT6 input was triggered 0: CLB3_OUT6 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	CLB3_OUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB3_OUT3 input was triggered 0: CLB3_OUT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	CLB3_OUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB3_OUT2 input was triggered 0: CLB3_OUT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	CLB3_OUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB3_OUT1 input was triggered 0: CLB3_OUT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	CLB3_OUT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB3_OUT0 input was triggered 0: CLB3_OUT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-94. XBARFLG12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	CLB2_OUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB2_OUT7 input was triggered 0: CLB2_OUT7 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	CLB2_OUT6	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB2_OUT6 input was triggered 0: CLB2_OUT6 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	CLB2_OUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB2_OUT3 input was triggered 0: CLB2_OUT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	CLB2_OUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB2_OUT2 input was triggered 0: CLB2_OUT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	CLB2_OUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB2_OUT1 input was triggered 0: CLB2_OUT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	CLB2_OUT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB2_OUT0 input was triggered 0: CLB2_OUT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	CLB1_OUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB1_OUT7 input was triggered 0: CLB1_OUT7 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	CLB1_OUT6	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB1_OUT6 input was triggered 0: CLB1_OUT6 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-94. XBARFLG12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CLB1_OUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB1_OUT3 input was triggered 0: CLB1_OUT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	CLB1_OUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB1_OUT2 input was triggered 0: CLB1_OUT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	CLB1_OUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB1_OUT1 input was triggered 0: CLB1_OUT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	CLB1_OUT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB1_OUT0 input was triggered 0: CLB1_OUT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.13 XBARFLG13 Register (Offset = 18h) [Reset = 0000000h]

XBARFLG13 is shown in [Figure 16-87](#) and described in [Table 16-95](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-87. XBARFLG13 Register**

31	30	29	28	27	26	25	24
EPG1_EPGOUT3	EPG1_EPGOUT2	EPG1_EPGOUT1	EPG1_EPGOUT0	ECCERR	PIEERR	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
ADCC_EXTMU_XSEL3	ADCC_EXTMU_XSEL2	ADCC_EXTMU_XSEL1	ADCC_EXTMU_XSEL0	ADCB_EXTMU_XSEL3	ADCB_EXTMU_XSEL2	ADCB_EXTMU_XSEL1	ADCB_EXTMU_XSEL0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
ADCA_EXTMU_XSEL3	ADCA_EXTMU_XSEL2	ADCA_EXTMU_XSEL1	ADCA_EXTMU_XSEL0	XTRIP0UT8	XTRIP0UT7	XTRIP0UT6	XTRIP0UT5
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
XTRIP0UT4	XTRIP0UT3	XTRIP0UT2	XTRIP0UT1	CLB6_OUT7	CLB6_OUT6	CLB6_OUT3	CLB6_OUT2
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-95. XBARFLG13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	EPG1_EPGOUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPG1_EPGOUT3 input was triggered 0: EPG1_EPGOUT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	EPG1_EPGOUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPG1_EPGOUT2 input was triggered 0: EPG1_EPGOUT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
29	EPG1_EPGOUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPG1_EPGOUT1 input was triggered 0: EPG1_EPGOUT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-95. XBARFLG13 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28	EPG1_EPGOUT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: EPG1_EPGOUT0 input was triggered 0: EPG1_EPGOUT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
27	ECCERR	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECCERR input was triggered 0: ECCERR Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
26	PIEERR	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: PIEERR input was triggered 0: PIEERR Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	ADCC_EXTMUXSEL3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCC_EXTMUXSEL3 input was triggered 0: ADCC_EXTMUXSEL3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	ADCC_EXTMUXSEL2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCC_EXTMUXSEL2 input was triggered 0: ADCC_EXTMUXSEL2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	ADCC_EXTMUXSEL1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCC_EXTMUXSEL1 input was triggered 0: ADCC_EXTMUXSEL1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
20	ADCC_EXTMUXSEL0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCC_EXTMUXSEL0 input was triggered 0: ADCC_EXTMUXSEL0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
19	ADCB_EXTMUXSEL3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCB_EXTMUXSEL3 input was triggered 0: ADCB_EXTMUXSEL3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



**Table 16-95. XBARFLG13 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ADCB_EXTMUXSEL2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCB_EXTMUXSEL2 input was triggered 0: ADCB_EXTMUXSEL2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	ADCB_EXTMUXSEL1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCB_EXTMUXSEL1 input was triggered 0: ADCB_EXTMUXSEL1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	ADCB_EXTMUXSEL0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCB_EXTMUXSEL0 input was triggered 0: ADCB_EXTMUXSEL0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	ADCA_EXTMUXSEL3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCA_EXTMUXSEL3 input was triggered 0: ADCA_EXTMUXSEL3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	ADCA_EXTMUXSEL2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCA_EXTMUXSEL2 input was triggered 0: ADCA_EXTMUXSEL2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	ADCA_EXTMUXSEL1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCA_EXTMUXSEL1 input was triggered 0: ADCA_EXTMUXSEL1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	ADCA_EXTMUXSEL0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ADCA_EXTMUXSEL0 input was triggered 0: ADCA_EXTMUXSEL0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	XTRIPOUT8	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: XTRIPOUT8 input was triggered 0: XTRIPOUT8 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-95. XBARFLG13 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	XTRIPOUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: XTRIPOUT7 input was triggered 0: XTRIPOUT7 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	XTRIPOUT6	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: XTRIPOUT6 input was triggered 0: XTRIPOUT6 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	XTRIPOUT5	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: XTRIPOUT5 input was triggered 0: XTRIPOUT5 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	XTRIPOUT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: XTRIPOUT4 input was triggered 0: XTRIPOUT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	XTRIPOUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: XTRIPOUT3 input was triggered 0: XTRIPOUT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	XTRIPOUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: XTRIPOUT2 input was triggered 0: XTRIPOUT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	XTRIPOUT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: XTRIPOUT1 input was triggered 0: XTRIPOUT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	CLB6_OUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB6_OUT7 input was triggered 0: CLB6_OUT7 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-95. XBARFLG13 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	CLB6_OUT6	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB6_OUT6 input was triggered 0: CLB6_OUT6 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	CLB6_OUT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB6_OUT3 input was triggered 0: CLB6_OUT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	CLB6_OUT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CLB6_OUT2 input was triggered 0: CLB6_OUT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.14 XBARFLG14 Register (Offset = 1Ah) [Reset = 0000000h]

XBARFLG14 is shown in [Figure 16-88](#) and described in [Table 16-96](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-88. XBARFLG14 Register**

31	30	29	28	27	26	25	24
FSID_RX_TRIG 1	FSIC_RX_TRIG 1	FSIB_RX_TRIG 1	FSIA_RX_TRIG 1	MCANB_FEVT 2	MCANB_FEVT 1	MCANB_FEVT 0	INPUTXBAR2_I NPUT9
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
INPUTXBAR2_I NPUT8	INPUTXBAR2_I NPUT7	INPUTXBAR2_I NPUT14	INPUTXBAR2_I NPUT13	INPUTXBAR2_I NPUT12	INPUTXBAR2_I NPUT11	INPUTXBAR2_I NPUT10	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
SD4FLT4_COM PL	SD4FLT4_COM PH	SD4FLT3_COM PL	SD4FLT3_COM PH	SD4FLT2_COM PL	SD4FLT2_COM PH	SD4FLT1_COM PL	SD4FLT1_COM PH
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SD3FLT4_COM PL	SD3FLT4_COM PH	SD3FLT3_COM PL	SD3FLT3_COM PH	SD3FLT2_COM PL	SD3FLT2_COM PH	SD3FLT1_COM PL	SD3FLT1_COM PH
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-96. XBARFLG14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	FSID_RX_TRIG1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSID_RX_TRIG1 input was triggered 0: FSID_RX_TRIG1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	FSIC_RX_TRIG1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIC_RX_TRIG1 input was triggered 0: FSIC_RX_TRIG1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
29	FSIB_RX_TRIG1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIB_RX_TRIG1 input was triggered 0: FSIB_RX_TRIG1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-96. XBARFLG14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
28	FSIA_RX_TRIG1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIA_RX_TRIG1 input was triggered 0: FSIA_RX_TRIG1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
27	MCANB_FEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANB_FEVT2 input was triggered 0: MCANB_FEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
26	MCANB_FEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANB_FEVT1 input was triggered 0: MCANB_FEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	MCANB_FEVT0	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: MCANB_FEVT0 input was triggered 0: MCANB_FEVT0 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	INPUTXBAR2_INPUT9	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUTXBAR2_INPUT9 input was triggered 0: INPUTXBAR2_INPUT9 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	INPUTXBAR2_INPUT8	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUTXBAR2_INPUT8 input was triggered 0: INPUTXBAR2_INPUT8 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	INPUTXBAR2_INPUT7	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUTXBAR2_INPUT7 input was triggered 0: INPUTXBAR2_INPUT7 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	INPUTXBAR2_INPUT14	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUTXBAR2_INPUT14 input was triggered 0: INPUTXBAR2_INPUT14 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-96. XBARFLG14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20	INPUTXBAR2_INPUT13	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUTXBAR2_INPUT13 input was triggered 0: INPUTXBAR2_INPUT13 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
19	INPUTXBAR2_INPUT12	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUTXBAR2_INPUT12 input was triggered 0: INPUTXBAR2_INPUT12 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
18	INPUTXBAR2_INPUT11	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUTXBAR2_INPUT11 input was triggered 0: INPUTXBAR2_INPUT11 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	INPUTXBAR2_INPUT10	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: INPUTXBAR2_INPUT10 input was triggered 0: INPUTXBAR2_INPUT10 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	RESERVED	R	0h	Reserved
15	SD4FLT4_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD4FLT4_COMPL input was triggered 0: SD4FLT4_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	SD4FLT4_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD4FLT4_COMPH input was triggered 0: SD4FLT4_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	SD4FLT3_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD4FLT3_COMPL input was triggered 0: SD4FLT3_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	SD4FLT3_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD4FLT3_COMPH input was triggered 0: SD4FLT3_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-96. XBARFLG14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	SD4FLT2_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD4FLT2_COMPL input was triggered 0: SD4FLT2_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	SD4FLT2_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD4FLT2_COMPH input was triggered 0: SD4FLT2_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	SD4FLT1_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD4FLT1_COMPL input was triggered 0: SD4FLT1_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	SD4FLT1_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD4FLT1_COMPH input was triggered 0: SD4FLT1_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	SD3FLT4_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD3FLT4_COMPL input was triggered 0: SD3FLT4_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	SD3FLT4_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD3FLT4_COMPH input was triggered 0: SD3FLT4_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	SD3FLT3_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD3FLT3_COMPL input was triggered 0: SD3FLT3_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	SD3FLT3_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD3FLT3_COMPH input was triggered 0: SD3FLT3_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-96. XBARFLG14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	SD3FLT2_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD3FLT2_COMPL input was triggered 0: SD3FLT2_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	SD3FLT2_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD3FLT2_COMPH input was triggered 0: SD3FLT2_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	SD3FLT1_COMPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD3FLT1_COMPL input was triggered 0: SD3FLT1_COMPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	SD3FLT1_COMPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: SD3FLT1_COMPH input was triggered 0: SD3FLT1_COMPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



### 16.3.4.15 XBARFLG15 Register (Offset = 1Ch) [Reset = 0000000h]

XBARFLG15 is shown in [Figure 16-89](#) and described in [Table 16-97](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-89. XBARFLG15 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	CPU2_ADCCH ECKEVT4	CPU2_ADCCH ECKEVT3	CPU2_ADCCH ECKEVT2	CPU2_ADCCH ECKEVT1	CPU2ERADEV T9	CPU2ERADEV T8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
CPU2ERADEV T11	CPU2ERADEV T10	CPU1_ADCCH ECKEVT4	CPU1_ADCCH ECKEVT3	CPU1_ADCCH ECKEVT2	CPU1_ADCCH ECKEVT1	CPU1ERADEV T9	CPU1ERADEV T8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
CPU1ERADEV T11	CPU1ERADEV T10	ECAP6_TRIPO UT	ECAP5_TRIPO UT	ECAP4_TRIPO UT	ECAP3_TRIPO UT	ECAP2_TRIPO UT	ECAP1_TRIPO UT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
FSIRXD_TRIG_ 3	FSIRXD_TRIG_ 2	FSIRXC_TRIG_ 3	FSIRXC_TRIG_ 2	FSIRXB_TRIG_ 3	FSIRXB_TRIG_ 2	FSIRXA_TRIG_ 3	FSIRXA_TRIG_ 2
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-97. XBARFLG15 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	RESERVED	R	0h	Reserved
29	CPU2_ADCCHECKEVT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2_ADCCHECKEVT4 input was triggered 0: CPU2_ADCCHECKEVT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
28	CPU2_ADCCHECKEVT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2_ADCCHECKEVT3 input was triggered 0: CPU2_ADCCHECKEVT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
27	CPU2_ADCCHECKEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2_ADCCHECKEVT2 input was triggered 0: CPU2_ADCCHECKEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-97. XBARFLG15 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	CPU2_ADCCHECKEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2_ADCCHECKEVT1 input was triggered 0: CPU2_ADCCHECKEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	CPU2ERADEVT9	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2ERADEVT9 input was triggered 0: CPU2ERADEVT9 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	CPU2ERADEVT8	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2ERADEVT8 input was triggered 0: CPU2ERADEVT8 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	CPU2ERADEVT11	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2ERADEVT11 input was triggered 0: CPU2ERADEVT11 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	CPU2ERADEVT10	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2ERADEVT10 input was triggered 0: CPU2ERADEVT10 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	CPU1_ADCCHECKEVT4	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1_ADCCHECKEVT4 input was triggered 0: CPU1_ADCCHECKEVT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
20	CPU1_ADCCHECKEVT3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1_ADCCHECKEVT3 input was triggered 0: CPU1_ADCCHECKEVT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
19	CPU1_ADCCHECKEVT2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1_ADCCHECKEVT2 input was triggered 0: CPU1_ADCCHECKEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-97. XBARFLG15 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	CPU1_ADCCHECKEVT1	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1_ADCCHECKEVT1 input was triggered 0: CPU1_ADCCHECKEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	CPU1ERADEV9	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1ERADEV9 input was triggered 0: CPU1ERADEV9 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	CPU1ERADEV8	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1ERADEV8 input was triggered 0: CPU1ERADEV8 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	CPU1ERADEV11	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1ERADEV11 input was triggered 0: CPU1ERADEV11 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	CPU1ERADEV10	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1ERADEV10 input was triggered 0: CPU1ERADEV10 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	ECAP6_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP6_TRIPOUT input was triggered 0: ECAP6_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	ECAP5_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP5_TRIPOUT input was triggered 0: ECAP5_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	ECAP4_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP4_TRIPOUT input was triggered 0: ECAP4_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-97. XBARFLG15 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	ECAP3_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP3_TRIPOUT input was triggered 0: ECAP3_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	ECAP2_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP2_TRIPOUT input was triggered 0: ECAP2_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	ECAP1_TRIPOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP1_TRIPOUT input was triggered 0: ECAP1_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	FSIRXD_TRIG_3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXD_TRIG_3 input was triggered 0: FSIRXD_TRIG_3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	FSIRXD_TRIG_2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXD_TRIG_2 input was triggered 0: FSIRXD_TRIG_2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	FSIRXC_TRIG_3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXC_TRIG_3 input was triggered 0: FSIRXC_TRIG_3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	FSIRXC_TRIG_2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXC_TRIG_2 input was triggered 0: FSIRXC_TRIG_2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	FSIRXB_TRIG_3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXB_TRIG_3 input was triggered 0: FSIRXB_TRIG_3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-97. XBARFLG15 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	FSIRXB_TRIG_2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXB_TRIG_2 input was triggered 0: FSIRXB_TRIG_2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	FSIRXA_TRIG_3	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXA_TRIG_3 input was triggered 0: FSIRXA_TRIG_3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	FSIRXA_TRIG_2	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXA_TRIG_2 input was triggered 0: FSIRXA_TRIG_2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.4.16 XBARFLG16 Register (Offset = 1Eh) [Reset = 0000000h]

XBARFLG16 is shown in [Figure 16-90](#) and described in [Table 16-98](#).

Return to the [Summary Table](#).

This register is used to flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered.

1: Corresponding Input was triggered

0: Corresponding Input was not triggered

**Figure 16-90. XBARFLG16 Register**

31	30	29	28	27	26	25	24
XCLKOUT	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
CMPSS12_CT RIPOUTL	CMPSS12_CT RIPOUTH	CMPSS12_CT RIPL	CMPSS12_CT RIPH	CMPSS11_CTR IPOUTL	CMPSS11_CTR IPOUTH	CMPSS11_CTR IPL	CMPSS11_CTR IPH
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
CMPSS10_CT RIPOUTL	CMPSS10_CT RIPOUTH	CMPSS10_CT RIPL	CMPSS10_CT RIPH	CMPSS9_CTRI POUTL	CMPSS9_CTRI POUTH	CMPSS9_CTRI PL	CMPSS9_CTRI PH
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-98. XBARFLG16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	XCLKOUT	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: XCLKOUT input was triggered 0: XCLKOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
30	RESERVED	R	0h	Reserved
29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27	RESERVED	R	0h	Reserved
26	RESERVED	R	0h	Reserved
25	RESERVED	R	0h	Reserved
24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	RESERVED	R	0h	Reserved
16	RESERVED	R	0h	Reserved

**Table 16-98. XBARFLG16 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	CMPSS12_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS12_CTRIPOUTL input was triggered 0: CMPSS12_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	CMPSS12_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS12_CTRIPOUTH input was triggered 0: CMPSS12_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	CMPSS12_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS12_CTRIPL input was triggered 0: CMPSS12_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	CMPSS12_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS12_CTRIPH input was triggered 0: CMPSS12_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	CMPSS11_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS11_CTRIPOUTL input was triggered 0: CMPSS11_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
10	CMPSS11_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS11_CTRIPOUTH input was triggered 0: CMPSS11_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	CMPSS11_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS11_CTRIPL input was triggered 0: CMPSS11_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	CMPSS11_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS11_CTRIPH input was triggered 0: CMPSS11_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-98. XBARFLG16 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	CMPSS10_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS10_CTRIPOUTL input was triggered 0: CMPSS10_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	CMPSS10_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS10_CTRIPOUTH input was triggered 0: CMPSS10_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	CMPSS10_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS10_CTRIPL input was triggered 0: CMPSS10_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	CMPSS10_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS10_CTRIPH input was triggered 0: CMPSS10_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	CMPSS9_CTRIPOUTL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS9_CTRIPOUTL input was triggered 0: CMPSS9_CTRIPOUTL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	CMPSS9_CTRIPOUTH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS9_CTRIPOUTH input was triggered 0: CMPSS9_CTRIPOUTH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	CMPSS9_CTRIPL	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS9_CTRIPL input was triggered 0: CMPSS9_CTRIPL Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	CMPSS9_CTRIPH	R	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CMPSS9_CTRIPH input was triggered 0: CMPSS9_CTRIPH Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



### 16.3.4.17 XBARCLR1 Register (Offset = 20h) [Reset = 0000000h]

XBARCLR1 is shown in Figure 16-91 and described in Table 16-99.

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-91. XBARCLR1 Register**

31	30	29	28	27	26	25	24
CMPSS8_CTRL POUTH	CMPSS8_CTRL POUTL	CMPSS7_CTRL POUTH	CMPSS7_CTRL POUTL	CMPSS6_CTRL POUTH	CMPSS6_CTRL POUTL	CMPSS5_CTRL POUTH	CMPSS5_CTRL POUTL
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
CMPSS4_CTRL POUTH	CMPSS4_CTRL POUTL	CMPSS3_CTRL POUTH	CMPSS3_CTRL POUTL	CMPSS2_CTRL POUTH	CMPSS2_CTRL POUTL	CMPSS1_CTRL POUTH	CMPSS1_CTRL POUTL
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
CMPSS8_CTRL PH	CMPSS8_CTRL PL	CMPSS7_CTRL PH	CMPSS7_CTRL PL	CMPSS6_CTRL PH	CMPSS6_CTRL PL	CMPSS5_CTRL PH	CMPSS5_CTRL PL
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
CMPSS4_CTRL PH	CMPSS4_CTRL PL	CMPSS3_CTRL PH	CMPSS3_CTRL PL	CMPSS2_CTRL PH	CMPSS2_CTRL PL	CMPSS1_CTRL PH	CMPSS1_CTRL PL
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-99. XBARCLR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CMPSS8_CTRLPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS8_CTRLPOUTH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	CMPSS8_CTRLPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS8_CTRLPOUTL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
29	CMPSS7_CTRLPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS7_CTRLPOUTH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
28	CMPSS7_CTRLPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS7_CTRLPOUTL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	CMPSS6_CTRLPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS6_CTRLPOUTH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
26	CMPSS6_CTRLPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS6_CTRLPOUTL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-99. XBARCLR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	CMPSS5_CTRIPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS5_CTRIPOUTH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
24	CMPSS5_CTRIPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS5_CTRIPOUTL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
23	CMPSS4_CTRIPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS4_CTRIPOUTH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
22	CMPSS4_CTRIPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS4_CTRIPOUTL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	CMPSS3_CTRIPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS3_CTRIPOUTH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	CMPSS3_CTRIPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS3_CTRIPOUTL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
19	CMPSS2_CTRIPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS2_CTRIPOUTH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	CMPSS2_CTRIPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS2_CTRIPOUTL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	CMPSS1_CTRIPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS1_CTRIPOUTH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	CMPSS1_CTRIPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS1_CTRIPOUTL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	CMPSS8_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS8_CTRIPH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	CMPSS8_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS8_CTRIPL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	CMPSS7_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS7_CTRIPH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	CMPSS7_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS7_CTRIPL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-99. XBARCLR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	CMPSS6_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS6_CTRIPH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	CMPSS6_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS6_CTRIPL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	CMPSS5_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS5_CTRIPH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	CMPSS5_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS5_CTRIPL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	CMPSS4_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS4_CTRIPH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	CMPSS4_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS4_CTRIPL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	CMPSS3_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS3_CTRIPH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	CMPSS3_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS3_CTRIPL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	CMPSS2_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS2_CTRIPH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	CMPSS2_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS2_CTRIPL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	CMPSS1_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS1_CTRIPH bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	CMPSS1_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS1_CTRIPL bit in the XBARFLG1 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.18 XBARCLR2 Register (Offset = 22h) [Reset = 0000000h]

XBARCLR2 is shown in [Figure 16-92](#) and described in [Table 16-100](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-92. XBARCLR2 Register**

31	30	29	28	27	26	25	24
ADCCEVT1	ADCBEVT4	ADCBEVT3	ADCBEVT2	ADCBEVT1	ADCAEVT4	ADCAEVT3	ADCAEVT2
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
ADCAEVT1	EXTSYNCOUT	ECAP6_OUT	ECAP5_OUT	ECAP4_OUT	ECAP3_OUT	ECAP2_OUT	ECAP1_OUT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
INPUT14	INPUT13	INPUT12	INPUT11	INPUT10	INPUT9	INPUT8	INPUT7
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
ADCSOCB	ADCSOCA	INPUT6	INPUT5	INPUT4	INPUT3	INPUT2	INPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-100. XBARCLR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ADCCEVT1	R-0/W1S	0h	Writing 1 to this bit clears the ADCCEVT1 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	ADCBEVT4	R-0/W1S	0h	Writing 1 to this bit clears the ADCBEVT4 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
29	ADCBEVT3	R-0/W1S	0h	Writing 1 to this bit clears the ADCBEVT3 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
28	ADCBEVT2	R-0/W1S	0h	Writing 1 to this bit clears the ADCBEVT2 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	ADCBEVT1	R-0/W1S	0h	Writing 1 to this bit clears the ADCBEVT1 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
26	ADCAEVT4	R-0/W1S	0h	Writing 1 to this bit clears the ADCAEVT4 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
25	ADCAEVT3	R-0/W1S	0h	Writing 1 to this bit clears the ADCAEVT3 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-100. XBARCLR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	ADCAEVT2	R-0/W1S	0h	Writing 1 to this bit clears the ADCAEVT2 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
23	ADCAEVT1	R-0/W1S	0h	Writing 1 to this bit clears the ADCAEVT1 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
22	EXTSYNCOUT	R-0/W1S	0h	Writing 1 to this bit clears the EXTSYNCOUT bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	ECAP6_OUT	R-0/W1S	0h	Writing 1 to this bit clears the ECAP6_OUT bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	ECAP5_OUT	R-0/W1S	0h	Writing 1 to this bit clears the ECAP5_OUT bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
19	ECAP4_OUT	R-0/W1S	0h	Writing 1 to this bit clears the ECAP4_OUT bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	ECAP3_OUT	R-0/W1S	0h	Writing 1 to this bit clears the ECAP3_OUT bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	ECAP2_OUT	R-0/W1S	0h	Writing 1 to this bit clears the ECAP2_OUT bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	ECAP1_OUT	R-0/W1S	0h	Writing 1 to this bit clears the ECAP1_OUT bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	INPUT14	R-0/W1S	0h	Writing 1 to this bit clears the INPUT14 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	INPUT13	R-0/W1S	0h	Writing 1 to this bit clears the INPUT13 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	INPUT12	R-0/W1S	0h	Writing 1 to this bit clears the INPUT12 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	INPUT11	R-0/W1S	0h	Writing 1 to this bit clears the INPUT11 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	INPUT10	R-0/W1S	0h	Writing 1 to this bit clears the INPUT10 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	INPUT9	R-0/W1S	0h	Writing 1 to this bit clears the INPUT9 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-100. XBARCLR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	INPUT8	R-0/W1S	0h	Writing 1 to this bit clears the INPUT8 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	INPUT7	R-0/W1S	0h	Writing 1 to this bit clears the INPUT7 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	ADCSOCB	R-0/W1S	0h	Writing 1 to this bit clears the ADCSOCB bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	ADCSOCA	R-0/W1S	0h	Writing 1 to this bit clears the ADCSOCA bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	INPUT6	R-0/W1S	0h	Writing 1 to this bit clears the INPUT6 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	INPUT5	R-0/W1S	0h	Writing 1 to this bit clears the INPUT5 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	INPUT4	R-0/W1S	0h	Writing 1 to this bit clears the INPUT4 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	INPUT3	R-0/W1S	0h	Writing 1 to this bit clears the INPUT3 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	INPUT2	R-0/W1S	0h	Writing 1 to this bit clears the INPUT2 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	INPUT1	R-0/W1S	0h	Writing 1 to this bit clears the INPUT1 bit in the XBARFLG2 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.19 XBARCLR3 Register (Offset = 24h) [Reset = 0000000h]

XBARCLR3 is shown in [Figure 16-93](#) and described in [Table 16-101](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-93. XBARCLR3 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
ECAP7_OUT	SD2FLT4_COMPH	SD2FLT4_COMPL	SD2FLT3_COMPH	SD2FLT3_COMPL	SD2FLT2_COMPH	SD2FLT2_COMPL	SD2FLT1_COMPH
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
SD2FLT1_COMPL	SD1FLT4_COMPH	SD1FLT4_COMPL	SD1FLT3_COMPH	SD1FLT3_COMPL	SD1FLT2_COMPH	SD1FLT2_COMPL	SD1FLT1_COMPH
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
SD1FLT1_COMPL	RESERVED	RESERVED	RESERVED	RESERVED	ADCCEVT4	ADCCEVT3	ADCCEVT2
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-101. XBARCLR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W1S	0h	Reserved
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	RESERVED	R-0/W1S	0h	Reserved
27	RESERVED	R-0/W1S	0h	Reserved
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	ECAP7_OUT	R-0/W1S	0h	Writing 1 to this bit clears the ECAP7_OUT bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
22	SD2FLT4_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD2FLT4_COMPH bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	SD2FLT4_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD2FLT4_COMPL bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	SD2FLT3_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD2FLT3_COMPH bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-101. XBARCLR3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	SD2FLT3_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD2FLT3_COMPL bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	SD2FLT2_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD2FLT2_COMPH bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	SD2FLT2_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD2FLT2_COMPL bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	SD2FLT1_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD2FLT1_COMPH bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	SD2FLT1_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD2FLT1_COMPL bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	SD1FLT4_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD1FLT4_COMPH bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	SD1FLT4_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD1FLT4_COMPL bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	SD1FLT3_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD1FLT3_COMPH bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	SD1FLT3_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD1FLT3_COMPL bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	SD1FLT2_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD1FLT2_COMPH bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	SD1FLT2_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD1FLT2_COMPL bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	SD1FLT1_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD1FLT1_COMPH bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	SD1FLT1_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD1FLT1_COMPL bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RESERVED	R-0/W1S	0h	Reserved



**Table 16-101. XBARCLR3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	RESERVED	R-0/W1S	0h	Reserved
2	ADCCEVT4	R-0/W1S	0h	Writing 1 to this bit clears the ADCCEVT4 bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	ADCCEVT3	R-0/W1S	0h	Writing 1 to this bit clears the ADCCEVT3 bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	ADCCEVT2	R-0/W1S	0h	Writing 1 to this bit clears the ADCCEVT2 bit in the XBARFLG3 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.20 XBARCLR4 Register (Offset = 26h) [Reset = 0000000h]

XBARCLR4 is shown in [Figure 16-94](#) and described in [Table 16-102](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-94. XBARCLR4 Register**

31	30	29	28	27	26	25	24
CLAHALT	ECATSYNC1	ECATSYNC0	ERRORSTS_ERROR	CLB6_OUT5	CLB6_OUT4	CLB5_OUT5	CLB5_OUT4
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
CLB4_OUT5	CLB4_OUT4	CLB3_OUT5	CLB3_OUT4	CLB2_OUT5	CLB2_OUT4	CLB1_OUT5	CLB1_OUT4
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	MCANA_FEVT2	MCANA_FEVT1	MCANA_FEVT0	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-102. XBARCLR4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLAHALT	R-0/W1S	0h	Writing 1 to this bit clears the CLAHALT bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	ECATSYNC1	R-0/W1S	0h	Writing 1 to this bit clears the ECATSYNC1 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
29	ECATSYNC0	R-0/W1S	0h	Writing 1 to this bit clears the ECATSYNC0 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
28	ERRORSTS_ERROR	R-0/W1S	0h	Writing 1 to this bit clears the ERRORSTS_ERROR bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	CLB6_OUT5	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_OUT5 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
26	CLB6_OUT4	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_OUT4 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-102. XBARCLR4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	CLB5_OUT5	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_OUT5 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
24	CLB5_OUT4	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_OUT4 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
23	CLB4_OUT5	R-0/W1S	0h	Writing 1 to this bit clears the CLB4_OUT5 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
22	CLB4_OUT4	R-0/W1S	0h	Writing 1 to this bit clears the CLB4_OUT4 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	CLB3_OUT5	R-0/W1S	0h	Writing 1 to this bit clears the CLB3_OUT5 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	CLB3_OUT4	R-0/W1S	0h	Writing 1 to this bit clears the CLB3_OUT4 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
19	CLB2_OUT5	R-0/W1S	0h	Writing 1 to this bit clears the CLB2_OUT5 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	CLB2_OUT4	R-0/W1S	0h	Writing 1 to this bit clears the CLB2_OUT4 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	CLB1_OUT5	R-0/W1S	0h	Writing 1 to this bit clears the CLB1_OUT5 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	CLB1_OUT4	R-0/W1S	0h	Writing 1 to this bit clears the CLB1_OUT4 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	MCANA_FEVT2	R-0/W1S	0h	Writing 1 to this bit clears the MCANA_FEVT2 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	MCANA_FEVT1	R-0/W1S	0h	Writing 1 to this bit clears the MCANA_FEVT1 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-102. XBARCLR4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	MCANA_FEVT0	R-0/W1S	0h	Writing 1 to this bit clears the MCANA_FEVT0 bit in the XBARFLG4 register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RESERVED	R-0/W1S	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	RESERVED	R-0/W1S	0h	Reserved
1	RESERVED	R-0/W1S	0h	Reserved
0	RESERVED	R-0/W1S	0h	Reserved

### 16.3.4.21 XBARCLR5 Register (Offset = 28h) [Reset = 0000000h]

XBARCLR5 is shown in Figure 16-95 and described in Table 16-103.

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-95. XBARCLR5 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EPWM18_TRIP_OUT	EPWM17_TRIP_OUT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
EPWM16_TRIP_OUT	EPWM15_TRIP_OUT	EPWM14_TRIP_OUT	EPWM13_TRIP_OUT	EPWM12_TRIP_OUT	EPWM11_TRIP_OUT	EPWM10_TRIP_OUT	EPWM9_TRIP_OUT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
EPWM8_TRIP_OUT	EPWM7_TRIP_OUT	EPWM6_TRIP_OUT	EPWM5_TRIP_OUT	EPWM4_TRIP_OUT	EPWM3_TRIP_OUT	EPWM2_TRIP_OUT	EPWM1_TRIP_OUT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-103. XBARCLR5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W1S	0h	Reserved
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	RESERVED	R-0/W1S	0h	Reserved
27	RESERVED	R-0/W1S	0h	Reserved
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	RESERVED	R-0/W1S	0h	Reserved
22	RESERVED	R-0/W1S	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	EPWM18_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM18_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	EPWM17_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM17_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	EPWM16_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM16_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-103. XBARCLR5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	EPWM15_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM15_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	EPWM14_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM14_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	EPWM13_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM13_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	EPWM12_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM12_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	EPWM11_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM11_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	EPWM10_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM10_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	EPWM9_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM9_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	EPWM8_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM8_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	EPWM7_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM7_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	EPWM6_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM6_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	EPWM5_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM5_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	EPWM4_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM4_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	EPWM3_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM3_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	EPWM2_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM2_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	EPWM1_TRIPOUT	R-0/W1S	0h	Writing 1 to this bit clears the EPWM1_TRIPOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.22 XBARCLR6 Register (Offset = 2Ah) [Reset = 0000000h]

XBARCLR6 is shown in [Figure 16-96](#) and described in [Table 16-104](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-96. XBARCLR6 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EPWM18_DEL_TRIP	EPWM17_DEL_TRIP
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
EPWM16_DEL_TRIP	EPWM15_DEL_TRIP	EPWM14_DEL_TRIP	EPWM13_DEL_TRIP	EPWM12_DEL_TRIP	EPWM11_DEL_TRIP	EPWM10_DEL_TRIP	EPWM9_DEL_TRIP
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
EPWM8_DEL_TRIP	EPWM7_DEL_TRIP	EPWM6_DEL_TRIP	EPWM5_DEL_TRIP	EPWM4_DEL_TRIP	EPWM3_DEL_TRIP	EPWM2_DEL_TRIP	EPWM1_DEL_TRIP
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-104. XBARCLR6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W1S	0h	Reserved
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	RESERVED	R-0/W1S	0h	Reserved
27	RESERVED	R-0/W1S	0h	Reserved
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	RESERVED	R-0/W1S	0h	Reserved
22	RESERVED	R-0/W1S	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	EPWM18_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM18_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	EPWM17_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM17_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-104. XBARCLR6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	EPWM16_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM16_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	EPWM15_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM15_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	EPWM14_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM14_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	EPWM13_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM13_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	EPWM12_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM12_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	EPWM11_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM11_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	EPWM10_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM10_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	EPWM9_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM9_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	EPWM8_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM8_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	EPWM7_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM7_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	EPWM6_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM6_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	EPWM5_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM5_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	EPWM4_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM4_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	EPWM3_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM3_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	EPWM2_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM2_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn



**Table 16-104. XBARCLR6 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	EPWM1_DEL_TRIP	R-0/W1S	0h	Writing 1 to this bit clears the EPWM1_DEL_TRIP bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.23 XBARCLR7 Register (Offset = 2Ch) [Reset = 0000000h]

XBARCLR7 is shown in [Figure 16-97](#) and described in [Table 16-105](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-97. XBARCLR7 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EPWM18_DEL_ACTIVE	EPWM17_DEL_ACTIVE
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
EPWM16_DEL_ACTIVE	EPWM15_DEL_ACTIVE	EPWM14_DEL_ACTIVE	EPWM13_DEL_ACTIVE	EPWM12_DEL_ACTIVE	EPWM11_DEL_ACTIVE	EPWM10_DEL_ACTIVE	EPWM9_DEL_ACTIVE
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
EPWM8_DEL_ACTIVE	EPWM7_DEL_ACTIVE	EPWM6_DEL_ACTIVE	EPWM5_DEL_ACTIVE	EPWM4_DEL_ACTIVE	EPWM3_DEL_ACTIVE	EPWM2_DEL_ACTIVE	EPWM1_DEL_ACTIVE
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-105. XBARCLR7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W1S	0h	Reserved
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	RESERVED	R-0/W1S	0h	Reserved
27	RESERVED	R-0/W1S	0h	Reserved
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	RESERVED	R-0/W1S	0h	Reserved
22	RESERVED	R-0/W1S	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	EPWM18_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM18_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	EPWM17_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM17_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-105. XBARCLR7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	EPWM16_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM16_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	EPWM15_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM15_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	EPWM14_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM14_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	EPWM13_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM13_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	EPWM12_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM12_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	EPWM11_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM11_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	EPWM10_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM10_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	EPWM9_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM9_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	EPWM8_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM8_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	EPWM7_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM7_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	EPWM6_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM6_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	EPWM5_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM5_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	EPWM4_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM4_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	EPWM3_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM3_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-105. XBARCLR7 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	EPWM2_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM2_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	EPWM1_DEL_ACTIVE	R-0/W1S	0h	Writing 1 to this bit clears the EPWM1_DEL_ACTIVE bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.24 XBARCLR8 Register (Offset = 2Eh) [Reset = 0000000h]

XBARCLR8 is shown in [Figure 16-98](#) and described in [Table 16-106](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-98. XBARCLR8 Register**

31	30	29	28	27	26	25	24
ETPWM16_B0_sclk	ETPWM16_A0_sclk	ETPWM15_B0_sclk	ETPWM15_A0_sclk	ETPWM14_B0_sclk	ETPWM14_A0_sclk	ETPWM13_B0_sclk	ETPWM13_A0_sclk
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
ETPWM12_B0_sclk	ETPWM12_A0_sclk	ETPWM11_B0_sclk	ETPWM11_A0_sclk	ETPWM10_B0_sclk	ETPWM10_A0_sclk	ETPWM9_B0_sclk	ETPWM9_A0_sclk
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
ETPWM8_B0_sclk	ETPWM8_A0_sclk	ETPWM7_B0_sclk	ETPWM7_A0_sclk	ETPWM6_B0_sclk	ETPWM6_A0_sclk	ETPWM5_B0_sclk	ETPWM5_A0_sclk
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
ETPWM4_B0_sclk	ETPWM4_A0_sclk	ETPWM3_B0_sclk	ETPWM3_A0_sclk	ETPWM2_B0_sclk	ETPWM2_A0_sclk	ETPWM1_B0_sclk	ETPWM1_A0_sclk
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-106. XBARCLR8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ETPWM16_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM16_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	ETPWM16_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM16_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
29	ETPWM15_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM15_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
28	ETPWM15_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM15_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	ETPWM14_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM14_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
26	ETPWM14_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM14_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
25	ETPWM13_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM13_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
24	ETPWM13_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM13_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-106. XBARCLR8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23	ETPWM12_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM12_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
22	ETPWM12_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM12_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	ETPWM11_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM11_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	ETPWM11_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM11_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
19	ETPWM10_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM10_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	ETPWM10_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM10_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	ETPWM9_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM9_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	ETPWM9_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM9_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	ETPWM8_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM8_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	ETPWM8_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM8_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	ETPWM7_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM7_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	ETPWM7_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM7_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	ETPWM6_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM6_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	ETPWM6_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM6_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	ETPWM5_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM5_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	ETPWM5_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM5_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	ETPWM4_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM4_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-106. XBARCLR8 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	ETPWM4_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM4_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	ETPWM3_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM3_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	ETPWM3_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM3_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	ETPWM2_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM2_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	ETPWM2_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM2_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	ETPWM1_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM1_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	ETPWM1_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM1_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.25 XBARCLR9 Register (Offset = 30h) [Reset = 0000000h]

XBARCLR9 is shown in [Figure 16-99](#) and described in [Table 16-107](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-99. XBARCLR9 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	ETPWM18_B0_sclk	ETPWM18_A0_sclk	ETPWM17_B0_sclk	ETPWM17_A0_sclk
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-107. XBARCLR9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W1S	0h	Reserved
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	RESERVED	R-0/W1S	0h	Reserved
27	RESERVED	R-0/W1S	0h	Reserved
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	RESERVED	R-0/W1S	0h	Reserved
22	RESERVED	R-0/W1S	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	RESERVED	R-0/W1S	0h	Reserved
16	RESERVED	R-0/W1S	0h	Reserved
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved



**Table 16-107. XBARCLR9 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RESERVED	R-0/W1S	0h	Reserved
3	ETPWM18_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM18_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	ETPWM18_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM18_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	ETPWM17_B0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM17_B0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	ETPWM17_A0_sclk	R-0/W1S	0h	Writing 1 to this bit clears the ETPWM17_A0_sclk bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.26 XBARCLR10 Register (Offset = 32h) [Reset = 0000000h]

XBARCLR10 is shown in [Figure 16-100](#) and described in [Table 16-108](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-100. XBARCLR10 Register**

31	30	29	28	27	26	25	24
MDL16_OUTB	MDL16_OUTA	MDL15_OUTB	MDL15_OUTA	MDL14_OUTB	MDL14_OUTA	MDL13_OUTB	MDL13_OUTA
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
MDL12_OUTB	MDL12_OUTA	MDL11_OUTB	MDL11_OUTA	MDL10_OUTB	MDL10_OUTA	MDL9_OUTB	MDL9_OUTA
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
MDL8_OUTB	MDL8_OUTA	MDL7_OUTB	MDL7_OUTA	MDL6_OUTB	MDL6_OUTA	MDL5_OUTB	MDL5_OUTA
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
MDL4_OUTB	MDL4_OUTA	MDL3_OUTB	MDL3_OUTA	MDL2_OUTB	MDL2_OUTA	MDL1_OUTB	MDL1_OUTA
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-108. XBARCLR10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MDL16_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL16_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	MDL16_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL16_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
29	MDL15_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL15_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
28	MDL15_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL15_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	MDL14_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL14_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
26	MDL14_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL14_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
25	MDL13_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL13_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
24	MDL13_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL13_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
23	MDL12_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL12_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-108. XBARCLR10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	MDL12_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL12_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	MDL11_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL11_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	MDL11_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL11_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
19	MDL10_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL10_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	MDL10_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL10_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	MDL9_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL9_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	MDL9_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL9_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	MDL8_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL8_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	MDL8_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL8_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	MDL7_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL7_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	MDL7_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL7_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	MDL6_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL6_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	MDL6_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL6_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	MDL5_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL5_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	MDL5_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL5_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	MDL4_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL4_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	MDL4_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL4_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-108. XBARCLR10 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	MDL3_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL3_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	MDL3_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL3_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	MDL2_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL2_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	MDL2_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL2_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	MDL1_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL1_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	MDL1_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL1_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.27 XBARCLR11 Register (Offset = 34h) [Reset = 0000000h]

XBARCLR11 is shown in [Figure 16-101](#) and described in [Table 16-109](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-101. XBARCLR11 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	MDL18_OUTB	MDL18_OUTA	MDL17_OUTB	MDL17_OUTA
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-109. XBARCLR11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W1S	0h	Reserved
30	RESERVED	R-0/W1S	0h	Reserved
29	RESERVED	R-0/W1S	0h	Reserved
28	RESERVED	R-0/W1S	0h	Reserved
27	RESERVED	R-0/W1S	0h	Reserved
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	RESERVED	R-0/W1S	0h	Reserved
22	RESERVED	R-0/W1S	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved
17	RESERVED	R-0/W1S	0h	Reserved
16	RESERVED	R-0/W1S	0h	Reserved
15	RESERVED	R-0/W1S	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13	RESERVED	R-0/W1S	0h	Reserved
12	RESERVED	R-0/W1S	0h	Reserved
11	RESERVED	R-0/W1S	0h	Reserved
10	RESERVED	R-0/W1S	0h	Reserved
9	RESERVED	R-0/W1S	0h	Reserved

**Table 16-109. XBARCLR11 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	RESERVED	R-0/W1S	0h	Reserved
7	RESERVED	R-0/W1S	0h	Reserved
6	RESERVED	R-0/W1S	0h	Reserved
5	RESERVED	R-0/W1S	0h	Reserved
4	RESERVED	R-0/W1S	0h	Reserved
3	MDL18_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL18_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	MDL18_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL18_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	MDL17_OUTB	R-0/W1S	0h	Writing 1 to this bit clears the MDL17_OUTB bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	MDL17_OUTA	R-0/W1S	0h	Writing 1 to this bit clears the MDL17_OUTA bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.28 XBARCLR12 Register (Offset = 36h) [Reset = 0000000h]

XBARCLR12 is shown in [Figure 16-102](#) and described in [Table 16-110](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-102. XBARCLR12 Register**

31	30	29	28	27	26	25	24
CLB6_OUT1	CLB6_OUT0	CLB5_OUT7	CLB5_OUT6	CLB5_OUT3	CLB5_OUT2	CLB5_OUT1	CLB5_OUT0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
CLB4_OUT7	CLB4_OUT6	CLB4_OUT3	CLB4_OUT2	CLB4_OUT1	CLB4_OUT0	CLB3_OUT7	CLB3_OUT6
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
CLB3_OUT3	CLB3_OUT2	CLB3_OUT1	CLB3_OUT0	CLB2_OUT7	CLB2_OUT6	CLB2_OUT3	CLB2_OUT2
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
CLB2_OUT1	CLB2_OUT0	CLB1_OUT7	CLB1_OUT6	CLB1_OUT3	CLB1_OUT2	CLB1_OUT1	CLB1_OUT0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-110. XBARCLR12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLB6_OUT1	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_OUT1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	CLB6_OUT0	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_OUT0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
29	CLB5_OUT7	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_OUT7 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
28	CLB5_OUT6	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_OUT6 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	CLB5_OUT3	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_OUT3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
26	CLB5_OUT2	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_OUT2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
25	CLB5_OUT1	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_OUT1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
24	CLB5_OUT0	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_OUT0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
23	CLB4_OUT7	R-0/W1S	0h	Writing 1 to this bit clears the CLB4_OUT7 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-110. XBARCLR12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	CLB4_OUT6	R-0/W1S	0h	Writing 1 to this bit clears the CLB4_OUT6 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	CLB4_OUT3	R-0/W1S	0h	Writing 1 to this bit clears the CLB4_OUT3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	CLB4_OUT2	R-0/W1S	0h	Writing 1 to this bit clears the CLB4_OUT2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
19	CLB4_OUT1	R-0/W1S	0h	Writing 1 to this bit clears the CLB4_OUT1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	CLB4_OUT0	R-0/W1S	0h	Writing 1 to this bit clears the CLB4_OUT0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	CLB3_OUT7	R-0/W1S	0h	Writing 1 to this bit clears the CLB3_OUT7 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	CLB3_OUT6	R-0/W1S	0h	Writing 1 to this bit clears the CLB3_OUT6 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	CLB3_OUT3	R-0/W1S	0h	Writing 1 to this bit clears the CLB3_OUT3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	CLB3_OUT2	R-0/W1S	0h	Writing 1 to this bit clears the CLB3_OUT2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	CLB3_OUT1	R-0/W1S	0h	Writing 1 to this bit clears the CLB3_OUT1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	CLB3_OUT0	R-0/W1S	0h	Writing 1 to this bit clears the CLB3_OUT0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	CLB2_OUT7	R-0/W1S	0h	Writing 1 to this bit clears the CLB2_OUT7 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	CLB2_OUT6	R-0/W1S	0h	Writing 1 to this bit clears the CLB2_OUT6 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	CLB2_OUT3	R-0/W1S	0h	Writing 1 to this bit clears the CLB2_OUT3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	CLB2_OUT2	R-0/W1S	0h	Writing 1 to this bit clears the CLB2_OUT2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	CLB2_OUT1	R-0/W1S	0h	Writing 1 to this bit clears the CLB2_OUT1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	CLB2_OUT0	R-0/W1S	0h	Writing 1 to this bit clears the CLB2_OUT0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn



**Table 16-110. XBARCLR12 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	CLB1_OUT7	R-0/W1S	0h	Writing 1 to this bit clears the CLB1_OUT7 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	CLB1_OUT6	R-0/W1S	0h	Writing 1 to this bit clears the CLB1_OUT6 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	CLB1_OUT3	R-0/W1S	0h	Writing 1 to this bit clears the CLB1_OUT3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	CLB1_OUT2	R-0/W1S	0h	Writing 1 to this bit clears the CLB1_OUT2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	CLB1_OUT1	R-0/W1S	0h	Writing 1 to this bit clears the CLB1_OUT1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	CLB1_OUT0	R-0/W1S	0h	Writing 1 to this bit clears the CLB1_OUT0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.29 XBARCLR13 Register (Offset = 38h) [Reset = 0000000h]

XBARCLR13 is shown in [Figure 16-103](#) and described in [Table 16-111](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-103. XBARCLR13 Register**

31	30	29	28	27	26	25	24
EPG1_EPGOUT3	EPG1_EPGOUT2	EPG1_EPGOUT1	EPG1_EPGOUT0	ECCERR	PIEERR	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
ADCC_EXTMUXSEL3	ADCC_EXTMUXSEL2	ADCC_EXTMUXSEL1	ADCC_EXTMUXSEL0	ADCB_EXTMUXSEL3	ADCB_EXTMUXSEL2	ADCB_EXTMUXSEL1	ADCB_EXTMUXSEL0
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
ADCA_EXTMUXSEL3	ADCA_EXTMUXSEL2	ADCA_EXTMUXSEL1	ADCA_EXTMUXSEL0	XTRIPOUT8	XTRIPOUT7	XTRIPOUT6	XTRIPOUT5
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
XTRIPOUT4	XTRIPOUT3	XTRIPOUT2	XTRIPOUT1	CLB6_OUT7	CLB6_OUT6	CLB6_OUT3	CLB6_OUT2
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-111. XBARCLR13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	EPG1_EPGOUT3	R-0/W1S	0h	Writing 1 to this bit clears the EPG1_EPGOUT3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	EPG1_EPGOUT2	R-0/W1S	0h	Writing 1 to this bit clears the EPG1_EPGOUT2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
29	EPG1_EPGOUT1	R-0/W1S	0h	Writing 1 to this bit clears the EPG1_EPGOUT1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
28	EPG1_EPGOUT0	R-0/W1S	0h	Writing 1 to this bit clears the EPG1_EPGOUT0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	ECCERR	R-0/W1S	0h	Writing 1 to this bit clears the ECCERR bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
26	PIEERR	R-0/W1S	0h	Writing 1 to this bit clears the PIEERR bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	ADCC_EXTMUXSEL3	R-0/W1S	0h	Writing 1 to this bit clears the ADCC_EXTMUXSEL3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-111. XBARCLR13 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	ADCC_EXTMUXSEL2	R-0/W1S	0h	Writing 1 to this bit clears the ADCC_EXTMUXSEL2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	ADCC_EXTMUXSEL1	R-0/W1S	0h	Writing 1 to this bit clears the ADCC_EXTMUXSEL1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	ADCC_EXTMUXSEL0	R-0/W1S	0h	Writing 1 to this bit clears the ADCC_EXTMUXSEL0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
19	ADCB_EXTMUXSEL3	R-0/W1S	0h	Writing 1 to this bit clears the ADCB_EXTMUXSEL3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	ADCB_EXTMUXSEL2	R-0/W1S	0h	Writing 1 to this bit clears the ADCB_EXTMUXSEL2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	ADCB_EXTMUXSEL1	R-0/W1S	0h	Writing 1 to this bit clears the ADCB_EXTMUXSEL1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	ADCB_EXTMUXSEL0	R-0/W1S	0h	Writing 1 to this bit clears the ADCB_EXTMUXSEL0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
15	ADCA_EXTMUXSEL3	R-0/W1S	0h	Writing 1 to this bit clears the ADCA_EXTMUXSEL3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	ADCA_EXTMUXSEL2	R-0/W1S	0h	Writing 1 to this bit clears the ADCA_EXTMUXSEL2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	ADCA_EXTMUXSEL1	R-0/W1S	0h	Writing 1 to this bit clears the ADCA_EXTMUXSEL1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	ADCA_EXTMUXSEL0	R-0/W1S	0h	Writing 1 to this bit clears the ADCA_EXTMUXSEL0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	XTRIPOUT8	R-0/W1S	0h	Writing 1 to this bit clears the XTRIPOUT8 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	XTRIPOUT7	R-0/W1S	0h	Writing 1 to this bit clears the XTRIPOUT7 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	XTRIPOUT6	R-0/W1S	0h	Writing 1 to this bit clears the XTRIPOUT6 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-111. XBARCLR13 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	XTRIPOUT5	R-0/W1S	0h	Writing 1 to this bit clears the XTRIPOUT5 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	XTRIPOUT4	R-0/W1S	0h	Writing 1 to this bit clears the XTRIPOUT4 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	XTRIPOUT3	R-0/W1S	0h	Writing 1 to this bit clears the XTRIPOUT3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	XTRIPOUT2	R-0/W1S	0h	Writing 1 to this bit clears the XTRIPOUT2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	XTRIPOUT1	R-0/W1S	0h	Writing 1 to this bit clears the XTRIPOUT1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	CLB6_OUT7	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_OUT7 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	CLB6_OUT6	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_OUT6 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	CLB6_OUT3	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_OUT3 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	CLB6_OUT2	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_OUT2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.30 XBARCLR14 Register (Offset = 3Ah) [Reset = 0000000h]

XBARCLR14 is shown in [Figure 16-104](#) and described in [Table 16-112](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-104. XBARCLR14 Register**

31	30	29	28	27	26	25	24
FSID_RX_TRIG 1	FSIC_RX_TRIG 1	FSIB_RX_TRIG 1	FSIA_RX_TRIG 1	MCANB_FEVT 2	MCANB_FEVT 1	MCANB_FEVT 0	INPUTXBAR2_I NPUT9
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
INPUTXBAR2_I NPUT8	INPUTXBAR2_I NPUT7	INPUTXBAR2_I NPUT14	INPUTXBAR2_I NPUT13	INPUTXBAR2_I NPUT12	INPUTXBAR2_I NPUT11	INPUTXBAR2_I NPUT10	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
SD4FLT4_COM PL	SD4FLT4_COM PH	SD4FLT3_COM PL	SD4FLT3_COM PH	SD4FLT2_COM PL	SD4FLT2_COM PH	SD4FLT1_COM PL	SD4FLT1_COM PH
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
SD3FLT4_COM PL	SD3FLT4_COM PH	SD3FLT3_COM PL	SD3FLT3_COM PH	SD3FLT2_COM PL	SD3FLT2_COM PH	SD3FLT1_COM PL	SD3FLT1_COM PH
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-112. XBARCLR14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	FSID_RX_TRIG1	R-0/W1S	0h	Writing 1 to this bit clears the FSID_RX_TRIG1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	FSIC_RX_TRIG1	R-0/W1S	0h	Writing 1 to this bit clears the FSIC_RX_TRIG1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
29	FSIB_RX_TRIG1	R-0/W1S	0h	Writing 1 to this bit clears the FSIB_RX_TRIG1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
28	FSIA_RX_TRIG1	R-0/W1S	0h	Writing 1 to this bit clears the FSIA_RX_TRIG1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	MCANB_FEVT2	R-0/W1S	0h	Writing 1 to this bit clears the MCANB_FEVT2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
26	MCANB_FEVT1	R-0/W1S	0h	Writing 1 to this bit clears the MCANB_FEVT1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
25	MCANB_FEVT0	R-0/W1S	0h	Writing 1 to this bit clears the MCANB_FEVT0 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
24	INPUTXBAR2_INPUT9	R-0/W1S	0h	Writing 1 to this bit clears the INPUTXBAR2_INPUT9 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-112. XBARCLR14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23	INPUTXBAR2_INPUT8	R-0/W1S	0h	Writing 1 to this bit clears the INPUTXBAR2_INPUT8 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
22	INPUTXBAR2_INPUT7	R-0/W1S	0h	Writing 1 to this bit clears the INPUTXBAR2_INPUT7 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
21	INPUTXBAR2_INPUT14	R-0/W1S	0h	Writing 1 to this bit clears the INPUTXBAR2_INPUT14 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
20	INPUTXBAR2_INPUT13	R-0/W1S	0h	Writing 1 to this bit clears the INPUTXBAR2_INPUT13 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
19	INPUTXBAR2_INPUT12	R-0/W1S	0h	Writing 1 to this bit clears the INPUTXBAR2_INPUT12 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
18	INPUTXBAR2_INPUT11	R-0/W1S	0h	Writing 1 to this bit clears the INPUTXBAR2_INPUT11 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
17	INPUTXBAR2_INPUT10	R-0/W1S	0h	Writing 1 to this bit clears the INPUTXBAR2_INPUT10 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
16	RESERVED	R-0/W1S	0h	Reserved
15	SD4FLT4_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD4FLT4_COMPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	SD4FLT4_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD4FLT4_COMPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	SD4FLT3_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD4FLT3_COMPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	SD4FLT3_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD4FLT3_COMPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	SD4FLT2_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD4FLT2_COMPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	SD4FLT2_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD4FLT2_COMPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	SD4FLT1_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD4FLT1_COMPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	SD4FLT1_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD4FLT1_COMPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-112. XBARCLR14 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	SD3FLT4_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD3FLT4_COMPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	SD3FLT4_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD3FLT4_COMPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	SD3FLT3_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD3FLT3_COMPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	SD3FLT3_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD3FLT3_COMPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	SD3FLT2_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD3FLT2_COMPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	SD3FLT2_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD3FLT2_COMPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
1	SD3FLT1_COMPL	R-0/W1S	0h	Writing 1 to this bit clears the SD3FLT1_COMPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	SD3FLT1_COMPH	R-0/W1S	0h	Writing 1 to this bit clears the SD3FLT1_COMPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.31 XBARCLR15 Register (Offset = 3Ch) [Reset = 0000000h]

XBARCLR15 is shown in [Figure 16-105](#) and described in [Table 16-113](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-105. XBARCLR15 Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	CPU2_ADCCH ECKEVT4	CPU2_ADCCH ECKEVT3	CPU2_ADCCH ECKEVT2	CPU2_ADCCH ECKEVT1	CPU2ERADEV T9	CPU2ERADEV T8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
CPU2ERADEV T11	CPU2ERADEV T10	CPU1_ADCCH ECKEVT4	CPU1_ADCCH ECKEVT3	CPU1_ADCCH ECKEVT2	CPU1_ADCCH ECKEVT1	CPU1ERADEV T9	CPU1ERADEV T8
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
CPU1ERADEV T11	CPU1ERADEV T10	ECAP6_TRIPO UT	ECAP5_TRIPO UT	ECAP4_TRIPO UT	ECAP3_TRIPO UT	ECAP2_TRIPO UT	ECAP1_TRIPO UT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
FSIRXD_TRIG_ 3	FSIRXD_TRIG_ 2	FSIRXC_TRIG_ 3	FSIRXC_TRIG_ 2	FSIRXB_TRIG_ 3	FSIRXB_TRIG_ 2	FSIRXA_TRIG_ 3	FSIRXA_TRIG_ 2
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-113. XBARCLR15 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0/W1S	0h	Reserved
30	RESERVED	R-0/W1S	0h	Reserved
29	CPU2_ADCCHECKEVT4	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2_ADCCHECKEVT4 input was triggered 0: CPU2_ADCCHECKEVT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
28	CPU2_ADCCHECKEVT3	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2_ADCCHECKEVT3 input was triggered 0: CPU2_ADCCHECKEVT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
27	CPU2_ADCCHECKEVT2	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2_ADCCHECKEVT2 input was triggered 0: CPU2_ADCCHECKEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn



**Table 16-113. XBARCLR15 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	CPU2_ADCCHECKEVT1	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2_ADCCHECKEVT1 input was triggered 0: CPU2_ADCCHECKEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
25	CPU2ERADEVT9	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2ERADEVT9 input was triggered 0: CPU2ERADEVT9 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
24	CPU2ERADEVT8	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2ERADEVT8 input was triggered 0: CPU2ERADEVT8 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
23	CPU2ERADEVT11	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2ERADEVT11 input was triggered 0: CPU2ERADEVT11 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
22	CPU2ERADEVT10	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU2ERADEVT10 input was triggered 0: CPU2ERADEVT10 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
21	CPU1_ADCCHECKEVT4	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1_ADCCHECKEVT4 input was triggered 0: CPU1_ADCCHECKEVT4 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
20	CPU1_ADCCHECKEVT3	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1_ADCCHECKEVT3 input was triggered 0: CPU1_ADCCHECKEVT3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
19	CPU1_ADCCHECKEVT2	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1_ADCCHECKEVT2 input was triggered 0: CPU1_ADCCHECKEVT2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-113. XBARCLR15 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	CPU1_ADCCHECKEVT1	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1_ADCCHECKEVT1 input was triggered 0: CPU1_ADCCHECKEVT1 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
17	CPU1ERADEV9	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1ERADEV9 input was triggered 0: CPU1ERADEV9 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
16	CPU1ERADEV8	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1ERADEV8 input was triggered 0: CPU1ERADEV8 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
15	CPU1ERADEV11	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1ERADEV11 input was triggered 0: CPU1ERADEV11 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
14	CPU1ERADEV10	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: CPU1ERADEV10 input was triggered 0: CPU1ERADEV10 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
13	ECAP6_TRIPOUT	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP6_TRIPOUT input was triggered 0: ECAP6_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
12	ECAP5_TRIPOUT	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP5_TRIPOUT input was triggered 0: ECAP5_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
11	ECAP4_TRIPOUT	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP4_TRIPOUT input was triggered 0: ECAP4_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-113. XBARCLR15 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	ECAP3_TRIPOUT	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP3_TRIPOUT input was triggered 0: ECAP3_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
9	ECAP2_TRIPOUT	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP2_TRIPOUT input was triggered 0: ECAP2_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
8	ECAP1_TRIPOUT	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: ECAP1_TRIPOUT input was triggered 0: ECAP1_TRIPOUT Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
7	FSIRXD_TRIG_3	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXD_TRIG_3 input was triggered 0: FSIRXD_TRIG_3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	FSIRXD_TRIG_2	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXD_TRIG_2 input was triggered 0: FSIRXD_TRIG_2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	FSIRXC_TRIG_3	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXC_TRIG_3 input was triggered 0: FSIRXC_TRIG_3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	FSIRXC_TRIG_2	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXC_TRIG_2 input was triggered 0: FSIRXC_TRIG_2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
3	FSIRXB_TRIG_3	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXB_TRIG_3 input was triggered 0: FSIRXB_TRIG_3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-113. XBARCLR15 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	FSIRXB_TRIG_2	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXB_TRIG_2 input was triggered 0: FSIRXB_TRIG_2 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	FSIRXA_TRIG_3	R-0/W1S	0h	This register is used to Flag the inputs of the X-Bars to provide software knowledge of the input sources which got triggered. 1: FSIRXA_TRIG_3 input was triggered 0: FSIRXA_TRIG_3 Input was not triggered Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	FSIRXA_TRIG_2	R-0/W1S	0h	Writing 1 to this bit clears the FSIRXA_TRIG_2 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.4.32 XBARCLR16 Register (Offset = 3Eh) [Reset = 0000000h]

XBARCLR16 is shown in [Figure 16-106](#) and described in [Table 16-114](#).

Return to the [Summary Table](#).

This register is used to clear the flag(s) in the XBARFLG register.

1: Clears the corresponding bit in the XBARFLG register.

0: Writing 0 has no effect

**Figure 16-106. XBARCLR16 Register**

31	30	29	28	27	26	25	24
XCLKOUT	CLB6_5_1	CLB6_4_1	CLB5_5_1	CLB5_4_1	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
CMPSS12_CT RIPOUTL	CMPSS12_CT RIPOUTH	CMPSS12_CT RIPL	CMPSS12_CT RIPH	CMPSS11_CTR IPOUTL	CMPSS11_CTR IPOUTH	CMPSS11_CTR IPL	CMPSS11_CTR IPH
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
CMPSS10_CT RIPOUTL	CMPSS10_CT RIPOUTH	CMPSS10_CT RIPL	CMPSS10_CT RIPH	CMPSS9_CTRI POUTL	CMPSS9_CTRI POUTH	CMPSS9_CTRI PL	CMPSS9_CTRI PH
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-114. XBARCLR16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	XCLKOUT	R-0/W1S	0h	Writing 1 to this bit clears the XCLKOUT bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
30	CLB6_5_1	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_5_1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
29	CLB6_4_1	R-0/W1S	0h	Writing 1 to this bit clears the CLB6_4_1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
28	CLB5_5_1	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_5_1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
27	CLB5_4_1	R-0/W1S	0h	Writing 1 to this bit clears the CLB5_4_1 bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
26	RESERVED	R-0/W1S	0h	Reserved
25	RESERVED	R-0/W1S	0h	Reserved
24	RESERVED	R-0/W1S	0h	Reserved
23	RESERVED	R-0/W1S	0h	Reserved
22	RESERVED	R-0/W1S	0h	Reserved
21	RESERVED	R-0/W1S	0h	Reserved
20	RESERVED	R-0/W1S	0h	Reserved
19	RESERVED	R-0/W1S	0h	Reserved
18	RESERVED	R-0/W1S	0h	Reserved

**Table 16-114. XBARCLR16 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	RESERVED	R-0/W1S	0h	Reserved
16	RESERVED	R-0/W1S	0h	Reserved
15	CMPSS12_CTRIPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS12_CTRIPOUTL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
14	CMPSS12_CTRIPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS12_CTRIPOUTH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
13	CMPSS12_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS12_CTRIPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
12	CMPSS12_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS12_CTRIPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
11	CMPSS11_CTRIPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS11_CTRIPOUTL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
10	CMPSS11_CTRIPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS11_CTRIPOUTH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
9	CMPSS11_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS11_CTRIPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
8	CMPSS11_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS11_CTRIPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
7	CMPSS10_CTRIPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS10_CTRIPOUTL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
6	CMPSS10_CTRIPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS10_CTRIPOUTH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
5	CMPSS10_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS10_CTRIPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
4	CMPSS10_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS10_CTRIPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
3	CMPSS9_CTRIPOUTL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS9_CTRIPOUTL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
2	CMPSS9_CTRIPOUTH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS9_CTRIPOUTH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

**Table 16-114. XBARCLR16 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CMPSS9_CTRIPL	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS9_CTRIPL bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn
0	CMPSS9_CTRIPH	R-0/W1S	0h	Writing 1 to this bit clears the CMPSS9_CTRIPH bit in this register. Writing 0 has no effect Reset type: CPU1.SYSRSn

### 16.3.5 MINDB\_XBAR\_REGS Registers

Table 16-115 lists the memory-mapped registers for the MINDB\_XBAR\_REGS registers. All register offset addresses not listed in Table 16-115 should be considered as reserved locations and the register contents should not be modified.

**Table 16-115. MINDB\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MDL1SELECT	MDL1SELECT Input Select Register	EALLOW	<a href="#">Go</a>
1h	MDL2SELECT	MDL2SELECT Input Select Register	EALLOW	<a href="#">Go</a>
2h	MDL3SELECT	MDL3SELECT Input Select Register	EALLOW	<a href="#">Go</a>
3h	MDL4SELECT	MDL4SELECT Input Select Register	EALLOW	<a href="#">Go</a>
4h	MDL5SELECT	MDL5SELECT Input Select Register	EALLOW	<a href="#">Go</a>
5h	MDL6SELECT	MDL6SELECT Input Select Register	EALLOW	<a href="#">Go</a>
6h	MDL7SELECT	MDL7SELECT Input Select Register	EALLOW	<a href="#">Go</a>
7h	MDL8SELECT	MDL8SELECT Input Select Register	EALLOW	<a href="#">Go</a>
8h	MDL9SELECT	MDL9SELECT Input Select Register	EALLOW	<a href="#">Go</a>
9h	MDL10SELECT	MDL10SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Ah	MDL11SELECT	MDL11SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Bh	MDL12SELECT	MDL12SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Ch	MDL13SELECT	MDL13SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Dh	MDL14SELECT	MDL14SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Eh	MDL15SELECT	MDL15SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Fh	MDL16SELECT	MDL16SELECT Input Select Register	EALLOW	<a href="#">Go</a>
1Eh	INPUTSELECTLOCK	Input Select Lock Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 16-116 shows the codes that are used for access types in this section.

**Table 16-116. MINDB\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 16.3.5.1 MDL1SELECT Register (Offset = 0h) [Reset = 0000h]

MDL1SELECT is shown in [Figure 16-107](#) and described in [Table 16-117](#).

Return to the [Summary Table](#).

MDL1SELECT Input Select Register

**Figure 16-107. MDL1SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-117. MDL1SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT1 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.2 MDL2SELECT Register (Offset = 1h) [Reset = 0000h]

MDL2SELECT is shown in [Figure 16-108](#) and described in [Table 16-118](#).

Return to the [Summary Table](#).

MDL2SELECT Input Select Register

**Figure 16-108. MDL2SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-118. MDL2SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT2 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.3 MDL3SELECT Register (Offset = 2h) [Reset = 0000h]

MDL3SELECT is shown in [Figure 16-109](#) and described in [Table 16-119](#).

Return to the [Summary Table](#).

MDL3SELECT Input Select Register

**Figure 16-109. MDL3SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-119. MDL3SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT3 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.4 MDL4SELECT Register (Offset = 3h) [Reset = 0000h]

MDL4SELECT is shown in [Figure 16-110](#) and described in [Table 16-120](#).

Return to the [Summary Table](#).

MDL4SELECT Input Select Register

**Figure 16-110. MDL4SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-120. MDL4SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT4 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.5 MDL5SELECT Register (Offset = 4h) [Reset = 0000h]

MDL5SELECT is shown in [Figure 16-111](#) and described in [Table 16-121](#).

Return to the [Summary Table](#).

MDL5SELECT Input Select Register

**Figure 16-111. MDL5SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-121. MDL5SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT5 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.6 MDL6SELECT Register (Offset = 5h) [Reset = 0000h]

MDL6SELECT is shown in [Figure 16-112](#) and described in [Table 16-122](#).

Return to the [Summary Table](#).

MDL6SELECT Input Select Register

**Figure 16-112. MDL6SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-122. MDL6SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT6 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.7 MDL7SELECT Register (Offset = 6h) [Reset = 0000h]

MDL7SELECT is shown in [Figure 16-113](#) and described in [Table 16-123](#).

Return to the [Summary Table](#).

MDL7SELECT Input Select Register

**Figure 16-113. MDL7SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-123. MDL7SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT7 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.8 MDL8SELECT Register (Offset = 7h) [Reset = 0000h]

MDL8SELECT is shown in [Figure 16-114](#) and described in [Table 16-124](#).

Return to the [Summary Table](#).

MDL8SELECT Input Select Register

**Figure 16-114. MDL8SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-124. MDL8SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT8 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn



### 16.3.5.9 MDL9SELECT Register (Offset = 8h) [Reset = 0000h]

MDL9SELECT is shown in [Figure 16-115](#) and described in [Table 16-125](#).

Return to the [Summary Table](#).

MDL9SELECT Input Select Register

**Figure 16-115. MDL9SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-125. MDL9SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT9 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.10 MDL10SELECT Register (Offset = 9h) [Reset = 0000h]

MDL10SELECT is shown in [Figure 16-116](#) and described in [Table 16-126](#).

Return to the [Summary Table](#).

MDL10SELECT Input Select Register

**Figure 16-116. MDL10SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-126. MDL10SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT10 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.11 MDL11SELECT Register (Offset = Ah) [Reset = 0000h]

MDL11SELECT is shown in [Figure 16-117](#) and described in [Table 16-127](#).

Return to the [Summary Table](#).

MDL11SELECT Input Select Register

**Figure 16-117. MDL11SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-127. MDL11SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT11 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.12 MDL12SELECT Register (Offset = Bh) [Reset = 0000h]

MDL12SELECT is shown in [Figure 16-118](#) and described in [Table 16-128](#).

Return to the [Summary Table](#).

MDL12SELECT Input Select Register

**Figure 16-118. MDL12SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-128. MDL12SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT12 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.13 MDL13SELECT Register (Offset = Ch) [Reset = 0000h]

MDL13SELECT is shown in [Figure 16-119](#) and described in [Table 16-129](#).

Return to the [Summary Table](#).

MDL13SELECT Input Select Register

**Figure 16-119. MDL13SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-129. MDL13SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT13 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.14 MDL14SELECT Register (Offset = Dh) [Reset = 0000h]

MDL14SELECT is shown in [Figure 16-120](#) and described in [Table 16-130](#).

Return to the [Summary Table](#).

MDL14SELECT Input Select Register

**Figure 16-120. MDL14SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-130. MDL14SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT14 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.15 MDL15SELECT Register (Offset = Eh) [Reset = 0000h]

MDL15SELECT is shown in [Figure 16-121](#) and described in [Table 16-131](#).

Return to the [Summary Table](#).

MDL15SELECT Input Select Register

**Figure 16-121. MDL15SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-131. MDL15SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT15 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.5.16 MDL16SELECT Register (Offset = Fh) [Reset = 0000h]

MDL16SELECT is shown in [Figure 16-122](#) and described in [Table 16-132](#).

Return to the [Summary Table](#).

MDL16SELECT Input Select Register

**Figure 16-122. MDL16SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-132. MDL16SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select for INPUT16 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn



### 16.3.5.17 INPUTSELECTLOCK Register (Offset = 1Eh) [Reset = 0000000h]

INPUTSELECTLOCK is shown in [Figure 16-123](#) and described in [Table 16-133](#).

Return to the [Summary Table](#).

Input Select Lock Register.

Any bit in this register, once set can only be cleared through SYSRSn. Write of 0 to any bit of this register has no effect. Reads to the registers which have LOCK protection are always allowed.

**Figure 16-123. INPUTSELECTLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
MDL16SELECT	MDL15SELECT	MDL14SELECT	MDL13SELECT	MDL12SELECT	MDL11SELECT	MDL10SELECT	MDL9SELECT
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
MDL8SELECT	MDL7SELECT	MDL6SELECT	MDL5SELECT	MDL4SELECT	MDL3SELECT	MDL2SELECT	MDL1SELECT
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 16-133. INPUTSELECTLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	MDL16SELECT	R/WOnce	0h	Lock bit for MDL16SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
14	MDL15SELECT	R/WOnce	0h	Lock bit for MDL15SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
13	MDL14SELECT	R/WOnce	0h	Lock bit for MDL14SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
12	MDL13SELECT	R/WOnce	0h	Lock bit for MDL13SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
11	MDL12SELECT	R/WOnce	0h	Lock bit for MDL12SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
10	MDL11SELECT	R/WOnce	0h	Lock bit for MDL11SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
9	MDL10SELECT	R/WOnce	0h	Lock bit for MDL10SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

**Table 16-133. INPUTSELECTLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	MDL9SELECT	R/WOnce	0h	Lock bit for MDL9SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
7	MDL8SELECT	R/WOnce	0h	Lock bit for MDL8SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
6	MDL7SELECT	R/WOnce	0h	Lock bit for MDL7SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
5	MDL6SELECT	R/WOnce	0h	Lock bit for MDL6SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
4	MDL5SELECT	R/WOnce	0h	Lock bit for MDL5SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
3	MDL4SELECT	R/WOnce	0h	Lock bit for MDL4SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
2	MDL3SELECT	R/WOnce	0h	Lock bit for MDL3SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
1	MDL2SELECT	R/WOnce	0h	Lock bit for MDL2SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
0	MDL1SELECT	R/WOnce	0h	Lock bit for MDL1SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

### 16.3.6 ICL\_XBAR\_REGS Registers

Table 16-134 lists the memory-mapped registers for the ICL\_XBAR\_REGS registers. All register offset addresses not listed in Table 16-134 should be considered as reserved locations and the register contents should not be modified.

**Table 16-134. ICL\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ICL1SELECT	ICL1SELECT Input Select Register	EALLOW	<a href="#">Go</a>
1h	ICL2SELECT	ICL2SELECT Input Select Register	EALLOW	<a href="#">Go</a>
2h	ICL3SELECT	ICL3SELECT Input Select Register	EALLOW	<a href="#">Go</a>
3h	ICL4SELECT	ICL4SELECT Input Select Register	EALLOW	<a href="#">Go</a>
4h	ICL5SELECT	ICL5SELECT Input Select Register	EALLOW	<a href="#">Go</a>
5h	ICL6SELECT	ICL6SELECT Input Select Register	EALLOW	<a href="#">Go</a>
6h	ICL7SELECT	ICL7SELECT Input Select Register	EALLOW	<a href="#">Go</a>
7h	ICL8SELECT	ICL8SELECT Input Select Register	EALLOW	<a href="#">Go</a>
8h	ICL9SELECT	ICL9SELECT Input Select Register	EALLOW	<a href="#">Go</a>
9h	ICL10SELECT	ICL10SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Ah	ICL11SELECT	ICL11SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Bh	ICL12SELECT	ICL12SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Ch	ICL13SELECT	ICL13SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Dh	ICL14SELECT	ICL14SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Eh	ICL15SELECT	ICL15SELECT Input Select Register	EALLOW	<a href="#">Go</a>
Fh	ICL16SELECT	ICL16SELECT Input Select Register	EALLOW	<a href="#">Go</a>
1Eh	INPUTSELECTLOCK	Input Select Lock Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 16-135 shows the codes that are used for access types in this section.

**Table 16-135. ICL\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 16.3.6.1 ICL1SELECT Register (Offset = 0h) [Reset = 0000h]

ICL1SELECT is shown in [Figure 16-124](#) and described in [Table 16-136](#).

Return to the [Summary Table](#).

ICL1SELECT Input Select Register

**Figure 16-124. ICL1SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-136. ICL1SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT1 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.2 ICL2SELECT Register (Offset = 1h) [Reset = 0000h]

ICL2SELECT is shown in [Figure 16-125](#) and described in [Table 16-137](#).

Return to the [Summary Table](#).

ICL2SELECT Input Select Register

**Figure 16-125. ICL2SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-137. ICL2SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT2 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.3 ICL3SELECT Register (Offset = 2h) [Reset = 0000h]

ICL3SELECT is shown in [Figure 16-126](#) and described in [Table 16-138](#).

Return to the [Summary Table](#).

ICL3SELECT Input Select Register

**Figure 16-126. ICL3SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-138. ICL3SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT3 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.4 ICL4SELECT Register (Offset = 3h) [Reset = 0000h]

ICL4SELECT is shown in [Figure 16-127](#) and described in [Table 16-139](#).

Return to the [Summary Table](#).

ICL4SELECT Input Select Register

**Figure 16-127. ICL4SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-139. ICL4SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT4 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.5 ICL5SELECT Register (Offset = 4h) [Reset = 0000h]

ICL5SELECT is shown in [Figure 16-128](#) and described in [Table 16-140](#).

Return to the [Summary Table](#).

ICL5SELECT Input Select Register

**Figure 16-128. ICL5SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-140. ICL5SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT5 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn



### 16.3.6.6 ICL6SELECT Register (Offset = 5h) [Reset = 0000h]

ICL6SELECT is shown in [Figure 16-129](#) and described in [Table 16-141](#).

Return to the [Summary Table](#).

ICL6SELECT Input Select Register

**Figure 16-129. ICL6SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-141. ICL6SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT6 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.7 ICL7SELECT Register (Offset = 6h) [Reset = 0000h]

ICL7SELECT is shown in [Figure 16-130](#) and described in [Table 16-142](#).

Return to the [Summary Table](#).

ICL7SELECT Input Select Register

**Figure 16-130. ICL7SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-142. ICL7SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT7 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.8 ICL8SELECT Register (Offset = 7h) [Reset = 0000h]

ICL8SELECT is shown in [Figure 16-131](#) and described in [Table 16-143](#).

Return to the [Summary Table](#).

ICL8SELECT Input Select Register

**Figure 16-131. ICL8SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-143. ICL8SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT8 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.9 ICL9SELECT Register (Offset = 8h) [Reset = 0000h]

ICL9SELECT is shown in [Figure 16-132](#) and described in [Table 16-144](#).

Return to the [Summary Table](#).

ICL9SELECT Input Select Register

**Figure 16-132. ICL9SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-144. ICL9SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT9 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.10 ICL10SELECT Register (Offset = 9h) [Reset = 0000h]

ICL10SELECT is shown in [Figure 16-133](#) and described in [Table 16-145](#).

Return to the [Summary Table](#).

ICL10SELECT Input Select Register

**Figure 16-133. ICL10SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-145. ICL10SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT10 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.11 ICL11SELECT Register (Offset = Ah) [Reset = 0000h]

ICL11SELECT is shown in [Figure 16-134](#) and described in [Table 16-146](#).

Return to the [Summary Table](#).

ICL11SELECT Input Select Register

**Figure 16-134. ICL11SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-146. ICL11SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT11 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.12 ICL12SELECT Register (Offset = Bh) [Reset = 0000h]

ICL12SELECT is shown in [Figure 16-135](#) and described in [Table 16-147](#).

Return to the [Summary Table](#).

ICL12SELECT Input Select Register

**Figure 16-135. ICL12SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-147. ICL12SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT12 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.13 ICL13SELECT Register (Offset = Ch) [Reset = 0000h]

ICL13SELECT is shown in [Figure 16-136](#) and described in [Table 16-148](#).

Return to the [Summary Table](#).

ICL13SELECT Input Select Register

**Figure 16-136. ICL13SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-148. ICL13SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT13 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn



### 16.3.6.14 ICL14SELECT Register (Offset = Dh) [Reset = 0000h]

ICL14SELECT is shown in [Figure 16-137](#) and described in [Table 16-149](#).

Return to the [Summary Table](#).

ICL14SELECT Input Select Register

**Figure 16-137. ICL14SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-149. ICL14SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT14 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.15 ICL15SELECT Register (Offset = Eh) [Reset = 0000h]

ICL15SELECT is shown in [Figure 16-138](#) and described in [Table 16-150](#).

Return to the [Summary Table](#).

ICL15SELECT Input Select Register

**Figure 16-138. ICL15SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-150. ICL15SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT15 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.16 ICL16SELECT Register (Offset = Fh) [Reset = 0000h]

ICL16SELECT is shown in [Figure 16-139](#) and described in [Table 16-151](#).

Return to the [Summary Table](#).

ICL16SELECT Input Select Register

**Figure 16-139. ICL16SELECT Register**

15	14	13	12	11	10	9	8
SELECT							
R/W-0h							
7	6	5	4	3	2	1	0
SELECT							
R/W-0h							

**Table 16-151. ICL16SELECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SELECT	R/W	0h	Select GPIO for INPUT16 signal: 0x0 : Select INP_SEL[0] 0x1 : Select INP_SEL[1] 0x2 : Select INP_SEL[2] ... 0xn : Select INP_SEL[n] Reset type: CPU1.SYSRSn

### 16.3.6.17 INPUTSELECTLOCK Register (Offset = 1Eh) [Reset = 0000000h]

INPUTSELECTLOCK is shown in [Figure 16-140](#) and described in [Table 16-152](#).

Return to the [Summary Table](#).

Input Select Lock Register.

Any bit in this register, once set can only be cleared through SYSRSn. Write of 0 to any bit of this register has no effect. Reads to the registers which have LOCK protection are always allowed.

**Figure 16-140. INPUTSELECTLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
ICL16SELECT	ICL15SELECT	ICL14SELECT	ICL13SELECT	ICL12SELECT	ICL11SELECT	ICL10SELECT	ICL9SELECT
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
ICL8SELECT	ICL7SELECT	ICL6SELECT	ICL5SELECT	ICL4SELECT	ICL3SELECT	ICL2SELECT	ICL1SELECT
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 16-152. INPUTSELECTLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	ICL16SELECT	R/WOnce	0h	Lock bit for ICL16SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
14	ICL15SELECT	R/WOnce	0h	Lock bit for ICL15SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
13	ICL14SELECT	R/WOnce	0h	Lock bit for ICL14SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
12	ICL13SELECT	R/WOnce	0h	Lock bit for ICL13SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
11	ICL12SELECT	R/WOnce	0h	Lock bit for ICL12SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
10	ICL11SELECT	R/WOnce	0h	Lock bit for ICL11SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
9	ICL10SELECT	R/WOnce	0h	Lock bit for ICL10SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

**Table 16-152. INPUTSELECTLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	ICL9SELECT	R/WOnce	0h	Lock bit for ICL9SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
7	ICL8SELECT	R/WOnce	0h	Lock bit for ICL8SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
6	ICL7SELECT	R/WOnce	0h	Lock bit for ICL7SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
5	ICL6SELECT	R/WOnce	0h	Lock bit for ICL6SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
4	ICL5SELECT	R/WOnce	0h	Lock bit for ICL5SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
3	ICL4SELECT	R/WOnce	0h	Lock bit for ICL4SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
2	ICL3SELECT	R/WOnce	0h	Lock bit for ICL3SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
1	ICL2SELECT	R/WOnce	0h	Lock bit for ICL2SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn
0	ICL1SELECT	R/WOnce	0h	Lock bit for ICL1SELECT Register 0: Register is not locked 1: Register is locked Reset type: CPU1.SYSRSn

### 16.3.7 CLB\_XBAR\_REGS Registers

Table 16-153 lists the memory-mapped registers for the CLB\_XBAR\_REGS registers. All register offset addresses not listed in Table 16-153 should be considered as reserved locations and the register contents should not be modified.

**Table 16-153. CLB\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	AUXSIG0MUX0TO15CFG	CLB XBAR Mux Configuration for Output-0	EALLOW	<a href="#">Go</a>
2h	AUXSIG0MUX16TO31CFG	CLB XBAR Mux Configuration for Output-0	EALLOW	<a href="#">Go</a>
4h	AUXSIG1MUX0TO15CFG	CLB XBAR Mux Configuration for Output-1	EALLOW	<a href="#">Go</a>
6h	AUXSIG1MUX16TO31CFG	CLB XBAR Mux Configuration for Output-1	EALLOW	<a href="#">Go</a>
8h	AUXSIG2MUX0TO15CFG	CLB XBAR Mux Configuration for Output-2	EALLOW	<a href="#">Go</a>
Ah	AUXSIG2MUX16TO31CFG	CLB XBAR Mux Configuration for Output-2	EALLOW	<a href="#">Go</a>
Ch	AUXSIG3MUX0TO15CFG	CLB XBAR Mux Configuration for Output-3	EALLOW	<a href="#">Go</a>
Eh	AUXSIG3MUX16TO31CFG	CLB XBAR Mux Configuration for Output-3	EALLOW	<a href="#">Go</a>
10h	AUXSIG4MUX0TO15CFG	CLB XBAR Mux Configuration for Output-4	EALLOW	<a href="#">Go</a>
12h	AUXSIG4MUX16TO31CFG	CLB XBAR Mux Configuration for Output-4	EALLOW	<a href="#">Go</a>
14h	AUXSIG5MUX0TO15CFG	CLB XBAR Mux Configuration for Output-5	EALLOW	<a href="#">Go</a>
16h	AUXSIG5MUX16TO31CFG	CLB XBAR Mux Configuration for Output-5	EALLOW	<a href="#">Go</a>
18h	AUXSIG6MUX0TO15CFG	CLB XBAR Mux Configuration for Output-6	EALLOW	<a href="#">Go</a>
1Ah	AUXSIG6MUX16TO31CFG	CLB XBAR Mux Configuration for Output-6	EALLOW	<a href="#">Go</a>
1Ch	AUXSIG7MUX0TO15CFG	CLB XBAR Mux Configuration for Output-7	EALLOW	<a href="#">Go</a>
1Eh	AUXSIG7MUX16TO31CFG	CLB XBAR Mux Configuration for Output-7	EALLOW	<a href="#">Go</a>
20h	AUXSIG0MUXENABLE	CLB XBAR Mux Enable Register for Output-0	EALLOW	<a href="#">Go</a>
22h	AUXSIG1MUXENABLE	CLB XBAR Mux Enable Register for Output-1	EALLOW	<a href="#">Go</a>
24h	AUXSIG2MUXENABLE	CLB XBAR Mux Enable Register for Output-2	EALLOW	<a href="#">Go</a>
26h	AUXSIG3MUXENABLE	CLB XBAR Mux Enable Register for Output-3	EALLOW	<a href="#">Go</a>
28h	AUXSIG4MUXENABLE	CLB XBAR Mux Enable Register for Output-4	EALLOW	<a href="#">Go</a>
2Ah	AUXSIG5MUXENABLE	CLB XBAR Mux Enable Register for Output-5	EALLOW	<a href="#">Go</a>
2Ch	AUXSIG6MUXENABLE	CLB XBAR Mux Enable Register for Output-6	EALLOW	<a href="#">Go</a>
2Eh	AUXSIG7MUXENABLE	CLB XBAR Mux Enable Register for Output-7	EALLOW	<a href="#">Go</a>
38h	AUXSIGOUTINV	CLB XBAR Output Inversion Register	EALLOW	<a href="#">Go</a>
3Eh	AUXSIGLOCK	ClbXbar Configuration Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 16-154 shows the codes that are used for access types in this section.

**Table 16-154. CLB\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value

**Table 16-154. CLB\_XBAR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 16.3.7.1 AUXSIG0MUX0TO15CFG Register (Offset = 0h) [Reset = 0000000h]

AUXSIG0MUX0TO15CFG is shown in [Figure 16-141](#) and described in [Table 16-155](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-0

**Figure 16-141. AUXSIG0MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-155. AUXSIG0MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-155. AUXSIG0MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-155. AUXSIG0MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.2 AUXSIG0MUX16TO31CFG Register (Offset = 2h) [Reset = 0000000h]

AUXSIG0MUX16TO31CFG is shown in [Figure 16-142](#) and described in [Table 16-156](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-0

**Figure 16-142. AUXSIG0MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-156. AUXSIG0MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-156. AUXSIG0MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-156. AUXSIG0MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG0 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.3 AUXSIG1MUX0TO15CFG Register (Offset = 4h) [Reset = 0000000h]

AUXSIG1MUX0TO15CFG is shown in [Figure 16-143](#) and described in [Table 16-157](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-1

**Figure 16-143. AUXSIG1MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-157. AUXSIG1MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-157. AUXSIG1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-157. AUXSIG1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.7.4 AUXSIG1MUX16TO31CFG Register (Offset = 6h) [Reset = 0000000h]

AUXSIG1MUX16TO31CFG is shown in [Figure 16-144](#) and described in [Table 16-158](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-1

**Figure 16-144. AUXSIG1MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-158. AUXSIG1MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-158. AUXSIG1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-158. AUXSIG1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG1 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.5 AUXSIG2MUX0TO15CFG Register (Offset = 8h) [Reset = 0000000h]

AUXSIG2MUX0TO15CFG is shown in [Figure 16-145](#) and described in [Table 16-159](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-2

**Figure 16-145. AUXSIG2MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-159. AUXSIG2MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-159. AUXSIG2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-159. AUXSIG2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.6 AUXSIG2MUX16TO31CFG Register (Offset = Ah) [Reset = 0000000h]

AUXSIG2MUX16TO31CFG is shown in [Figure 16-146](#) and described in [Table 16-160](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-2

**Figure 16-146. AUXSIG2MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-160. AUXSIG2MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-160. AUXSIG2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-160. AUXSIG2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG2 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.7 AUXSIG3MUX0TO15CFG Register (Offset = Ch) [Reset = 0000000h]

AUXSIG3MUX0TO15CFG is shown in [Figure 16-147](#) and described in [Table 16-161](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-3

**Figure 16-147. AUXSIG3MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-161. AUXSIG3MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-161. AUXSIG3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-161. AUXSIG3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.8 AUXSIG3MUX16TO31CFG Register (Offset = Eh) [Reset = 0000000h]

AUXSIG3MUX16TO31CFG is shown in [Figure 16-148](#) and described in [Table 16-162](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-3

**Figure 16-148. AUXSIG3MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-162. AUXSIG3MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-162. AUXSIG3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-162. AUXSIG3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG3 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.9 AUXSIG4MUX0TO15CFG Register (Offset = 10h) [Reset = 0000000h]

AUXSIG4MUX0TO15CFG is shown in [Figure 16-149](#) and described in [Table 16-163](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-4

**Figure 16-149. AUXSIG4MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-163. AUXSIG4MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-163. AUXSIG4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-163. AUXSIG4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.10 AUXSIG4MUX16TO31CFG Register (Offset = 12h) [Reset = 0000000h]

AUXSIG4MUX16TO31CFG is shown in [Figure 16-150](#) and described in [Table 16-164](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-4

**Figure 16-150. AUXSIG4MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-164. AUXSIG4MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-164. AUXSIG4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-164. AUXSIG4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG4 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.11 AUXSIG5MUX0TO15CFG Register (Offset = 14h) [Reset = 0000000h]

AUXSIG5MUX0TO15CFG is shown in [Figure 16-151](#) and described in [Table 16-165](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-5

**Figure 16-151. AUXSIG5MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-165. AUXSIG5MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-165. AUXSIG5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-165. AUXSIG5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.7.12 AUXSIG5MUX16TO31CFG Register (Offset = 16h) [Reset = 0000000h]

AUXSIG5MUX16TO31CFG is shown in [Figure 16-152](#) and described in [Table 16-166](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-5

**Figure 16-152. AUXSIG5MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-166. AUXSIG5MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-166. AUXSIG5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-166. AUXSIG5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG5 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.13 AUXSIG6MUX0TO15CFG Register (Offset = 18h) [Reset = 0000000h]

AUXSIG6MUX0TO15CFG is shown in [Figure 16-153](#) and described in [Table 16-167](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-6

**Figure 16-153. AUXSIG6MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-167. AUXSIG6MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-167. AUXSIG6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-167. AUXSIG6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.14 AUXSIG6MUX16TO31CFG Register (Offset = 1Ah) [Reset = 0000000h]

AUXSIG6MUX16TO31CFG is shown in [Figure 16-154](#) and described in [Table 16-168](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-6

**Figure 16-154. AUXSIG6MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-168. AUXSIG6MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-168. AUXSIG6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-168. AUXSIG6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG6 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.15 AUXSIG7MUX0TO15CFG Register (Offset = 1Ch) [Reset = 0000000h]

AUXSIG7MUX0TO15CFG is shown in [Figure 16-155](#) and described in [Table 16-169](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-7

**Figure 16-155. AUXSIG7MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-169. AUXSIG7MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Group Select Bits for MUX15: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX15 01 : Select .1 input for MUX15 10 : Select .2 input for MUX15 11 : Select .3 input for MUX15 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Group Select Bits for MUX14: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX14 01 : Select .1 input for MUX14 10 : Select .2 input for MUX14 11 : Select .3 input for MUX14 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Group Select Bits for MUX13: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX13 01 : Select .1 input for MUX13 10 : Select .2 input for MUX13 11 : Select .3 input for MUX13 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Group Select Bits for MUX12: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX12 01 : Select .1 input for MUX12 10 : Select .2 input for MUX12 11 : Select .3 input for MUX12 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Group Select Bits for MUX11: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX11 01 : Select .1 input for MUX11 10 : Select .2 input for MUX11 11 : Select .3 input for MUX11 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-169. AUXSIG7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX10	R/W	0h	Group Select Bits for MUX10: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX10 01 : Select .1 input for MUX10 10 : Select .2 input for MUX10 11 : Select .3 input for MUX10 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX9	R/W	0h	Group Select Bits for MUX9: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX9 01 : Select .1 input for MUX9 10 : Select .2 input for MUX9 11 : Select .3 input for MUX9 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Group Select Bits for MUX8: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX8 01 : Select .1 input for MUX8 10 : Select .2 input for MUX8 11 : Select .3 input for MUX8 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Group Select Bits for MUX7: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX7 01 : Select .1 input for MUX7 10 : Select .2 input for MUX7 11 : Select .3 input for MUX7 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Group Select Bits for MUX6: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX6 01 : Select .1 input for MUX6 10 : Select .2 input for MUX6 11 : Select .3 input for MUX6 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Group Select Bits for MUX5: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX5 01 : Select .1 input for MUX5 10 : Select .2 input for MUX5 11 : Select .3 input for MUX5 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Group Select Bits for MUX4: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX4 01 : Select .1 input for MUX4 10 : Select .2 input for MUX4 11 : Select .3 input for MUX4 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-169. AUXSIG7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX3	R/W	0h	Group Select Bits for MUX3: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX3 01 : Select .1 input for MUX3 10 : Select .2 input for MUX3 11 : Select .3 input for MUX3 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Group Select Bits for MUX2: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX2 01 : Select .1 input for MUX2 10 : Select .2 input for MUX2 11 : Select .3 input for MUX2 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX1	R/W	0h	Group Select Bits for MUX1: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX1 01 : Select .1 input for MUX1 10 : Select .2 input for MUX1 11 : Select .3 input for MUX1 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Group Select Bits for MUX0: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX0 01 : Select .1 input for MUX0 10 : Select .2 input for MUX0 11 : Select .3 input for MUX0 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.16 AUXSIG7MUX16TO31CFG Register (Offset = 1Eh) [Reset = 0000000h]

AUXSIG7MUX16TO31CFG is shown in [Figure 16-156](#) and described in [Table 16-170](#).

Return to the [Summary Table](#).

CLB XBAR Mux Configuration for Output-7

**Figure 16-156. AUXSIG7MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-170. AUXSIG7MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Group Select Bits for MUX31: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX31 01 : Select .1 input for MUX31 10 : Select .2 input for MUX31 11 : Select .3 input for MUX31 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Group Select Bits for MUX30: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX30 01 : Select .1 input for MUX30 10 : Select .2 input for MUX30 11 : Select .3 input for MUX30 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Group Select Bits for MUX29: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX29 01 : Select .1 input for MUX29 10 : Select .2 input for MUX29 11 : Select .3 input for MUX29 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Group Select Bits for MUX28: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX28 01 : Select .1 input for MUX28 10 : Select .2 input for MUX28 11 : Select .3 input for MUX28 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Group Select Bits for MUX27: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX27 01 : Select .1 input for MUX27 10 : Select .2 input for MUX27 11 : Select .3 input for MUX27 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-170. AUXSIG7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21-20	MUX26	R/W	0h	Group Select Bits for MUX26: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX26 01 : Select .1 input for MUX26 10 : Select .2 input for MUX26 11 : Select .3 input for MUX26 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
19-18	MUX25	R/W	0h	Group Select Bits for MUX25: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX25 01 : Select .1 input for MUX25 10 : Select .2 input for MUX25 11 : Select .3 input for MUX25 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Group Select Bits for MUX24: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX24 01 : Select .1 input for MUX24 10 : Select .2 input for MUX24 11 : Select .3 input for MUX24 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Group Select Bits for MUX23: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX23 01 : Select .1 input for MUX23 10 : Select .2 input for MUX23 11 : Select .3 input for MUX23 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Group Select Bits for MUX22: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX22 01 : Select .1 input for MUX22 10 : Select .2 input for MUX22 11 : Select .3 input for MUX22 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Group Select Bits for MUX21: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX21 01 : Select .1 input for MUX21 10 : Select .2 input for MUX21 11 : Select .3 input for MUX21 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Group Select Bits for MUX20: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX20 01 : Select .1 input for MUX20 10 : Select .2 input for MUX20 11 : Select .3 input for MUX20 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-170. AUXSIG7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	MUX19	R/W	0h	Group Select Bits for MUX19: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX19 01 : Select .1 input for MUX19 10 : Select .2 input for MUX19 11 : Select .3 input for MUX19 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Group Select Bits for MUX18: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX18 01 : Select .1 input for MUX18 10 : Select .2 input for MUX18 11 : Select .3 input for MUX18 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3-2	MUX17	R/W	0h	Group Select Bits for MUX17: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX17 01 : Select .1 input for MUX17 10 : Select .2 input for MUX17 11 : Select .3 input for MUX17 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Group Select Bits for MUX16: Selects 4X1 group output for AUXSIG7 of CLB-XBAR 00 : Select .0 input for MUX16 01 : Select .1 input for MUX16 10 : Select .2 input for MUX16 11 : Select .3 input for MUX16 Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.17 AUXSIG0MUXENABLE Register (Offset = 20h) [Reset = 0000000h]

AUXSIG0MUXENABLE is shown in [Figure 16-157](#) and described in [Table 16-171](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-0

**Figure 16-157. AUXSIG0MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-171. AUXSIG0MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-171. AUXSIG0MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-171. AUXSIG0MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-171. AUXSIG0MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-171. AUXSIG0MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG0 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG0 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG0 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.18 AUXSIG1MUXENABLE Register (Offset = 22h) [Reset = 0000000h]

AUXSIG1MUXENABLE is shown in [Figure 16-158](#) and described in [Table 16-172](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-1

**Figure 16-158. AUXSIG1MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-172. AUXSIG1MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-172. AUXSIG1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-172. AUXSIG1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-172. AUXSIG1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-172. AUXSIG1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG1 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG1 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG1 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.19 AUXSIG2MUXENABLE Register (Offset = 24h) [Reset = 0000000h]

AUXSIG2MUXENABLE is shown in [Figure 16-159](#) and described in [Table 16-173](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-2

**Figure 16-159. AUXSIG2MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-173. AUXSIG2MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-173. AUXSIG2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-173. AUXSIG2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-173. AUXSIG2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-173. AUXSIG2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG2 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG2 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG2 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.20 AUXSIG3MUXENABLE Register (Offset = 26h) [Reset = 0000000h]

AUXSIG3MUXENABLE is shown in [Figure 16-160](#) and described in [Table 16-174](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-3

**Figure 16-160. AUXSIG3MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-174. AUXSIG3MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-174. AUXSIG3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-174. AUXSIG3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-174. AUXSIG3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-174. AUXSIG3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG3 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG3 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG3 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.21 AUXSIG4MUXENABLE Register (Offset = 28h) [Reset = 0000000h]

AUXSIG4MUXENABLE is shown in [Figure 16-161](#) and described in [Table 16-175](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-4

**Figure 16-161. AUXSIG4MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-175. AUXSIG4MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-175. AUXSIG4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-175. AUXSIG4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-175. AUXSIG4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-175. AUXSIG4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG4 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG4 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG4 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.7.22 AUXSIG5MUXENABLE Register (Offset = 2Ah) [Reset = 0000000h]

AUXSIG5MUXENABLE is shown in [Figure 16-162](#) and described in [Table 16-176](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-5

**Figure 16-162. AUXSIG5MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-176. AUXSIG5MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-176. AUXSIG5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-176. AUXSIG5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-176. AUXSIG5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-176. AUXSIG5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG5 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG5 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG5 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.23 AUXSIG6MUXENABLE Register (Offset = 2Ch) [Reset = 0000000h]

AUXSIG6MUXENABLE is shown in [Figure 16-163](#) and described in [Table 16-177](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-6

**Figure 16-163. AUXSIG6MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-177. AUXSIG6MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-177. AUXSIG6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-177. AUXSIG6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-177. AUXSIG6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-177. AUXSIG6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG6 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG6 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG6 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.24 AUXSIG7MUXENABLE Register (Offset = 2Eh) [Reset = 0000000h]

AUXSIG7MUXENABLE is shown in [Figure 16-164](#) and described in [Table 16-178](#).

Return to the [Summary Table](#).

CLB XBAR Mux Enable Register for Output-7

**Figure 16-164. AUXSIG7MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-178. AUXSIG7MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of MUX31 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX31 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX31 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of MUX30 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX30 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX30 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of MUX29 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX29 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX29 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of MUX28 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX28 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX28 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-178. AUXSIG7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of MUX27 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX27 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX27 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of MUX26 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX26 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX26 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of MUX25 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX25 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX25 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of MUX24 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX24 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX24 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of MUX23 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX23 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX23 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of MUX22 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX22 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX22 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of MUX21 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX21 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX21 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of MUX20 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX20 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX20 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-178. AUXSIG7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of MUX19 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX19 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX19 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of MUX18 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX18 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX18 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of MUX17 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX17 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX17 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of MUX16 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX16 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX16 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of MUX15 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX15 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX15 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of MUX14 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX14 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX14 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of MUX13 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX13 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX13 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of MUX12 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX12 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX12 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-178. AUXSIG7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of MUX11 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX11 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX11 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of MUX10 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX10 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX10 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of MUX9 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX9 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX9 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of MUX8 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX8 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX8 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of MUX7 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX7 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX7 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of MUX6 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX6 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX6 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of MUX5 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX5 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX5 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of MUX4 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX4 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX4 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-178. AUXSIG7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of MUX3 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX3 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX3 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of MUX2 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX2 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX2 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of MUX1 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX1 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX1 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive AUXSIG7 of CLB-XBAR 0: Respective output of MUX0 is disabled to drive the AUXSIG7 of CLB-XBAR 1: Respective output of MUX0 is enabled to drive the AUXSIG7 of CLB-XBAR Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.25 AUXSIGOUTINV Register (Offset = 38h) [Reset = 0000000h]

AUXSIGOUTINV is shown in [Figure 16-165](#) and described in [Table 16-179](#).

Return to the [Summary Table](#).

CLB XBAR Output Inversion Register

**Figure 16-165. AUXSIGOUTINV Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-179. AUXSIGOUTINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUT7	R/W	0h	Selects polarity for AUXSIG7 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUT6	R/W	0h	Selects polarity for AUXSIG6 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUT5	R/W	0h	Selects polarity for AUXSIG5 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUT4	R/W	0h	Selects polarity for AUXSIG4 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUT3	R/W	0h	Selects polarity for AUXSIG3 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUT2	R/W	0h	Selects polarity for AUXSIG2 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-179. AUXSIGOUTINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUT1	R/W	0h	Selects polarity for AUXSIG1 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUT0	R/W	0h	Selects polarity for AUXSIG0 of CLB-XBAR 0: drives active high output 1: drives active-low output Refer to the CLB X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.7.26 AUXSIGLOCK Register (Offset = 3Eh) [Reset = 0000000h]

AUXSIGLOCK is shown in [Figure 16-166](#) and described in [Table 16-180](#).

Return to the [Summary Table](#).

ClbXbar Configuration Lock register

**Figure 16-166. AUXSIGLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/WOnce-0h

**Table 16-180. AUXSIGLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/WOnce	0h	Locks the configuration for CLB-XBAR. Once the configuration is locked, writes to the below registers for CLB-XBAR is blocked. Registers Affected by the LOCK mechanism: CLB-XBAROUTyMUX0TO15CFG CLB-XBAROUTyMUX16TO31CFG CLB-XBAROUTyMUXENABLE CLB-XBAROUTLATEN CLB-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn

### 16.3.8 OUTPUT\_XBAR\_EXT64\_REGS Registers

Table 16-181 lists the memory-mapped registers for the OUTPUT\_XBAR\_EXT64\_REGS registers. All register offset addresses not listed in Table 16-181 should be considered as reserved locations and the register contents should not be modified.

**Table 16-181. OUTPUT\_XBAR\_EXT64\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	OUTPUT1MUX0TO15CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
2h	OUTPUT1MUX16TO31CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
4h	OUTPUT1MUX32TO47CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
6h	OUTPUT1MUX48TO63CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
8h	OUTPUT2MUX0TO15CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
Ah	OUTPUT2MUX16TO31CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
Ch	OUTPUT2MUX32TO47CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
Eh	OUTPUT2MUX48TO63CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
10h	OUTPUT3MUX0TO15CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
12h	OUTPUT3MUX16TO31CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
14h	OUTPUT3MUX32TO47CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
16h	OUTPUT3MUX48TO63CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
18h	OUTPUT4MUX0TO15CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
1Ah	OUTPUT4MUX16TO31CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
1Ch	OUTPUT4MUX32TO47CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
1Eh	OUTPUT4MUX48TO63CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
20h	OUTPUT5MUX0TO15CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
22h	OUTPUT5MUX16TO31CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
24h	OUTPUT5MUX32TO47CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
26h	OUTPUT5MUX48TO63CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
28h	OUTPUT6MUX0TO15CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
2Ah	OUTPUT6MUX16TO31CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
2Ch	OUTPUT6MUX32TO47CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
2Eh	OUTPUT6MUX48TO63CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
30h	OUTPUT7MUX0TO15CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
32h	OUTPUT7MUX16TO31CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
34h	OUTPUT7MUX32TO47CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
36h	OUTPUT7MUX48TO63CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
38h	OUTPUT8MUX0TO15CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
3Ah	OUTPUT8MUX16TO31CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
3Ch	OUTPUT8MUX32TO47CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
3Eh	OUTPUT8MUX48TO63CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
40h	OUTPUT1MUXENABLE	Output X-BAR Mux Enable for Output 1	EALLOW	<a href="#">Go</a>
42h	OUTPUT1MUXENABLE32TO63	Output X-BAR Mux Enable for Output 1	EALLOW	<a href="#">Go</a>
44h	OUTPUT2MUXENABLE	Output X-BAR Mux Enable for Output 2	EALLOW	<a href="#">Go</a>
46h	OUTPUT2MUXENABLE32TO63	Output X-BAR Mux Enable for Output 2	EALLOW	<a href="#">Go</a>
48h	OUTPUT3MUXENABLE	Output X-BAR Mux Enable for Output 3	EALLOW	<a href="#">Go</a>
4Ah	OUTPUT3MUXENABLE32TO63	Output X-BAR Mux Enable for Output 3	EALLOW	<a href="#">Go</a>
4Ch	OUTPUT4MUXENABLE	Output X-BAR Mux Enable for Output 4	EALLOW	<a href="#">Go</a>
4Eh	OUTPUT4MUXENABLE32TO63	Output X-BAR Mux Enable for Output 4	EALLOW	<a href="#">Go</a>

**Table 16-181. OUTPUT\_XBAR\_EXT64\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
50h	OUTPUT5MUXENABLE	Output X-BAR Mux Enable for Output 5	EALLOW	<a href="#">Go</a>
52h	OUTPUT5MUXENABLE32TO63	Output X-BAR Mux Enable for Output 5	EALLOW	<a href="#">Go</a>
54h	OUTPUT6MUXENABLE	Output X-BAR Mux Enable for Output 6	EALLOW	<a href="#">Go</a>
56h	OUTPUT6MUXENABLE32TO63	Output X-BAR Mux Enable for Output 6	EALLOW	<a href="#">Go</a>
58h	OUTPUT7MUXENABLE	Output X-BAR Mux Enable for Output 7	EALLOW	<a href="#">Go</a>
5Ah	OUTPUT7MUXENABLE32TO63	Output X-BAR Mux Enable for Output 7	EALLOW	<a href="#">Go</a>
5Ch	OUTPUT8MUXENABLE	Output X-BAR Mux Enable for Output 8	EALLOW	<a href="#">Go</a>
5Eh	OUTPUT8MUXENABLE32TO63	Output X-BAR Mux Enable for Output 8	EALLOW	<a href="#">Go</a>
60h	OUTPUTLATCH	Output X-BAR Output Latch		<a href="#">Go</a>
62h	OUTPUTLATCHCLR	Output X-BAR Output Latch Clear		<a href="#">Go</a>
64h	OUTPUTLATCHFRC	Output X-BAR Output Latch Clear		<a href="#">Go</a>
66h	OUTPUTLATCHENABLE	Output X-BAR Output Latch Enable	EALLOW	<a href="#">Go</a>
68h	OUTPUTINV	Output X-BAR Output Inversion	EALLOW	<a href="#">Go</a>
6Eh	OUTPUTLOCK	Output X-BAR Configuration Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 16-182](#) shows the codes that are used for access types in this section.

**Table 16-182. OUTPUT\_XBAR\_EXT64\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 16.3.8.1 OUTPUT1MUX0TO15CFG Register (Offset = 0h) [Reset = 0000000h]

OUTPUT1MUX0TO15CFG is shown in [Figure 16-167](#) and described in [Table 16-183](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 16-167. OUTPUT1MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-183. OUTPUT1MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT1 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT1 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT1 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT1 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT1 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT1 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-183. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT1 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT1 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT1 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT1 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT1 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT1 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT1 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT1 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-183. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT1 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT1 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.2 OUTPUT1MUX16TO31CFG Register (Offset = 2h) [Reset = 0000000h]

OUTPUT1MUX16TO31CFG is shown in [Figure 16-168](#) and described in [Table 16-184](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 16-168. OUTPUT1MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-184. OUTPUT1MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT1 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT1 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT1 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT1 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT1 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT1 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-184. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT1 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT1 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT1 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT1 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT1 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT1 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT1 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT1 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-184. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT1 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT1 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.3 OUTPUT1MUX32TO47CFG Register (Offset = 4h) [Reset = 0000000h]

OUTPUT1MUX32TO47CFG is shown in [Figure 16-169](#) and described in [Table 16-185](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 16-169. OUTPUT1MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-185. OUTPUT1MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for OUTPUT1 MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11: Select .3 input for MUX47 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for OUTPUT1 MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11: Select .3 input for MUX46 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for OUTPUT1 MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11: Select .3 input for MUX45 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for OUTPUT1 MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11: Select .3 input for MUX44 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for OUTPUT1 MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11: Select .3 input for MUX43 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for OUTPUT1 MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11: Select .3 input for MUX42 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-185. OUTPUT1MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for OUTPUT1 MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11: Select .3 input for MUX41 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for OUTPUT1 MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11: Select .3 input for MUX40 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for OUTPUT1 MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11: Select .3 input for MUX39 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for OUTPUT1 MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11: Select .3 input for MUX38 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for OUTPUT1 MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11: Select .3 input for MUX37 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for OUTPUT1 MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11: Select .3 input for MUX36 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for OUTPUT1 MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11: Select .3 input for MUX35 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for OUTPUT1 MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11: Select .3 input for MUX34 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-185. OUTPUT1MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for OUTPUT1 MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11: Select .3 input for MUX33 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for OUTPUT1 MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11: Select .3 input for MUX32 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.4 OUTPUT1MUX48TO63CFG Register (Offset = 6h) [Reset = 0000000h]

OUTPUT1MUX48TO63CFG is shown in [Figure 16-170](#) and described in [Table 16-186](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 16-170. OUTPUT1MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-186. OUTPUT1MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for OUTPUT1 MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11: Select .3 input for MUX63 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for OUTPUT1 MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11: Select .3 input for MUX62 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for OUTPUT1 MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11: Select .3 input for MUX61 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for OUTPUT1 MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11: Select .3 input for MUX60 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for OUTPUT1 MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11: Select .3 input for MUX59 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for OUTPUT1 MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11: Select .3 input for MUX58 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-186. OUTPUT1MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for OUTPUT1 MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11: Select .3 input for MUX57 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for OUTPUT1 MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11: Select .3 input for MUX56 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for OUTPUT1 MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11: Select .3 input for MUX55 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for OUTPUT1 MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11: Select .3 input for MUX54 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for OUTPUT1 MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11: Select .3 input for MUX53 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for OUTPUT1 MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11: Select .3 input for MUX52 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for OUTPUT1 MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11: Select .3 input for MUX51 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for OUTPUT1 MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11: Select .3 input for MUX50 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-186. OUTPUT1MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for OUTPUT1 MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11: Select .3 input for MUX49 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for OUTPUT1 MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11: Select .3 input for MUX48 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.8.5 OUTPUT2MUX0TO15CFG Register (Offset = 8h) [Reset = 0000000h]

OUTPUT2MUX0TO15CFG is shown in [Figure 16-171](#) and described in [Table 16-187](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 16-171. OUTPUT2MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-187. OUTPUT2MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT2 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT2 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT2 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT2 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT2 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT2 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-187. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT2 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT2 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT2 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT2 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT2 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT2 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT2 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT2 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-187. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT2 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT2 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.6 OUTPUT2MUX16TO31CFG Register (Offset = Ah) [Reset = 0000000h]

OUTPUT2MUX16TO31CFG is shown in [Figure 16-172](#) and described in [Table 16-188](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 16-172. OUTPUT2MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-188. OUTPUT2MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT2 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT2 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT2 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT2 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT2 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT2 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-188. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT2 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT2 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT2 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT2 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT2 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT2 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT2 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT2 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-188. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT2 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT2 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.7 OUTPUT2MUX32TO47CFG Register (Offset = Ch) [Reset = 0000000h]

OUTPUT2MUX32TO47CFG is shown in [Figure 16-173](#) and described in [Table 16-189](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 16-173. OUTPUT2MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-189. OUTPUT2MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for OUTPUT2 MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11: Select .3 input for MUX47 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for OUTPUT2 MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11: Select .3 input for MUX46 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for OUTPUT2 MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11: Select .3 input for MUX45 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for OUTPUT2 MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11: Select .3 input for MUX44 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for OUTPUT2 MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11: Select .3 input for MUX43 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for OUTPUT2 MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11: Select .3 input for MUX42 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-189. OUTPUT2MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for OUTPUT2 MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11: Select .3 input for MUX41 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for OUTPUT2 MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11: Select .3 input for MUX40 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for OUTPUT2 MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11: Select .3 input for MUX39 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for OUTPUT2 MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11: Select .3 input for MUX38 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for OUTPUT2 MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11: Select .3 input for MUX37 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for OUTPUT2 MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11: Select .3 input for MUX36 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for OUTPUT2 MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11: Select .3 input for MUX35 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for OUTPUT2 MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11: Select .3 input for MUX34 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-189. OUTPUT2MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for OUTPUT2 MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11: Select .3 input for MUX33 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for OUTPUT2 MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11: Select .3 input for MUX32 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.8 OUTPUT2MUX48TO63CFG Register (Offset = Eh) [Reset = 0000000h]

OUTPUT2MUX48TO63CFG is shown in [Figure 16-174](#) and described in [Table 16-190](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 16-174. OUTPUT2MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-190. OUTPUT2MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for OUTPUT2 MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11: Select .3 input for MUX63 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for OUTPUT2 MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11: Select .3 input for MUX62 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for OUTPUT2 MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11: Select .3 input for MUX61 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for OUTPUT2 MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11: Select .3 input for MUX60 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for OUTPUT2 MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11: Select .3 input for MUX59 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for OUTPUT2 MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11: Select .3 input for MUX58 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-190. OUTPUT2MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for OUTPUT2 MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11: Select .3 input for MUX57 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for OUTPUT2 MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11: Select .3 input for MUX56 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for OUTPUT2 MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11: Select .3 input for MUX55 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for OUTPUT2 MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11: Select .3 input for MUX54 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for OUTPUT2 MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11: Select .3 input for MUX53 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for OUTPUT2 MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11: Select .3 input for MUX52 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for OUTPUT2 MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11: Select .3 input for MUX51 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for OUTPUT2 MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11: Select .3 input for MUX50 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-190. OUTPUT2MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for OUTPUT2 MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11: Select .3 input for MUX49 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for OUTPUT2 MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11: Select .3 input for MUX48 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.9 OUTPUT3MUX0TO15CFG Register (Offset = 10h) [Reset = 0000000h]

OUTPUT3MUX0TO15CFG is shown in [Figure 16-175](#) and described in [Table 16-191](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 16-175. OUTPUT3MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-191. OUTPUT3MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT3 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT3 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT3 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT3 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT3 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT3 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-191. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT3 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT3 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT3 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT3 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT3 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT3 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT3 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT3 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-191. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT3 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT3 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.10 OUTPUT3MUX16TO31CFG Register (Offset = 12h) [Reset = 0000000h]

OUTPUT3MUX16TO31CFG is shown in [Figure 16-176](#) and described in [Table 16-192](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 16-176. OUTPUT3MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-192. OUTPUT3MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT3 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT3 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT3 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT3 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT3 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT3 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-192. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT3 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT3 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT3 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT3 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT3 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT3 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT3 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT3 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-192. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT3 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT3 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.11 OUTPUT3MUX32TO47CFG Register (Offset = 14h) [Reset = 0000000h]

OUTPUT3MUX32TO47CFG is shown in [Figure 16-177](#) and described in [Table 16-193](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 16-177. OUTPUT3MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-193. OUTPUT3MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for OUTPUT3 MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11: Select .3 input for MUX47 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for OUTPUT3 MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11: Select .3 input for MUX46 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for OUTPUT3 MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11: Select .3 input for MUX45 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for OUTPUT3 MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11: Select .3 input for MUX44 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for OUTPUT3 MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11: Select .3 input for MUX43 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for OUTPUT3 MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11: Select .3 input for MUX42 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-193. OUTPUT3MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for OUTPUT3 MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11: Select .3 input for MUX41 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for OUTPUT3 MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11: Select .3 input for MUX40 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for OUTPUT3 MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11: Select .3 input for MUX39 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for OUTPUT3 MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11: Select .3 input for MUX38 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for OUTPUT3 MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11: Select .3 input for MUX37 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for OUTPUT3 MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11: Select .3 input for MUX36 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for OUTPUT3 MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11: Select .3 input for MUX35 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for OUTPUT3 MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11: Select .3 input for MUX34 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-193. OUTPUT3MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for OUTPUT3 MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11: Select .3 input for MUX33 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for OUTPUT3 MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11: Select .3 input for MUX32 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.12 OUTPUT3MUX48TO63CFG Register (Offset = 16h) [Reset = 0000000h]

OUTPUT3MUX48TO63CFG is shown in [Figure 16-178](#) and described in [Table 16-194](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 16-178. OUTPUT3MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-194. OUTPUT3MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for OUTPUT3 MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11: Select .3 input for MUX63 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for OUTPUT3 MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11: Select .3 input for MUX62 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for OUTPUT3 MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11: Select .3 input for MUX61 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for OUTPUT3 MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11: Select .3 input for MUX60 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for OUTPUT3 MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11: Select .3 input for MUX59 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for OUTPUT3 MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11: Select .3 input for MUX58 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-194. OUTPUT3MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for OUTPUT3 MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11: Select .3 input for MUX57 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for OUTPUT3 MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11: Select .3 input for MUX56 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for OUTPUT3 MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11: Select .3 input for MUX55 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for OUTPUT3 MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11: Select .3 input for MUX54 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for OUTPUT3 MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11: Select .3 input for MUX53 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for OUTPUT3 MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11: Select .3 input for MUX52 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for OUTPUT3 MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11: Select .3 input for MUX51 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for OUTPUT3 MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11: Select .3 input for MUX50 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-194. OUTPUT3MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for OUTPUT3 MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11: Select .3 input for MUX49 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for OUTPUT3 MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11: Select .3 input for MUX48 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.8.13 OUTPUT4MUX0TO15CFG Register (Offset = 18h) [Reset = 0000000h]

OUTPUT4MUX0TO15CFG is shown in [Figure 16-179](#) and described in [Table 16-195](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 16-179. OUTPUT4MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-195. OUTPUT4MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT4 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT4 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT4 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT4 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT4 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT4 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-195. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT4 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT4 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT4 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT4 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT4 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT4 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT4 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT4 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-195. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT4 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT4 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.14 OUTPUT4MUX16TO31CFG Register (Offset = 1Ah) [Reset = 0000000h]

OUTPUT4MUX16TO31CFG is shown in [Figure 16-180](#) and described in [Table 16-196](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 16-180. OUTPUT4MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-196. OUTPUT4MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT4 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT4 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT4 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT4 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT4 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT4 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-196. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT4 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT4 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT4 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT4 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT4 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT4 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT4 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT4 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-196. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT4 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT4 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.15 OUTPUT4MUX32TO47CFG Register (Offset = 1Ch) [Reset = 0000000h]

OUTPUT4MUX32TO47CFG is shown in [Figure 16-181](#) and described in [Table 16-197](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 16-181. OUTPUT4MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-197. OUTPUT4MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for OUTPUT4 MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11: Select .3 input for MUX47 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for OUTPUT4 MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11: Select .3 input for MUX46 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for OUTPUT4 MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11: Select .3 input for MUX45 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for OUTPUT4 MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11: Select .3 input for MUX44 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for OUTPUT4 MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11: Select .3 input for MUX43 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for OUTPUT4 MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11: Select .3 input for MUX42 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-197. OUTPUT4MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for OUTPUT4 MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11: Select .3 input for MUX41 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for OUTPUT4 MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11: Select .3 input for MUX40 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for OUTPUT4 MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11: Select .3 input for MUX39 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for OUTPUT4 MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11: Select .3 input for MUX38 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for OUTPUT4 MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11: Select .3 input for MUX37 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for OUTPUT4 MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11: Select .3 input for MUX36 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for OUTPUT4 MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11: Select .3 input for MUX35 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for OUTPUT4 MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11: Select .3 input for MUX34 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-197. OUTPUT4MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for OUTPUT4 MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11: Select .3 input for MUX33 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for OUTPUT4 MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11: Select .3 input for MUX32 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.16 OUTPUT4MUX48TO63CFG Register (Offset = 1Eh) [Reset = 0000000h]

OUTPUT4MUX48TO63CFG is shown in [Figure 16-182](#) and described in [Table 16-198](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 16-182. OUTPUT4MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-198. OUTPUT4MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for OUTPUT4 MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11: Select .3 input for MUX63 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for OUTPUT4 MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11: Select .3 input for MUX62 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for OUTPUT4 MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11: Select .3 input for MUX61 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for OUTPUT4 MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11: Select .3 input for MUX60 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for OUTPUT4 MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11: Select .3 input for MUX59 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for OUTPUT4 MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11: Select .3 input for MUX58 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-198. OUTPUT4MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for OUTPUT4 MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11: Select .3 input for MUX57 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for OUTPUT4 MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11: Select .3 input for MUX56 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for OUTPUT4 MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11: Select .3 input for MUX55 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for OUTPUT4 MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11: Select .3 input for MUX54 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for OUTPUT4 MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11: Select .3 input for MUX53 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for OUTPUT4 MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11: Select .3 input for MUX52 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for OUTPUT4 MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11: Select .3 input for MUX51 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for OUTPUT4 MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11: Select .3 input for MUX50 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-198. OUTPUT4MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for OUTPUT4 MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11: Select .3 input for MUX49 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for OUTPUT4 MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11: Select .3 input for MUX48 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.17 OUTPUT5MUX0TO15CFG Register (Offset = 20h) [Reset = 0000000h]

OUTPUT5MUX0TO15CFG is shown in [Figure 16-183](#) and described in [Table 16-199](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 16-183. OUTPUT5MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-199. OUTPUT5MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT5 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT5 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT5 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT5 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT5 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT5 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-199. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT5 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT5 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT5 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT5 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT5 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT5 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT5 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT5 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-199. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT5 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT5 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.18 OUTPUT5MUX16TO31CFG Register (Offset = 22h) [Reset = 0000000h]

OUTPUT5MUX16TO31CFG is shown in [Figure 16-184](#) and described in [Table 16-200](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 16-184. OUTPUT5MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-200. OUTPUT5MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT5 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT5 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT5 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT5 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT5 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT5 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-200. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT5 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT5 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT5 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT5 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT5 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT5 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT5 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT5 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-200. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT5 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT5 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.19 OUTPUT5MUX32TO47CFG Register (Offset = 24h) [Reset = 0000000h]

OUTPUT5MUX32TO47CFG is shown in [Figure 16-185](#) and described in [Table 16-201](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 16-185. OUTPUT5MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-201. OUTPUT5MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for OUTPUT5 MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11: Select .3 input for MUX47 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for OUTPUT5 MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11: Select .3 input for MUX46 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for OUTPUT5 MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11: Select .3 input for MUX45 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for OUTPUT5 MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11: Select .3 input for MUX44 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for OUTPUT5 MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11: Select .3 input for MUX43 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for OUTPUT5 MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11: Select .3 input for MUX42 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-201. OUTPUT5MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for OUTPUT5 MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11: Select .3 input for MUX41 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for OUTPUT5 MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11: Select .3 input for MUX40 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for OUTPUT5 MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11: Select .3 input for MUX39 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for OUTPUT5 MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11: Select .3 input for MUX38 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for OUTPUT5 MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11: Select .3 input for MUX37 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for OUTPUT5 MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11: Select .3 input for MUX36 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for OUTPUT5 MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11: Select .3 input for MUX35 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for OUTPUT5 MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11: Select .3 input for MUX34 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-201. OUTPUT5MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for OUTPUT5 MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11: Select .3 input for MUX33 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for OUTPUT5 MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11: Select .3 input for MUX32 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.20 OUTPUT5MUX48TO63CFG Register (Offset = 26h) [Reset = 0000000h]

OUTPUT5MUX48TO63CFG is shown in [Figure 16-186](#) and described in [Table 16-202](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 16-186. OUTPUT5MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-202. OUTPUT5MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for OUTPUT5 MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11: Select .3 input for MUX63 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for OUTPUT5 MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11: Select .3 input for MUX62 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for OUTPUT5 MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11: Select .3 input for MUX61 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for OUTPUT5 MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11: Select .3 input for MUX60 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for OUTPUT5 MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11: Select .3 input for MUX59 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for OUTPUT5 MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11: Select .3 input for MUX58 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-202. OUTPUT5MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for OUTPUT5 MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11: Select .3 input for MUX57 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for OUTPUT5 MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11: Select .3 input for MUX56 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for OUTPUT5 MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11: Select .3 input for MUX55 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for OUTPUT5 MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11: Select .3 input for MUX54 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for OUTPUT5 MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11: Select .3 input for MUX53 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for OUTPUT5 MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11: Select .3 input for MUX52 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for OUTPUT5 MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11: Select .3 input for MUX51 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for OUTPUT5 MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11: Select .3 input for MUX50 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-202. OUTPUT5MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for OUTPUT5 MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11: Select .3 input for MUX49 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for OUTPUT5 MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11: Select .3 input for MUX48 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.8.21 OUTPUT6MUX0TO15CFG Register (Offset = 28h) [Reset = 0000000h]

OUTPUT6MUX0TO15CFG is shown in [Figure 16-187](#) and described in [Table 16-203](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 16-187. OUTPUT6MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-203. OUTPUT6MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT6 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT6 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT6 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT6 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT6 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT6 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-203. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT6 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT6 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT6 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT6 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT6 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT6 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT6 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT6 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-203. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT6 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT6 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.22 OUTPUT6MUX16TO31CFG Register (Offset = 2Ah) [Reset = 0000000h]

OUTPUT6MUX16TO31CFG is shown in [Figure 16-188](#) and described in [Table 16-204](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 16-188. OUTPUT6MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-204. OUTPUT6MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT6 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT6 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT6 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT6 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT6 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT6 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-204. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT6 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT6 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT6 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT6 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT6 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT6 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT6 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT6 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-204. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT6 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT6 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.23 OUTPUT6MUX32TO47CFG Register (Offset = 2Ch) [Reset = 0000000h]

OUTPUT6MUX32TO47CFG is shown in [Figure 16-189](#) and described in [Table 16-205](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 16-189. OUTPUT6MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-205. OUTPUT6MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for OUTPUT6 MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11: Select .3 input for MUX47 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for OUTPUT6 MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11: Select .3 input for MUX46 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for OUTPUT6 MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11: Select .3 input for MUX45 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for OUTPUT6 MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11: Select .3 input for MUX44 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for OUTPUT6 MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11: Select .3 input for MUX43 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for OUTPUT6 MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11: Select .3 input for MUX42 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-205. OUTPUT6MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for OUTPUT6 MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11: Select .3 input for MUX41 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for OUTPUT6 MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11: Select .3 input for MUX40 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for OUTPUT6 MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11: Select .3 input for MUX39 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for OUTPUT6 MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11: Select .3 input for MUX38 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for OUTPUT6 MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11: Select .3 input for MUX37 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for OUTPUT6 MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11: Select .3 input for MUX36 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for OUTPUT6 MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11: Select .3 input for MUX35 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for OUTPUT6 MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11: Select .3 input for MUX34 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-205. OUTPUT6MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for OUTPUT6 MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11: Select .3 input for MUX33 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for OUTPUT6 MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11: Select .3 input for MUX32 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.24 OUTPUT6MUX48TO63CFG Register (Offset = 2Eh) [Reset = 0000000h]

OUTPUT6MUX48TO63CFG is shown in [Figure 16-190](#) and described in [Table 16-206](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 16-190. OUTPUT6MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-206. OUTPUT6MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for OUTPUT6 MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11: Select .3 input for MUX63 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for OUTPUT6 MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11: Select .3 input for MUX62 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for OUTPUT6 MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11: Select .3 input for MUX61 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for OUTPUT6 MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11: Select .3 input for MUX60 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for OUTPUT6 MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11: Select .3 input for MUX59 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for OUTPUT6 MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11: Select .3 input for MUX58 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-206. OUTPUT6MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for OUTPUT6 MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11: Select .3 input for MUX57 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for OUTPUT6 MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11: Select .3 input for MUX56 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for OUTPUT6 MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11: Select .3 input for MUX55 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for OUTPUT6 MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11: Select .3 input for MUX54 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for OUTPUT6 MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11: Select .3 input for MUX53 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for OUTPUT6 MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11: Select .3 input for MUX52 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for OUTPUT6 MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11: Select .3 input for MUX51 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for OUTPUT6 MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11: Select .3 input for MUX50 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-206. OUTPUT6MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for OUTPUT6 MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11: Select .3 input for MUX49 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for OUTPUT6 MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11: Select .3 input for MUX48 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.25 OUTPUT7MUX0TO15CFG Register (Offset = 30h) [Reset = 0000000h]

OUTPUT7MUX0TO15CFG is shown in [Figure 16-191](#) and described in [Table 16-207](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 16-191. OUTPUT7MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-207. OUTPUT7MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT7 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT7 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT7 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT7 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT7 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT7 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-207. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT7 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT7 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT7 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT7 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT7 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT7 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT7 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT7 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-207. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT7 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT7 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.26 OUTPUT7MUX16TO31CFG Register (Offset = 32h) [Reset = 0000000h]

OUTPUT7MUX16TO31CFG is shown in [Figure 16-192](#) and described in [Table 16-208](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 16-192. OUTPUT7MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-208. OUTPUT7MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT7 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT7 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT7 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT7 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT7 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT7 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-208. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT7 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT7 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT7 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT7 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT7 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT7 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT7 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT7 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-208. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT7 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT7 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.27 OUTPUT7MUX32TO47CFG Register (Offset = 34h) [Reset = 0000000h]

OUTPUT7MUX32TO47CFG is shown in [Figure 16-193](#) and described in [Table 16-209](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 16-193. OUTPUT7MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-209. OUTPUT7MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for OUTPUT7 MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11: Select .3 input for MUX47 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for OUTPUT7 MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11: Select .3 input for MUX46 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for OUTPUT7 MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11: Select .3 input for MUX45 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for OUTPUT7 MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11: Select .3 input for MUX44 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for OUTPUT7 MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11: Select .3 input for MUX43 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for OUTPUT7 MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11: Select .3 input for MUX42 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-209. OUTPUT7MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for OUTPUT7 MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11: Select .3 input for MUX41 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for OUTPUT7 MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11: Select .3 input for MUX40 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for OUTPUT7 MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11: Select .3 input for MUX39 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for OUTPUT7 MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11: Select .3 input for MUX38 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for OUTPUT7 MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11: Select .3 input for MUX37 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for OUTPUT7 MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11: Select .3 input for MUX36 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for OUTPUT7 MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11: Select .3 input for MUX35 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for OUTPUT7 MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11: Select .3 input for MUX34 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-209. OUTPUT7MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for OUTPUT7 MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11: Select .3 input for MUX33 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for OUTPUT7 MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11: Select .3 input for MUX32 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.28 OUTPUT7MUX48TO63CFG Register (Offset = 36h) [Reset = 0000000h]

OUTPUT7MUX48TO63CFG is shown in [Figure 16-194](#) and described in [Table 16-210](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 16-194. OUTPUT7MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-210. OUTPUT7MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for OUTPUT7 MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11: Select .3 input for MUX63 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for OUTPUT7 MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11: Select .3 input for MUX62 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for OUTPUT7 MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11: Select .3 input for MUX61 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for OUTPUT7 MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11: Select .3 input for MUX60 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for OUTPUT7 MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11: Select .3 input for MUX59 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for OUTPUT7 MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11: Select .3 input for MUX58 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-210. OUTPUT7MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for OUTPUT7 MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11: Select .3 input for MUX57 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for OUTPUT7 MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11: Select .3 input for MUX56 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for OUTPUT7 MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11: Select .3 input for MUX55 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for OUTPUT7 MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11: Select .3 input for MUX54 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for OUTPUT7 MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11: Select .3 input for MUX53 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for OUTPUT7 MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11: Select .3 input for MUX52 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for OUTPUT7 MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11: Select .3 input for MUX51 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for OUTPUT7 MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11: Select .3 input for MUX50 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-210. OUTPUT7MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for OUTPUT7 MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11: Select .3 input for MUX49 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for OUTPUT7 MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11: Select .3 input for MUX48 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.8.29 OUTPUT8MUX0TO15CFG Register (Offset = 38h) [Reset = 0000000h]

OUTPUT8MUX0TO15CFG is shown in [Figure 16-195](#) and described in [Table 16-211](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 16-195. OUTPUT8MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-211. OUTPUT8MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT8 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT8 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT8 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT8 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT8 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT8 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-211. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT8 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT8 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT8 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT8 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT8 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT8 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT8 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT8 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-211. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT8 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT8 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.30 OUTPUT8MUX16TO31CFG Register (Offset = 3Ah) [Reset = 0000000h]

OUTPUT8MUX16TO31CFG is shown in [Figure 16-196](#) and described in [Table 16-212](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 16-196. OUTPUT8MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-212. OUTPUT8MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT8 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT8 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT8 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT8 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT8 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT8 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-212. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT8 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT8 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT8 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT8 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT8 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT8 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT8 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT8 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-212. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT8 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT8 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.31 OUTPUT8MUX32TO47CFG Register (Offset = 3Ch) [Reset = 0000000h]

OUTPUT8MUX32TO47CFG is shown in [Figure 16-197](#) and described in [Table 16-213](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 16-197. OUTPUT8MUX32TO47CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX47		MUX46		MUX45		MUX44		MUX43		MUX42		MUX41		MUX40	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX39		MUX38		MUX37		MUX36		MUX35		MUX34		MUX33		MUX32	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-213. OUTPUT8MUX32TO47CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX47	R/W	0h	Select Bits for OUTPUT8 MUX47: 00 : Select .0 input for MUX47 01 : Select .1 input for MUX47 10 : Select .2 input for MUX47 11: Select .3 input for MUX47 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX46	R/W	0h	Select Bits for OUTPUT8 MUX46: 00 : Select .0 input for MUX46 01 : Select .1 input for MUX46 10 : Select .2 input for MUX46 11: Select .3 input for MUX46 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX45	R/W	0h	Select Bits for OUTPUT8 MUX45: 00 : Select .0 input for MUX45 01 : Select .1 input for MUX45 10 : Select .2 input for MUX45 11: Select .3 input for MUX45 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX44	R/W	0h	Select Bits for OUTPUT8 MUX44: 00 : Select .0 input for MUX44 01 : Select .1 input for MUX44 10 : Select .2 input for MUX44 11: Select .3 input for MUX44 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX43	R/W	0h	Select Bits for OUTPUT8 MUX43: 00 : Select .0 input for MUX43 01 : Select .1 input for MUX43 10 : Select .2 input for MUX43 11: Select .3 input for MUX43 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX42	R/W	0h	Select Bits for OUTPUT8 MUX42: 00 : Select .0 input for MUX42 01 : Select .1 input for MUX42 10 : Select .2 input for MUX42 11: Select .3 input for MUX42 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-213. OUTPUT8MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX41	R/W	0h	Select Bits for OUTPUT8 MUX41: 00 : Select .0 input for MUX41 01 : Select .1 input for MUX41 10 : Select .2 input for MUX41 11: Select .3 input for MUX41 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX40	R/W	0h	Select Bits for OUTPUT8 MUX40: 00 : Select .0 input for MUX40 01 : Select .1 input for MUX40 10 : Select .2 input for MUX40 11: Select .3 input for MUX40 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX39	R/W	0h	Select Bits for OUTPUT8 MUX39: 00 : Select .0 input for MUX39 01 : Select .1 input for MUX39 10 : Select .2 input for MUX39 11: Select .3 input for MUX39 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX38	R/W	0h	Select Bits for OUTPUT8 MUX38: 00 : Select .0 input for MUX38 01 : Select .1 input for MUX38 10 : Select .2 input for MUX38 11: Select .3 input for MUX38 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX37	R/W	0h	Select Bits for OUTPUT8 MUX37: 00 : Select .0 input for MUX37 01 : Select .1 input for MUX37 10 : Select .2 input for MUX37 11: Select .3 input for MUX37 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX36	R/W	0h	Select Bits for OUTPUT8 MUX36: 00 : Select .0 input for MUX36 01 : Select .1 input for MUX36 10 : Select .2 input for MUX36 11: Select .3 input for MUX36 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX35	R/W	0h	Select Bits for OUTPUT8 MUX35: 00 : Select .0 input for MUX35 01 : Select .1 input for MUX35 10 : Select .2 input for MUX35 11: Select .3 input for MUX35 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX34	R/W	0h	Select Bits for OUTPUT8 MUX34: 00 : Select .0 input for MUX34 01 : Select .1 input for MUX34 10 : Select .2 input for MUX34 11: Select .3 input for MUX34 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-213. OUTPUT8MUX32TO47CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX33	R/W	0h	Select Bits for OUTPUT8 MUX33: 00 : Select .0 input for MUX33 01 : Select .1 input for MUX33 10 : Select .2 input for MUX33 11: Select .3 input for MUX33 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX32	R/W	0h	Select Bits for OUTPUT8 MUX32: 00 : Select .0 input for MUX32 01 : Select .1 input for MUX32 10 : Select .2 input for MUX32 11: Select .3 input for MUX32 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.32 OUTPUT8MUX48TO63CFG Register (Offset = 3Eh) [Reset = 0000000h]

OUTPUT8MUX48TO63CFG is shown in [Figure 16-198](#) and described in [Table 16-214](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 16-198. OUTPUT8MUX48TO63CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX63		MUX62		MUX61		MUX60		MUX59		MUX58		MUX57		MUX56	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX55		MUX54		MUX53		MUX52		MUX51		MUX50		MUX49		MUX48	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-214. OUTPUT8MUX48TO63CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX63	R/W	0h	Select Bits for OUTPUT8 MUX63: 00 : Select .0 input for MUX63 01 : Select .1 input for MUX63 10 : Select .2 input for MUX63 11: Select .3 input for MUX63 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX62	R/W	0h	Select Bits for OUTPUT8 MUX62: 00 : Select .0 input for MUX62 01 : Select .1 input for MUX62 10 : Select .2 input for MUX62 11: Select .3 input for MUX62 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX61	R/W	0h	Select Bits for OUTPUT8 MUX61: 00 : Select .0 input for MUX61 01 : Select .1 input for MUX61 10 : Select .2 input for MUX61 11: Select .3 input for MUX61 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX60	R/W	0h	Select Bits for OUTPUT8 MUX60: 00 : Select .0 input for MUX60 01 : Select .1 input for MUX60 10 : Select .2 input for MUX60 11: Select .3 input for MUX60 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX59	R/W	0h	Select Bits for OUTPUT8 MUX59: 00 : Select .0 input for MUX59 01 : Select .1 input for MUX59 10 : Select .2 input for MUX59 11: Select .3 input for MUX59 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX58	R/W	0h	Select Bits for OUTPUT8 MUX58: 00 : Select .0 input for MUX58 01 : Select .1 input for MUX58 10 : Select .2 input for MUX58 11: Select .3 input for MUX58 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-214. OUTPUT8MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX57	R/W	0h	Select Bits for OUTPUT8 MUX57: 00 : Select .0 input for MUX57 01 : Select .1 input for MUX57 10 : Select .2 input for MUX57 11: Select .3 input for MUX57 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX56	R/W	0h	Select Bits for OUTPUT8 MUX56: 00 : Select .0 input for MUX56 01 : Select .1 input for MUX56 10 : Select .2 input for MUX56 11: Select .3 input for MUX56 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX55	R/W	0h	Select Bits for OUTPUT8 MUX55: 00 : Select .0 input for MUX55 01 : Select .1 input for MUX55 10 : Select .2 input for MUX55 11: Select .3 input for MUX55 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX54	R/W	0h	Select Bits for OUTPUT8 MUX54: 00 : Select .0 input for MUX54 01 : Select .1 input for MUX54 10 : Select .2 input for MUX54 11: Select .3 input for MUX54 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX53	R/W	0h	Select Bits for OUTPUT8 MUX53: 00 : Select .0 input for MUX53 01 : Select .1 input for MUX53 10 : Select .2 input for MUX53 11: Select .3 input for MUX53 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX52	R/W	0h	Select Bits for OUTPUT8 MUX52: 00 : Select .0 input for MUX52 01 : Select .1 input for MUX52 10 : Select .2 input for MUX52 11: Select .3 input for MUX52 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX51	R/W	0h	Select Bits for OUTPUT8 MUX51: 00 : Select .0 input for MUX51 01 : Select .1 input for MUX51 10 : Select .2 input for MUX51 11: Select .3 input for MUX51 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX50	R/W	0h	Select Bits for OUTPUT8 MUX50: 00 : Select .0 input for MUX50 01 : Select .1 input for MUX50 10 : Select .2 input for MUX50 11: Select .3 input for MUX50 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-214. OUTPUT8MUX48TO63CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX49	R/W	0h	Select Bits for OUTPUT8 MUX49: 00 : Select .0 input for MUX49 01 : Select .1 input for MUX49 10 : Select .2 input for MUX49 11: Select .3 input for MUX49 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX48	R/W	0h	Select Bits for OUTPUT8 MUX48: 00 : Select .0 input for MUX48 01 : Select .1 input for MUX48 10 : Select .2 input for MUX48 11: Select .3 input for MUX48 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.33 OUTPUT1MUXENABLE Register (Offset = 40h) [Reset = 0000000h]

OUTPUT1MUXENABLE is shown in [Figure 16-199](#) and described in [Table 16-215](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 1

**Figure 16-199. OUTPUT1MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-215. OUTPUT1MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-215. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-215. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-215. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-215. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.34 OUTPUT1MUXENABLE32TO63 Register (Offset = 42h) [Reset = 0000000h]

OUTPUT1MUXENABLE32TO63 is shown in [Figure 16-200](#) and described in [Table 16-216](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 1

**Figure 16-200. OUTPUT1MUXENABLE32TO63 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-216. OUTPUT1MUXENABLE32TO63 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX63 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX63 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX62 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX62 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX61 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX61 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX60 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX60 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-216. OUTPUT1MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX59 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX59 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX58 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX58 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX57 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX57 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX56 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX56 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX55 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX55 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX54 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX54 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX53 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX53 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX52 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX52 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-216. OUTPUT1MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX51 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX51 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX50 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX50 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX49 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX49 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX48 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX48 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX47 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX47 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX46 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX46 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX45 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX45 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX44 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX44 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-216. OUTPUT1MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX43 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX43 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX42 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX42 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX41 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX41 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX40 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX40 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX39 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX39 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX38 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX38 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX37 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX37 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX36 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX36 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-216. OUTPUT1MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX35 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX35 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX34 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX34 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX33 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX33 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of MUX32 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of MUX32 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.35 OUTPUT2MUXENABLE Register (Offset = 44h) [Reset = 0000000h]

OUTPUT2MUXENABLE is shown in [Figure 16-201](#) and described in [Table 16-217](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 2

**Figure 16-201. OUTPUT2MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-217. OUTPUT2MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-217. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-217. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-217. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-217. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.36 OUTPUT2MUXENABLE32TO63 Register (Offset = 46h) [Reset = 0000000h]

OUTPUT2MUXENABLE32TO63 is shown in [Figure 16-202](#) and described in [Table 16-218](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 2

**Figure 16-202. OUTPUT2MUXENABLE32TO63 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-218. OUTPUT2MUXENABLE32TO63 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX63 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX63 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX62 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX62 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX61 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX61 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX60 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX60 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-218. OUTPUT2MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX59 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX59 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX58 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX58 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX57 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX57 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX56 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX56 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX55 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX55 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX54 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX54 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX53 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX53 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX52 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX52 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-218. OUTPUT2MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX51 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX51 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX50 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX50 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX49 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX49 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX48 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX48 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX47 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX47 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX46 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX46 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX45 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX45 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX44 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX44 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-218. OUTPUT2MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX43 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX43 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX42 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX42 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX41 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX41 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX40 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX40 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX39 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX39 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX38 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX38 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX37 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX37 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX36 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX36 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-218. OUTPUT2MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX35 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX35 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX34 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX34 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX33 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX33 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of MUX32 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of MUX32 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.8.37 OUTPUT3MUXENABLE Register (Offset = 48h) [Reset = 0000000h]

OUTPUT3MUXENABLE is shown in [Figure 16-203](#) and described in [Table 16-219](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 3

**Figure 16-203. OUTPUT3MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-219. OUTPUT3MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-219. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-219. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-219. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-219. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.38 OUTPUT3MUXENABLE32TO63 Register (Offset = 4Ah) [Reset = 0000000h]

OUTPUT3MUXENABLE32TO63 is shown in [Figure 16-204](#) and described in [Table 16-220](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 3

**Figure 16-204. OUTPUT3MUXENABLE32TO63 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-220. OUTPUT3MUXENABLE32TO63 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX63 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX63 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX62 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX62 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX61 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX61 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX60 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX60 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-220. OUTPUT3MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX59 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX59 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX58 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX58 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX57 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX57 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX56 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX56 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX55 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX55 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX54 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX54 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX53 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX53 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX52 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX52 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-220. OUTPUT3MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX51 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX51 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX50 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX50 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX49 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX49 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX48 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX48 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX47 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX47 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX46 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX46 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX45 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX45 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX44 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX44 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-220. OUTPUT3MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX43 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX43 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX42 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX42 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX41 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX41 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX40 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX40 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX39 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX39 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX38 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX38 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX37 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX37 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX36 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX36 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-220. OUTPUT3MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX35 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX35 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX34 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX34 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX33 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX33 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of MUX32 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of MUX32 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.39 OUTPUT4MUXENABLE Register (Offset = 4Ch) [Reset = 0000000h]

OUTPUT4MUXENABLE is shown in [Figure 16-205](#) and described in [Table 16-221](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 4

**Figure 16-205. OUTPUT4MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-221. OUTPUT4MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-221. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-221. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-221. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-221. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.40 OUTPUT4MUXENABLE32TO63 Register (Offset = 4Eh) [Reset = 0000000h]

OUTPUT4MUXENABLE32TO63 is shown in [Figure 16-206](#) and described in [Table 16-222](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 4

**Figure 16-206. OUTPUT4MUXENABLE32TO63 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-222. OUTPUT4MUXENABLE32TO63 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX63 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX63 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX62 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX62 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX61 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX61 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX60 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX60 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-222. OUTPUT4MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX59 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX59 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX58 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX58 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX57 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX57 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX56 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX56 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX55 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX55 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX54 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX54 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX53 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX53 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX52 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX52 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-222. OUTPUT4MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX51 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX51 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX50 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX50 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX49 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX49 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX48 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX48 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX47 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX47 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX46 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX46 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX45 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX45 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX44 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX44 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-222. OUTPUT4MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX43 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX43 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX42 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX42 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX41 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX41 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX40 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX40 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX39 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX39 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX38 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX38 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX37 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX37 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX36 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX36 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-222. OUTPUT4MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX35 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX35 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX34 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX34 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX33 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX33 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of MUX32 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of MUX32 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.41 OUTPUT5MUXENABLE Register (Offset = 50h) [Reset = 0000000h]

OUTPUT5MUXENABLE is shown in [Figure 16-207](#) and described in [Table 16-223](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 5

**Figure 16-207. OUTPUT5MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-223. OUTPUT5MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-223. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-223. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-223. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-223. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.42 OUTPUT5MUXENABLE32TO63 Register (Offset = 52h) [Reset = 0000000h]

OUTPUT5MUXENABLE32TO63 is shown in [Figure 16-208](#) and described in [Table 16-224](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 5

**Figure 16-208. OUTPUT5MUXENABLE32TO63 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-224. OUTPUT5MUXENABLE32TO63 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX63 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX63 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX62 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX62 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX61 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX61 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX60 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX60 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-224. OUTPUT5MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX59 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX59 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX58 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX58 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX57 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX57 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX56 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX56 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX55 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX55 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX54 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX54 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX53 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX53 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX52 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX52 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-224. OUTPUT5MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX51 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX51 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX50 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX50 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX49 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX49 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX48 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX48 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX47 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX47 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX46 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX46 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX45 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX45 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX44 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX44 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-224. OUTPUT5MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX43 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX43 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX42 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX42 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX41 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX41 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX40 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX40 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX39 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX39 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX38 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX38 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX37 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX37 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX36 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX36 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-224. OUTPUT5MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX35 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX35 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX34 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX34 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX33 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX33 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of MUX32 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of MUX32 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.43 OUTPUT6MUXENABLE Register (Offset = 54h) [Reset = 0000000h]

OUTPUT6MUXENABLE is shown in [Figure 16-209](#) and described in [Table 16-225](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 6

**Figure 16-209. OUTPUT6MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-225. OUTPUT6MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-225. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-225. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-225. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-225. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.44 OUTPUT6MUXENABLE32TO63 Register (Offset = 56h) [Reset = 0000000h]

OUTPUT6MUXENABLE32TO63 is shown in [Figure 16-210](#) and described in [Table 16-226](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 6

**Figure 16-210. OUTPUT6MUXENABLE32TO63 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-226. OUTPUT6MUXENABLE32TO63 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX63 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX63 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX62 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX62 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX61 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX61 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX60 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX60 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-226. OUTPUT6MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX59 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX59 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX58 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX58 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX57 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX57 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX56 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX56 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX55 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX55 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX54 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX54 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX53 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX53 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX52 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX52 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-226. OUTPUT6MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX51 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX51 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX50 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX50 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX49 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX49 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX48 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX48 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX47 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX47 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX46 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX46 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX45 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX45 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX44 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX44 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-226. OUTPUT6MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX43 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX43 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX42 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX42 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX41 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX41 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX40 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX40 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX39 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX39 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX38 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX38 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX37 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX37 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX36 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX36 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-226. OUTPUT6MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX35 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX35 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX34 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX34 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX33 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX33 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of MUX32 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of MUX32 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.8.45 OUTPUT7MUXENABLE Register (Offset = 58h) [Reset = 0000000h]

OUTPUT7MUXENABLE is shown in [Figure 16-211](#) and described in [Table 16-227](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 7

**Figure 16-211. OUTPUT7MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-227. OUTPUT7MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-227. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-227. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-227. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-227. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.46 OUTPUT7MUXENABLE32TO63 Register (Offset = 5Ah) [Reset = 0000000h]

OUTPUT7MUXENABLE32TO63 is shown in [Figure 16-212](#) and described in [Table 16-228](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 7

**Figure 16-212. OUTPUT7MUXENABLE32TO63 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-228. OUTPUT7MUXENABLE32TO63 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX63 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX63 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX62 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX62 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX61 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX61 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX60 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX60 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-228. OUTPUT7MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX59 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX59 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX58 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX58 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX57 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX57 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX56 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX56 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX55 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX55 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX54 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX54 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX53 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX53 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX52 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX52 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-228. OUTPUT7MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX51 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX51 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX50 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX50 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX49 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX49 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX48 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX48 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX47 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX47 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX46 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX46 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX45 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX45 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX44 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX44 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-228. OUTPUT7MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX43 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX43 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX42 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX42 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX41 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX41 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX40 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX40 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX39 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX39 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX38 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX38 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX37 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX37 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX36 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX36 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-228. OUTPUT7MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX35 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX35 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX34 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX34 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX33 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX33 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of MUX32 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of MUX32 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.47 OUTPUT8MUXENABLE Register (Offset = 5Ch) [Reset = 0000000h]

OUTPUT8MUXENABLE is shown in [Figure 16-213](#) and described in [Table 16-229](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 8

**Figure 16-213. OUTPUT8MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-229. OUTPUT8MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-229. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-229. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-229. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-229. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.48 OUTPUT8MUXENABLE32TO63 Register (Offset = 5Eh) [Reset = 0000000h]

OUTPUT8MUXENABLE32TO63 is shown in [Figure 16-214](#) and described in [Table 16-230](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 8

**Figure 16-214. OUTPUT8MUXENABLE32TO63 Register**

31	30	29	28	27	26	25	24
MUX63	MUX62	MUX61	MUX60	MUX59	MUX58	MUX57	MUX56
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX55	MUX54	MUX53	MUX52	MUX51	MUX50	MUX49	MUX48
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX47	MUX46	MUX45	MUX44	MUX43	MUX42	MUX41	MUX40
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX39	MUX38	MUX37	MUX36	MUX35	MUX34	MUX33	MUX32
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-230. OUTPUT8MUXENABLE32TO63 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX63	R/W	0h	Selects the output of MUX63 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX63 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX63 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX62	R/W	0h	Selects the output of MUX62 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX62 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX62 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX61	R/W	0h	Selects the output of MUX61 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX61 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX61 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX60	R/W	0h	Selects the output of MUX60 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX60 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX60 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-230. OUTPUT8MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX59	R/W	0h	Selects the output of MUX59 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX59 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX59 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX58	R/W	0h	Selects the output of MUX58 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX58 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX58 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX57	R/W	0h	Selects the output of MUX57 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX57 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX57 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX56	R/W	0h	Selects the output of MUX56 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX56 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX56 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX55	R/W	0h	Selects the output of MUX55 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX55 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX55 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX54	R/W	0h	Selects the output of MUX54 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX54 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX54 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX53	R/W	0h	Selects the output of MUX53 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX53 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX53 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX52	R/W	0h	Selects the output of MUX52 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX52 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX52 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-230. OUTPUT8MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX51	R/W	0h	Selects the output of MUX51 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX51 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX51 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX50	R/W	0h	Selects the output of MUX50 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX50 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX50 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX49	R/W	0h	Selects the output of MUX49 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX49 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX49 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX48	R/W	0h	Selects the output of MUX48 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX48 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX48 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX47	R/W	0h	Selects the output of MUX47 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX47 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX47 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX46	R/W	0h	Selects the output of MUX46 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX46 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX46 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX45	R/W	0h	Selects the output of MUX45 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX45 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX45 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX44	R/W	0h	Selects the output of MUX44 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX44 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX44 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-230. OUTPUT8MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX43	R/W	0h	Selects the output of MUX43 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX43 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX43 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX42	R/W	0h	Selects the output of MUX42 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX42 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX42 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX41	R/W	0h	Selects the output of MUX41 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX41 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX41 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX40	R/W	0h	Selects the output of MUX40 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX40 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX40 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX39	R/W	0h	Selects the output of MUX39 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX39 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX39 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX38	R/W	0h	Selects the output of MUX38 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX38 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX38 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX37	R/W	0h	Selects the output of MUX37 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX37 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX37 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX36	R/W	0h	Selects the output of MUX36 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX36 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX36 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-230. OUTPUT8MUXENABLE32TO63 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX35	R/W	0h	Selects the output of MUX35 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX35 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX35 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX34	R/W	0h	Selects the output of MUX34 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX34 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX34 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX33	R/W	0h	Selects the output of MUX33 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX33 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX33 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX32	R/W	0h	Selects the output of MUX32 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of MUX32 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of MUX32 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.49 OUTPUTLATCH Register (Offset = 60h) [Reset = 0000000h]

OUTPUTLATCH is shown in [Figure 16-215](#) and described in [Table 16-231](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch

**Figure 16-215. OUTPUTLATCH Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-231. OUTPUTLATCH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R	0h	Records the OUTPUT8 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	OUTPUT7	R	0h	Records the OUTPUT7 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	OUTPUT6	R	0h	Records the OUTPUT6 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	OUTPUT5	R	0h	Records the OUTPUT5 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-231. OUTPUTLATCH Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	OUTPUT4	R	0h	Records the OUTPUT4 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	OUTPUT3	R	0h	Records the OUTPUT3 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	OUTPUT2	R	0h	Records the OUTPUT2 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	OUTPUT1	R	0h	Records the OUTPUT1 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.8.50 OUTPUTLATCHCLR Register (Offset = 62h) [Reset = 0000000h]

OUTPUTLATCHCLR is shown in [Figure 16-216](#) and described in [Table 16-232](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

**Figure 16-216. OUTPUTLATCHCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-232. OUTPUTLATCHCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R-0/W1S	0h	Clears the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R-0/W1S	0h	Clears the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R-0/W1S	0h	Clears the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R-0/W1S	0h	Clears the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R-0/W1S	0h	Clears the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-232. OUTPUTLATCHCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OUTPUT3	R-0/W1S	0h	Clears the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	OUTPUT2	R-0/W1S	0h	Clears the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R-0/W1S	0h	Clears the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.8.51 OUTPUTLATCHFRC Register (Offset = 64h) [Reset = 0000000h]

OUTPUTLATCHFRC is shown in [Figure 16-217](#) and described in [Table 16-233](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

**Figure 16-217. OUTPUTLATCHFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-233. OUTPUTLATCHFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R-0/W1S	0h	Sets the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R-0/W1S	0h	Sets the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R-0/W1S	0h	Sets the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R-0/W1S	0h	Sets the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R-0/W1S	0h	Sets the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-233. OUTPUTLATCHFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OUTPUT3	R-0/W1S	0h	Sets the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	OUTPUT2	R-0/W1S	0h	Sets the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R-0/W1S	0h	Sets the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.52 OUTPUTLATCHENABLE Register (Offset = 66h) [Reset = 0000000h]

OUTPUTLATCHENABLE is shown in [Figure 16-218](#) and described in [Table 16-234](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Enable

**Figure 16-218. OUTPUTLATCHENABLE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-234. OUTPUTLATCHENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R/W	0h	Selects the output latch to drive OUTPUT8 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R/W	0h	Selects the output latch to drive OUTPUT7 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R/W	0h	Selects the output latch to drive OUTPUT6 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R/W	0h	Selects the output latch to drive OUTPUT5 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R/W	0h	Selects the output latch to drive OUTPUT4 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUTPUT3	R/W	0h	Selects the output latch to drive OUTPUT3 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-234. OUTPUTLATCHENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUTPUT2	R/W	0h	Selects the output latch to drive OUTPUT2 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R/W	0h	Selects the output latch to drive OUTPUT1 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.53 OUTPUTINV Register (Offset = 68h) [Reset = 0000000h]

OUTPUTINV is shown in [Figure 16-219](#) and described in [Table 16-235](#).

Return to the [Summary Table](#).

Output X-BAR Output Inversion

**Figure 16-219. OUTPUTINV Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-235. OUTPUTINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R/W	0h	Selects polarity for OUTPUT8 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R/W	0h	Selects polarity for OUTPUT7 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R/W	0h	Selects polarity for OUTPUT6 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R/W	0h	Selects polarity for OUTPUT5 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R/W	0h	Selects polarity for OUTPUT4 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUTPUT3	R/W	0h	Selects polarity for OUTPUT3 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-235. OUTPUTINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUTPUT2	R/W	0h	Selects polarity for OUTPUT2 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R/W	0h	Selects polarity for OUTPUT1 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.8.54 OUTPUTLOCK Register (Offset = 6Eh) [Reset = 0000000h]

OUTPUTLOCK is shown in [Figure 16-220](#) and described in [Table 16-236](#).

Return to the [Summary Table](#).

Output X-BAR Configuration Lock register

**Figure 16-220. OUTPUTLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W1S-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W1S-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/WOnce-0h

**Table 16-236. OUTPUTLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W1S	0h	Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/WOnce	0h	Locks the configuration for OUTPUT-XBAR. Once the configuration is locked, writes to the below registers for OUTPUT-XBAR is blocked. Registers Affected by the LOCK mechanism: OUTPUT-XBAROUTyMUX0TO15CFG OUTPUT-XBAROUTyMUX16TO31CFG OUTPUT-XBAROUTyMUXENABLE OUTPUT-XBAROUTLATENABLE OUTPUT-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn

### 16.3.9 OUTPUT\_XBAR\_REGS Registers

Table 16-237 lists the memory-mapped registers for the OUTPUT\_XBAR\_REGS registers. All register offset addresses not listed in Table 16-237 should be considered as reserved locations and the register contents should not be modified.

**Table 16-237. OUTPUT\_XBAR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	OUTPUT1MUX0TO15CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
2h	OUTPUT1MUX16TO31CFG	Output X-BAR Mux Configuration for Output 1	EALLOW	<a href="#">Go</a>
4h	OUTPUT2MUX0TO15CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
6h	OUTPUT2MUX16TO31CFG	Output X-BAR Mux Configuration for Output 2	EALLOW	<a href="#">Go</a>
8h	OUTPUT3MUX0TO15CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
Ah	OUTPUT3MUX16TO31CFG	Output X-BAR Mux Configuration for Output 3	EALLOW	<a href="#">Go</a>
Ch	OUTPUT4MUX0TO15CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
Eh	OUTPUT4MUX16TO31CFG	Output X-BAR Mux Configuration for Output 4	EALLOW	<a href="#">Go</a>
10h	OUTPUT5MUX0TO15CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
12h	OUTPUT5MUX16TO31CFG	Output X-BAR Mux Configuration for Output 5	EALLOW	<a href="#">Go</a>
14h	OUTPUT6MUX0TO15CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
16h	OUTPUT6MUX16TO31CFG	Output X-BAR Mux Configuration for Output 6	EALLOW	<a href="#">Go</a>
18h	OUTPUT7MUX0TO15CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
1Ah	OUTPUT7MUX16TO31CFG	Output X-BAR Mux Configuration for Output 7	EALLOW	<a href="#">Go</a>
1Ch	OUTPUT8MUX0TO15CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
1Eh	OUTPUT8MUX16TO31CFG	Output X-BAR Mux Configuration for Output 8	EALLOW	<a href="#">Go</a>
20h	OUTPUT1MUXENABLE	Output X-BAR Mux Enable for Output 1	EALLOW	<a href="#">Go</a>
22h	OUTPUT2MUXENABLE	Output X-BAR Mux Enable for Output 2	EALLOW	<a href="#">Go</a>
24h	OUTPUT3MUXENABLE	Output X-BAR Mux Enable for Output 3	EALLOW	<a href="#">Go</a>
26h	OUTPUT4MUXENABLE	Output X-BAR Mux Enable for Output 4	EALLOW	<a href="#">Go</a>
28h	OUTPUT5MUXENABLE	Output X-BAR Mux Enable for Output 5	EALLOW	<a href="#">Go</a>
2Ah	OUTPUT6MUXENABLE	Output X-BAR Mux Enable for Output 6	EALLOW	<a href="#">Go</a>
2Ch	OUTPUT7MUXENABLE	Output X-BAR Mux Enable for Output 7	EALLOW	<a href="#">Go</a>
2Eh	OUTPUT8MUXENABLE	Output X-BAR Mux Enable for Output 8	EALLOW	<a href="#">Go</a>
30h	OUTPUTLATCH	Output X-BAR Output Latch		<a href="#">Go</a>
32h	OUTPUTLATCHCLR	Output X-BAR Output Latch Clear		<a href="#">Go</a>
34h	OUTPUTLATCHFRC	Output X-BAR Output Latch Clear		<a href="#">Go</a>
36h	OUTPUTLATCHENABLE	Output X-BAR Output Latch Enable	EALLOW	<a href="#">Go</a>
38h	OUTPUTINV	Output X-BAR Output Inversion	EALLOW	<a href="#">Go</a>
3Eh	OUTPUTLOCK	Output X-BAR Configuration Lock register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 16-238 shows the codes that are used for access types in this section.

**Table 16-238. OUTPUT\_XBAR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write



**Table 16-238. OUTPUT\_XBAR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W1S	W 1S	Write 1 to set
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 16.3.9.1 OUTPUT1MUX0TO15CFG Register (Offset = 0h) [Reset = 0000000h]

OUTPUT1MUX0TO15CFG is shown in [Figure 16-221](#) and described in [Table 16-239](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 16-221. OUTPUT1MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-239. OUTPUT1MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT1 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT1 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT1 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT1 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT1 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT1 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-239. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT1 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT1 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT1 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT1 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT1 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT1 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT1 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT1 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-239. OUTPUT1MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT1 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT1 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.2 OUTPUT1MUX16TO31CFG Register (Offset = 2h) [Reset = 0000000h]

OUTPUT1MUX16TO31CFG is shown in [Figure 16-222](#) and described in [Table 16-240](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 1

**Figure 16-222. OUTPUT1MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-240. OUTPUT1MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT1 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT1 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT1 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT1 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT1 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT1 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-240. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT1 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT1 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT1 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT1 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT1 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT1 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT1 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT1 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-240. OUTPUT1MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT1 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT1 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.3 OUTPUT2MUX0TO15CFG Register (Offset = 4h) [Reset = 0000000h]

OUTPUT2MUX0TO15CFG is shown in [Figure 16-223](#) and described in [Table 16-241](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 16-223. OUTPUT2MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-241. OUTPUT2MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT2 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT2 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT2 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT2 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT2 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT2 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-241. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT2 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT2 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT2 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT2 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT2 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT2 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT2 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT2 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-241. OUTPUT2MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT2 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT2 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.4 OUTPUT2MUX16TO31CFG Register (Offset = 6h) [Reset = 0000000h]

OUTPUT2MUX16TO31CFG is shown in [Figure 16-224](#) and described in [Table 16-242](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 2

**Figure 16-224. OUTPUT2MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-242. OUTPUT2MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT2 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT2 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT2 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT2 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT2 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT2 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-242. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT2 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT2 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT2 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT2 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT2 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT2 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT2 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT2 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-242. OUTPUT2MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT2 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT2 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.5 OUTPUT3MUX0TO15CFG Register (Offset = 8h) [Reset = 0000000h]

OUTPUT3MUX0TO15CFG is shown in [Figure 16-225](#) and described in [Table 16-243](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 16-225. OUTPUT3MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-243. OUTPUT3MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT3 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT3 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT3 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT3 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT3 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT3 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-243. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT3 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT3 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT3 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT3 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT3 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT3 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT3 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT3 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-243. OUTPUT3MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT3 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT3 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.9.6 OUTPUT3MUX16TO31CFG Register (Offset = Ah) [Reset = 0000000h]

OUTPUT3MUX16TO31CFG is shown in [Figure 16-226](#) and described in [Table 16-244](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 3

**Figure 16-226. OUTPUT3MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-244. OUTPUT3MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT3 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT3 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT3 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT3 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT3 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT3 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-244. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT3 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT3 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT3 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT3 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT3 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT3 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT3 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT3 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-244. OUTPUT3MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT3 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT3 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.7 OUTPUT4MUX0TO15CFG Register (Offset = Ch) [Reset = 0000000h]

OUTPUT4MUX0TO15CFG is shown in [Figure 16-227](#) and described in [Table 16-245](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 16-227. OUTPUT4MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-245. OUTPUT4MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT4 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT4 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT4 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT4 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT4 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT4 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-245. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT4 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT4 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT4 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT4 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT4 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT4 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT4 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT4 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-245. OUTPUT4MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT4 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT4 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.8 OUTPUT4MUX16TO31CFG Register (Offset = Eh) [Reset = 0000000h]

OUTPUT4MUX16TO31CFG is shown in [Figure 16-228](#) and described in [Table 16-246](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 4

**Figure 16-228. OUTPUT4MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-246. OUTPUT4MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT4 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT4 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT4 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT4 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT4 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT4 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-246. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT4 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT4 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT4 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT4 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT4 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT4 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT4 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT4 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-246. OUTPUT4MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT4 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT4 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.9 OUTPUT5MUX0TO15CFG Register (Offset = 10h) [Reset = 0000000h]

OUTPUT5MUX0TO15CFG is shown in [Figure 16-229](#) and described in [Table 16-247](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 16-229. OUTPUT5MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-247. OUTPUT5MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT5 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT5 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT5 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT5 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT5 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT5 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-247. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT5 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT5 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT5 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT5 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT5 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT5 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT5 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT5 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-247. OUTPUT5MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT5 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT5 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.10 OUTPUT5MUX16TO31CFG Register (Offset = 12h) [Reset = 0000000h]

OUTPUT5MUX16TO31CFG is shown in [Figure 16-230](#) and described in [Table 16-248](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 5

**Figure 16-230. OUTPUT5MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-248. OUTPUT5MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT5 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT5 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT5 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT5 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT5 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT5 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-248. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT5 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT5 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT5 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT5 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT5 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT5 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT5 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT5 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-248. OUTPUT5MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT5 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT5 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.11 OUTPUT6MUX0TO15CFG Register (Offset = 14h) [Reset = 0000000h]

OUTPUT6MUX0TO15CFG is shown in [Figure 16-231](#) and described in [Table 16-249](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 16-231. OUTPUT6MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-249. OUTPUT6MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT6 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT6 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT6 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT6 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT6 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT6 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-249. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT6 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT6 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT6 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT6 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT6 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT6 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT6 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT6 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-249. OUTPUT6MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT6 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT6 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.12 OUTPUT6MUX16TO31CFG Register (Offset = 16h) [Reset = 0000000h]

OUTPUT6MUX16TO31CFG is shown in [Figure 16-232](#) and described in [Table 16-250](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 6

**Figure 16-232. OUTPUT6MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-250. OUTPUT6MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT6 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT6 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT6 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT6 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT6 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT6 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-250. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT6 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT6 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT6 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT6 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT6 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT6 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT6 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT6 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-250. OUTPUT6MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT6 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT6 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.13 OUTPUT7MUX0TO15CFG Register (Offset = 18h) [Reset = 00000000h]

OUTPUT7MUX0TO15CFG is shown in [Figure 16-233](#) and described in [Table 16-251](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 16-233. OUTPUT7MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-251. OUTPUT7MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT7 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT7 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT7 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT7 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT7 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT7 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-251. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT7 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT7 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT7 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT7 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT7 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT7 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT7 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT7 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-251. OUTPUT7MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT7 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT7 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.9.14 OUTPUT7MUX16TO31CFG Register (Offset = 1Ah) [Reset = 0000000h]

OUTPUT7MUX16TO31CFG is shown in [Figure 16-234](#) and described in [Table 16-252](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 7

**Figure 16-234. OUTPUT7MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-252. OUTPUT7MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT7 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT7 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT7 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT7 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT7 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT7 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-252. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT7 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT7 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT7 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT7 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT7 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT7 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT7 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT7 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-252. OUTPUT7MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT7 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT7 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.15 OUTPUT8MUX0TO15CFG Register (Offset = 1Ch) [Reset = 0000000h]

OUTPUT8MUX0TO15CFG is shown in [Figure 16-235](#) and described in [Table 16-253](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 16-235. OUTPUT8MUX0TO15CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX15		MUX14		MUX13		MUX12		MUX11		MUX10		MUX9		MUX8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX7		MUX6		MUX5		MUX4		MUX3		MUX2		MUX1		MUX0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-253. OUTPUT8MUX0TO15CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX15	R/W	0h	Select Bits for OUTPUT8 Mux15: 00 : Select .0 input for Mux15 01 : Select .1 input for Mux15 10 : Select .2 input for Mux15 11 : Select .3 input for Mux15 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX14	R/W	0h	Select Bits for OUTPUT8 Mux14: 00 : Select .0 input for Mux14 01 : Select .1 input for Mux14 10 : Select .2 input for Mux14 11 : Select .3 input for Mux14 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX13	R/W	0h	Select Bits for OUTPUT8 Mux13: 00 : Select .0 input for Mux13 01 : Select .1 input for Mux13 10 : Select .2 input for Mux13 11 : Select .3 input for Mux13 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX12	R/W	0h	Select Bits for OUTPUT8 Mux12: 00 : Select .0 input for Mux12 01 : Select .1 input for Mux12 10 : Select .2 input for Mux12 11 : Select .3 input for Mux12 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX11	R/W	0h	Select Bits for OUTPUT8 Mux11: 00 : Select .0 input for Mux11 01 : Select .1 input for Mux11 10 : Select .2 input for Mux11 11 : Select .3 input for Mux11 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX10	R/W	0h	Select Bits for OUTPUT8 Mux10: 00 : Select .0 input for Mux10 01 : Select .1 input for Mux10 10 : Select .2 input for Mux10 11 : Select .3 input for Mux10 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-253. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX9	R/W	0h	Select Bits for OUTPUT8 Mux9: 00 : Select .0 input for Mux9 01 : Select .1 input for Mux9 10 : Select .2 input for Mux9 11 : Select .3 input for Mux9 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX8	R/W	0h	Select Bits for OUTPUT8 Mux8: 00 : Select .0 input for Mux8 01 : Select .1 input for Mux8 10 : Select .2 input for Mux8 11 : Select .3 input for Mux8 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX7	R/W	0h	Select Bits for OUTPUT8 Mux7: 00 : Select .0 input for Mux7 01 : Select .1 input for Mux7 10 : Select .2 input for Mux7 11 : Select .3 input for Mux7 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX6	R/W	0h	Select Bits for OUTPUT8 Mux6: 00 : Select .0 input for Mux6 01 : Select .1 input for Mux6 10 : Select .2 input for Mux6 11 : Select .3 input for Mux6 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX5	R/W	0h	Select Bits for OUTPUT8 Mux5: 00 : Select .0 input for Mux5 01 : Select .1 input for Mux5 10 : Select .2 input for Mux5 11 : Select .3 input for Mux5 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX4	R/W	0h	Select Bits for OUTPUT8 Mux4: 00 : Select .0 input for Mux4 01 : Select .1 input for Mux4 10 : Select .2 input for Mux4 11 : Select .3 input for Mux4 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX3	R/W	0h	Select Bits for OUTPUT8 Mux3: 00 : Select .0 input for Mux3 01 : Select .1 input for Mux3 10 : Select .2 input for Mux3 11 : Select .3 input for Mux3 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX2	R/W	0h	Select Bits for OUTPUT8 Mux2: 00 : Select .0 input for Mux2 01 : Select .1 input for Mux2 10 : Select .2 input for Mux2 11 : Select .3 input for Mux2 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-253. OUTPUT8MUX0TO15CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX1	R/W	0h	Select Bits for OUTPUT8 Mux1: 00 : Select .0 input for Mux1 01 : Select .1 input for Mux1 10 : Select .2 input for Mux1 11 : Select .3 input for Mux1 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX0	R/W	0h	Select Bits for OUTPUT8 Mux0: 00 : Select .0 input for Mux0 01 : Select .1 input for Mux0 10 : Select .2 input for Mux0 11 : Select .3 input for Mux0 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.16 OUTPUT8MUX16TO31CFG Register (Offset = 1Eh) [Reset = 0000000h]

OUTPUT8MUX16TO31CFG is shown in [Figure 16-236](#) and described in [Table 16-254](#).

Return to the [Summary Table](#).

Output X-BAR Mux Configuration for Output 8

**Figure 16-236. OUTPUT8MUX16TO31CFG Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MUX31		MUX30		MUX29		MUX28		MUX27		MUX26		MUX25		MUX24	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MUX23		MUX22		MUX21		MUX20		MUX19		MUX18		MUX17		MUX16	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 16-254. OUTPUT8MUX16TO31CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	MUX31	R/W	0h	Select Bits for OUTPUT8 Mux31: 00 : Select .0 input for Mux31 01 : Select .1 input for Mux31 10 : Select .2 input for Mux31 11 : Select .3 input for Mux31 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29-28	MUX30	R/W	0h	Select Bits for OUTPUT8 Mux30: 00 : Select .0 input for Mux30 01 : Select .1 input for Mux30 10 : Select .2 input for Mux30 11 : Select .3 input for Mux30 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
27-26	MUX29	R/W	0h	Select Bits for OUTPUT8 Mux29: 00 : Select .0 input for Mux29 01 : Select .1 input for Mux29 10 : Select .2 input for Mux29 11 : Select .3 input for Mux29 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25-24	MUX28	R/W	0h	Select Bits for OUTPUT8 Mux28: 00 : Select .0 input for Mux28 01 : Select .1 input for Mux28 10 : Select .2 input for Mux28 11 : Select .3 input for Mux28 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23-22	MUX27	R/W	0h	Select Bits for OUTPUT8 Mux27: 00 : Select .0 input for Mux27 01 : Select .1 input for Mux27 10 : Select .2 input for Mux27 11 : Select .3 input for Mux27 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21-20	MUX26	R/W	0h	Select Bits for OUTPUT8 Mux26: 00 : Select .0 input for Mux26 01 : Select .1 input for Mux26 10 : Select .2 input for Mux26 11 : Select .3 input for Mux26 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-254. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-18	MUX25	R/W	0h	Select Bits for OUTPUT8 Mux25: 00 : Select .0 input for Mux25 01 : Select .1 input for Mux25 10 : Select .2 input for Mux25 11 : Select .3 input for Mux25 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17-16	MUX24	R/W	0h	Select Bits for OUTPUT8 Mux24: 00 : Select .0 input for Mux24 01 : Select .1 input for Mux24 10 : Select .2 input for Mux24 11 : Select .3 input for Mux24 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15-14	MUX23	R/W	0h	Select Bits for OUTPUT8 Mux23: 00 : Select .0 input for Mux23 01 : Select .1 input for Mux23 10 : Select .2 input for Mux23 11 : Select .3 input for Mux23 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13-12	MUX22	R/W	0h	Select Bits for OUTPUT8 Mux22: 00 : Select .0 input for Mux22 01 : Select .1 input for Mux22 10 : Select .2 input for Mux22 11 : Select .3 input for Mux22 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
11-10	MUX21	R/W	0h	Select Bits for OUTPUT8 Mux21: 00 : Select .0 input for Mux21 01 : Select .1 input for Mux21 10 : Select .2 input for Mux21 11 : Select .3 input for Mux21 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9-8	MUX20	R/W	0h	Select Bits for OUTPUT8 Mux20: 00 : Select .0 input for Mux20 01 : Select .1 input for Mux20 10 : Select .2 input for Mux20 11 : Select .3 input for Mux20 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7-6	MUX19	R/W	0h	Select Bits for OUTPUT8 Mux19: 00 : Select .0 input for Mux19 01 : Select .1 input for Mux19 10 : Select .2 input for Mux19 11 : Select .3 input for Mux19 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5-4	MUX18	R/W	0h	Select Bits for OUTPUT8 Mux18: 00 : Select .0 input for Mux18 01 : Select .1 input for Mux18 10 : Select .2 input for Mux18 11 : Select .3 input for Mux18 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-254. OUTPUT8MUX16TO31CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	MUX17	R/W	0h	Select Bits for OUTPUT8 Mux17: 00 : Select .0 input for Mux17 01 : Select .1 input for Mux17 10 : Select .2 input for Mux17 11 : Select .3 input for Mux17 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1-0	MUX16	R/W	0h	Select Bits for OUTPUT8 Mux16: 00 : Select .0 input for Mux16 01 : Select .1 input for Mux16 10 : Select .2 input for Mux16 11 : Select .3 input for Mux16 Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.17 OUTPUT1MUXENABLE Register (Offset = 20h) [Reset = 0000000h]

OUTPUT1MUXENABLE is shown in [Figure 16-237](#) and described in [Table 16-255](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 1

**Figure 16-237. OUTPUT1MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-255. OUTPUT1MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-255. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-255. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-255. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-255. OUTPUT1MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT1 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT1 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT1 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.18 OUTPUT2MUXENABLE Register (Offset = 22h) [Reset = 0000000h]

OUTPUT2MUXENABLE is shown in [Figure 16-238](#) and described in [Table 16-256](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 2

**Figure 16-238. OUTPUT2MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-256. OUTPUT2MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-256. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-256. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-256. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-256. OUTPUT2MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT2 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT2 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT2 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.19 OUTPUT3MUXENABLE Register (Offset = 24h) [Reset = 0000000h]

OUTPUT3MUXENABLE is shown in [Figure 16-239](#) and described in [Table 16-257](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 3

**Figure 16-239. OUTPUT3MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-257. OUTPUT3MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-257. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-257. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-257. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-257. OUTPUT3MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT3 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT3 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT3 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



### 16.3.9.20 OUTPUT4MUXENABLE Register (Offset = 26h) [Reset = 0000000h]

OUTPUT4MUXENABLE is shown in [Figure 16-240](#) and described in [Table 16-258](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 4

**Figure 16-240. OUTPUT4MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-258. OUTPUT4MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-258. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-258. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-258. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-258. OUTPUT4MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT4 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT4 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT4 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.21 OUTPUT5MUXENABLE Register (Offset = 28h) [Reset = 0000000h]

OUTPUT5MUXENABLE is shown in [Figure 16-241](#) and described in [Table 16-259](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 5

**Figure 16-241. OUTPUT5MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-259. OUTPUT5MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-259. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-259. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-259. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-259. OUTPUT5MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT5 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT5 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT5 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.22 OUTPUT6MUXENABLE Register (Offset = 2Ah) [Reset = 0000000h]

OUTPUT6MUXENABLE is shown in [Figure 16-242](#) and described in [Table 16-260](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 6

**Figure 16-242. OUTPUT6MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-260. OUTPUT6MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-260. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-260. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-260. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-260. OUTPUT6MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT6 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT6 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT6 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.23 OUTPUT7MUXENABLE Register (Offset = 2Ch) [Reset = 0000000h]

OUTPUT7MUXENABLE is shown in [Figure 16-243](#) and described in [Table 16-261](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 7

**Figure 16-243. OUTPUT7MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-261. OUTPUT7MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-261. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-261. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-261. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-261. OUTPUT7MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT7 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT7 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT7 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.24 OUTPUT8MUXENABLE Register (Offset = 2Eh) [Reset = 0000000h]

OUTPUT8MUXENABLE is shown in [Figure 16-244](#) and described in [Table 16-262](#).

Return to the [Summary Table](#).

Output X-BAR Mux Enable for Output 8

**Figure 16-244. OUTPUT8MUXENABLE Register**

31	30	29	28	27	26	25	24
MUX31	MUX30	MUX29	MUX28	MUX27	MUX26	MUX25	MUX24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
MUX23	MUX22	MUX21	MUX20	MUX19	MUX18	MUX17	MUX16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MUX15	MUX14	MUX13	MUX12	MUX11	MUX10	MUX9	MUX8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-262. OUTPUT8MUXENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MUX31	R/W	0h	Selects the output of Mux31 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux31 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux31 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
30	MUX30	R/W	0h	Selects the output of Mux30 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux30 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux30 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
29	MUX29	R/W	0h	Selects the output of Mux29 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux29 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux29 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
28	MUX28	R/W	0h	Selects the output of Mux28 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux28 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux28 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-262. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	MUX27	R/W	0h	Selects the output of Mux27 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux27 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux27 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
26	MUX26	R/W	0h	Selects the output of Mux26 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux26 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux26 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
25	MUX25	R/W	0h	Selects the output of Mux25 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux25 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux25 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
24	MUX24	R/W	0h	Selects the output of Mux24 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux24 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux24 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
23	MUX23	R/W	0h	Selects the output of Mux23 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux23 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux23 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
22	MUX22	R/W	0h	Selects the output of Mux22 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux22 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux22 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
21	MUX21	R/W	0h	Selects the output of Mux21 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux21 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux21 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
20	MUX20	R/W	0h	Selects the output of Mux20 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux20 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux20 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-262. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MUX19	R/W	0h	Selects the output of Mux19 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux19 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux19 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
18	MUX18	R/W	0h	Selects the output of Mux18 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux18 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux18 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
17	MUX17	R/W	0h	Selects the output of Mux17 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux17 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux17 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
16	MUX16	R/W	0h	Selects the output of Mux16 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux16 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux16 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
15	MUX15	R/W	0h	Selects the output of Mux15 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux15 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux15 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
14	MUX14	R/W	0h	Selects the output of Mux14 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux14 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux14 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
13	MUX13	R/W	0h	Selects the output of Mux13 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux13 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux13 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
12	MUX12	R/W	0h	Selects the output of Mux12 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux12 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux12 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-262. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	MUX11	R/W	0h	Selects the output of Mux11 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux11 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux11 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
10	MUX10	R/W	0h	Selects the output of Mux10 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux10 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux10 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
9	MUX9	R/W	0h	Selects the output of Mux9 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux9 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux9 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
8	MUX8	R/W	0h	Selects the output of Mux8 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux8 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux8 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
7	MUX7	R/W	0h	Selects the output of Mux7 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux7 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux7 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	MUX6	R/W	0h	Selects the output of Mux6 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux6 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux6 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	MUX5	R/W	0h	Selects the output of Mux5 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux5 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux5 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	MUX4	R/W	0h	Selects the output of Mux4 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux4 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux4 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-262. OUTPUT8MUXENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	MUX3	R/W	0h	Selects the output of Mux3 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux3 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux3 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	MUX2	R/W	0h	Selects the output of Mux2 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux2 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux2 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	MUX1	R/W	0h	Selects the output of Mux1 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux1 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux1 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	MUX0	R/W	0h	Selects the output of mux0 to drive OUTPUT8 of OUTPUT-XBAR 0: Respective output of Mux0 is disabled to drive the OUTPUT8 of OUTPUT-XBAR 1: Respective output of Mux0 is enabled to drive the OUTPUT8 of OUTPUT-XBAR Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.25 OUTPUTLATCH Register (Offset = 30h) [Reset = 0000000h]

OUTPUTLATCH is shown in [Figure 16-245](#) and described in [Table 16-263](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch

**Figure 16-245. OUTPUTLATCH Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 16-263. OUTPUTLATCH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R	0h	Records the OUTPUT8 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
6	OUTPUT7	R	0h	Records the OUTPUT7 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
5	OUTPUT6	R	0h	Records the OUTPUT6 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
4	OUTPUT5	R	0h	Records the OUTPUT5 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

**Table 16-263. OUTPUTLATCH Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	OUTPUT4	R	0h	Records the OUTPUT4 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
2	OUTPUT3	R	0h	Records the OUTPUT3 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
1	OUTPUT2	R	0h	Records the OUTPUT2 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn
0	OUTPUT1	R	0h	Records the OUTPUT1 of OUTPUT-XBAR. 0: Respective output has not been triggered 1: Respective output is triggered Refer to the Output X-BAR section of this chapter for more details. Note: [1] setting of this bit has priority over clear by software Reset type: CPU1.SYSRSn

### 16.3.9.26 OUTPUTLATCHCLR Register (Offset = 32h) [Reset = 0000000h]

OUTPUTLATCHCLR is shown in [Figure 16-246](#) and described in [Table 16-264](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

**Figure 16-246. OUTPUTLATCHCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-264. OUTPUTLATCHCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R-0/W1S	0h	Clears the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R-0/W1S	0h	Clears the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R-0/W1S	0h	Clears the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R-0/W1S	0h	Clears the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R-0/W1S	0h	Clears the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-264. OUTPUTLATCHCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OUTPUT3	R-0/W1S	0h	Clears the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	OUTPUT2	R-0/W1S	0h	Clears the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R-0/W1S	0h	Clears the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 clears the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.27 OUTPUTLATCHFRC Register (Offset = 34h) [Reset = 0000000h]

OUTPUTLATCHFRC is shown in [Figure 16-247](#) and described in [Table 16-265](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Clear

**Figure 16-247. OUTPUTLATCHFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 16-265. OUTPUTLATCHFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R-0/W1S	0h	Sets the Output-Latch for OUTPUT8 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R-0/W1S	0h	Sets the Output-Latch for OUTPUT7 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R-0/W1S	0h	Sets the Output-Latch for OUTPUT6 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R-0/W1S	0h	Sets the Output-Latch for OUTPUT5 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R-0/W1S	0h	Sets the Output-Latch for OUTPUT4 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-265. OUTPUTLATCHFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OUTPUT3	R-0/W1S	0h	Sets the Output-Latch for OUTPUT3 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
1	OUTPUT2	R-0/W1S	0h	Sets the Output-Latch for OUTPUT2 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R-0/W1S	0h	Sets the Output-Latch for OUTPUT1 of OUTPUT-XBAR Writing 1 sets the corresponding output latch bit in the OUTPUTLATCH register Write of 0 has no effect Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.28 OUTPUTLATCHENABLE Register (Offset = 36h) [Reset = 0000000h]

OUTPUTLATCHENABLE is shown in [Figure 16-248](#) and described in [Table 16-266](#).

Return to the [Summary Table](#).

Output X-BAR Output Latch Enable

**Figure 16-248. OUTPUTLATCHENABLE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-266. OUTPUTLATCHENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R/W	0h	Selects the output latch to drive OUTPUT8 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R/W	0h	Selects the output latch to drive OUTPUT7 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R/W	0h	Selects the output latch to drive OUTPUT6 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R/W	0h	Selects the output latch to drive OUTPUT5 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R/W	0h	Selects the output latch to drive OUTPUT4 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUTPUT3	R/W	0h	Selects the output latch to drive OUTPUT3 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn



**Table 16-266. OUTPUTLATCHENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUTPUT2	R/W	0h	Selects the output latch to drive OUTPUT2 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R/W	0h	Selects the output latch to drive OUTPUT1 for OUTPUT-XBAR 0: Output Latch is not selected to driven the respective output 1: Output Latch is selected to drive the respective output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.29 OUTPUTINV Register (Offset = 38h) [Reset = 0000000h]

OUTPUTINV is shown in [Figure 16-249](#) and described in [Table 16-267](#).

Return to the [Summary Table](#).

Output X-BAR Output Inversion

**Figure 16-249. OUTPUTINV Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
OUTPUT8	OUTPUT7	OUTPUT6	OUTPUT5	OUTPUT4	OUTPUT3	OUTPUT2	OUTPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 16-267. OUTPUTINV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	RESERVED	R-0	0h	Reserved
7	OUTPUT8	R/W	0h	Selects polarity for OUTPUT8 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
6	OUTPUT7	R/W	0h	Selects polarity for OUTPUT7 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
5	OUTPUT6	R/W	0h	Selects polarity for OUTPUT6 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
4	OUTPUT5	R/W	0h	Selects polarity for OUTPUT5 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
3	OUTPUT4	R/W	0h	Selects polarity for OUTPUT4 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
2	OUTPUT3	R/W	0h	Selects polarity for OUTPUT3 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

**Table 16-267. OUTPUTINV Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OUTPUT2	R/W	0h	Selects polarity for OUTPUT2 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn
0	OUTPUT1	R/W	0h	Selects polarity for OUTPUT1 of OUTPUT-XBAR 0: drives active high output 1: drives active-low output Refer to the Output X-BAR section of this chapter for more details. Reset type: CPU1.SYSRSn

### 16.3.9.30 OUTPUTLOCK Register (Offset = 3Eh) [Reset = 0000000h]

OUTPUTLOCK is shown in [Figure 16-250](#) and described in [Table 16-268](#).

Return to the [Summary Table](#).

Output X-BAR Configuration Lock register

**Figure 16-250. OUTPUTLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W1S-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W1S-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0-0h							R/WOnce-0h

**Table 16-268. OUTPUTLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W1S	0h	Bit-0 of this register can be set only if KEY= 0x5a5a Reset type: CPU1.SYSRSn
15-1	RESERVED	R-0	0h	Reserved
0	LOCK	R/WOnce	0h	Locks the configuration for OUTPUT-XBAR. Once the configuration is locked, writes to the below registers for OUTPUT-XBAR is blocked. Registers Affected by the LOCK mechanism: OUTPUT-XBAROUTyMUX0TO15CFG OUTPUT-XBAROUTyMUX16TO31CFG OUTPUT-XBAROUTyMUXENABLE OUTPUT-XBAROUTLATENABLE OUTPUT-XBAROUTINV 0: Writes to the above registers are allowed 1: Writes to the above registers are blocked Note: [1] LOCK mechanism only applies to writes. Reads are never blocked. Reset type: CPU1.SYSRSn

### 16.3.10 Register to Driverlib Function Mapping

#### 16.3.10.1 EPWMXBAR Registers to Driverlib Functions

**Table 16-269. EPWMXBAR Registers to Driverlib Functions**

File	Driverlib Function
OUT1MUX0TO15CFG	
-	
OUT1MUX16TO31CFG	
-	
OUT1MUX32TO47CFG	
-	
OUT1MUX48TO63CFG	
-	
OUT2MUX0TO15CFG	
-	
OUT2MUX16TO31CFG	
-	
OUT2MUX32TO47CFG	
-	
OUT2MUX48TO63CFG	
-	
OUT3MUX0TO15CFG	
-	
OUT3MUX16TO31CFG	
-	
OUT3MUX32TO47CFG	
-	
OUT3MUX48TO63CFG	
-	
OUT4MUX0TO15CFG	
-	
OUT4MUX16TO31CFG	
-	
OUT4MUX32TO47CFG	
-	
OUT4MUX48TO63CFG	
-	
OUT5MUX0TO15CFG	
-	
OUT5MUX16TO31CFG	
-	
OUT5MUX32TO47CFG	
-	
OUT5MUX48TO63CFG	
-	
OUT6MUX0TO15CFG	
-	

**Table 16-269. EPWMXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
OUT6MUX16TO31CFG	
-	
OUT6MUX32TO47CFG	
-	
OUT6MUX48TO63CFG	
-	
OUT7MUX0TO15CFG	
-	
OUT7MUX16TO31CFG	
-	
OUT7MUX32TO47CFG	
-	
OUT7MUX48TO63CFG	
-	
OUT8MUX0TO15CFG	
-	
OUT8MUX16TO31CFG	
-	
OUT8MUX32TO47CFG	
-	
OUT8MUX48TO63CFG	
-	
OUT1MUXENABLE	
-	
OUT1MUXENABLE32TO64	
-	
OUT2MUXENABLE	
-	
OUT2MUXENABLE32TO64	
-	
OUT3MUXENABLE	
-	
OUT3MUXENABLE32TO64	
-	
OUT4MUXENABLE	
-	
OUT4MUXENABLE32TO64	
-	
OUT5MUXENABLE	
-	
OUT5MUXENABLE32TO64	
-	
OUT6MUXENABLE	
-	
OUT6MUXENABLE32TO64	

**Table 16-269. EPWMXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>OUT7MUXENABLE</b>	
-	
<b>OUT7MUXENABLE32TO64</b>	
-	
<b>OUT8MUXENABLE</b>	
-	
<b>OUT8MUXENABLE32TO64</b>	
-	
<b>TRIPOUTINV</b>	
xbar.h	XBAR_invertEPWMSignal
<b>TRIPLOCK</b>	
xbar.h	XBAR_lockEPWM

**16.3.10.2 INPUTXBAR Registers to Driverlib Functions**
**Table 16-270. INPUTXBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>INPUT1SELECT</b>	
xbar.h	XBAR_setInputPin
<b>INPUT2SELECT</b>	
-	See INPUT1SELECT
<b>INPUT3SELECT</b>	
-	See INPUT1SELECT
<b>INPUT4SELECT</b>	
-	See INPUT1SELECT
<b>INPUT5SELECT</b>	
-	See INPUT1SELECT
<b>INPUT6SELECT</b>	
-	See INPUT1SELECT
<b>INPUT7SELECT</b>	
-	See INPUT1SELECT
<b>INPUT8SELECT</b>	
-	See INPUT1SELECT
<b>INPUT9SELECT</b>	
-	See INPUT1SELECT
<b>INPUT10SELECT</b>	
-	See INPUT1SELECT
<b>INPUT11SELECT</b>	
-	See INPUT1SELECT
<b>INPUT12SELECT</b>	
-	See INPUT1SELECT
<b>INPUT13SELECT</b>	
-	See INPUT1SELECT
<b>INPUT14SELECT</b>	
-	See INPUT1SELECT

**Table 16-270. INPUTXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>INPUT15SELECT</b>	
-	See INPUT1SELECT
<b>INPUT16SELECT</b>	
-	See INPUT1SELECT
<b>INPUTSELECTLOCK</b>	
xbar.h	XBAR_lockInput

**16.3.10.3 XBAR Registers to Driverlib Functions****Table 16-271. XBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>FLG1</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG2</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG3</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG4</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG5</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG6</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG7</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG8</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG9</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG10</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG11</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG12</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG13</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG14</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG15</b>	
xbar.c	XBAR_getInputFlagStatus
<b>FLG16</b>	
xbar.c	XBAR_getInputFlagStatus
<b>CLR1</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR2</b>	



**Table 16-271. XBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
xbar.c	XBAR_clearInputFlag
<b>CLR3</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR4</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR5</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR6</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR7</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR8</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR9</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR10</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR11</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR12</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR13</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR14</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR15</b>	
xbar.c	XBAR_clearInputFlag
<b>CLR16</b>	
xbar.c	XBAR_clearInputFlag

**16.3.10.4 MINDBXBAR Registers to Driverlib Functions**
**Table 16-272. MINDBXBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>MDL1SELECT</b>	
xbar.h	XBAR_setInputSignal
<b>MDL2SELECT</b>	
-	
<b>MDL3SELECT</b>	
-	
<b>MDL4SELECT</b>	
-	
<b>MDL5SELECT</b>	
-	
<b>MDL6SELECT</b>	
-	

**Table 16-272. MINDBXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>MDL7SELECT</b>	
-	
<b>MDL8SELECT</b>	
-	
<b>MDL9SELECT</b>	
-	
<b>MDL10SELECT</b>	
-	
<b>MDL11SELECT</b>	
-	
<b>MDL12SELECT</b>	
-	
<b>MDL13SELECT</b>	
-	
<b>MDL14SELECT</b>	
-	
<b>MDL15SELECT</b>	
-	
<b>MDL16SELECT</b>	
-	
<b>INPUTSELECTLOCK</b>	
xbar.h	XBAR_lockInput

**16.3.10.5 ICLXBAR Registers to Driverlib Functions****Table 16-273. ICLXBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>ICL1SELECT</b>	
xbar.h	XBAR_setInputSignal
<b>ICL2SELECT</b>	
-	
<b>ICL3SELECT</b>	
-	
<b>ICL4SELECT</b>	
-	
<b>ICL5SELECT</b>	
-	
<b>ICL6SELECT</b>	
-	
<b>ICL7SELECT</b>	
-	
<b>ICL8SELECT</b>	
-	
<b>ICL9SELECT</b>	
-	
<b>ICL10SELECT</b>	

**Table 16-273. ICLXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>ICL11SELECT</b>	
-	
<b>ICL12SELECT</b>	
-	
<b>ICL13SELECT</b>	
-	
<b>ICL14SELECT</b>	
-	
<b>ICL15SELECT</b>	
-	
<b>ICL16SELECT</b>	
-	
<b>INPUTSELECTLOCK</b>	
xbar.h	XBAR_lockInput

**16.3.10.6 CLBxBAR Registers to Driverlib Functions**
**Table 16-274. CLBxBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>AUXSIG0MUX0TO15CFG</b>	
xbar.c	XBAR_setCLBMuxConfig
<b>AUXSIG0MUX16TO31CFG</b>	
xbar.c	XBAR_setCLBMuxConfig
<b>AUXSIG1MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG1MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG2MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG2MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG3MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG3MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG4MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG4MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG5MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG5MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG6MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG

**Table 16-274. CLBxBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>AUXSIG6MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG7MUX0TO15CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG7MUX16TO31CFG</b>	
-	See AUXSIG0MUX0TO15CFG
<b>AUXSIG0MUXENABLE</b>	
xbar.h	XBAR_enableCLBMux
xbar.h	XBAR_disableCLBMux
<b>AUXSIG1MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG2MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG3MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG4MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG5MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG6MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIG7MUXENABLE</b>	
-	See AUXSIG0MUXENABLE
<b>AUXSIGOUTINV</b>	
xbar.h	XBAR_invertCLBSignal
<b>AUXSIGLOCK</b>	
-	

**16.3.10.7 OUTPUTxBAR Registers to Driverlib Functions****Table 16-275. OUTPUTxBAR Registers to Driverlib Functions**

File	Driverlib Function
<b>OUTPUT1MUX0TO15CFG</b>	
xbar.c	XBAR_setOutputMuxConfig
<b>OUTPUT1MUX16TO31CFG</b>	
-	
<b>OUTPUT1MUX32TO47CFG</b>	
-	
<b>OUTPUT1MUX48TO63CFG</b>	
-	
<b>OUTPUT2MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT2MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT2MUX32TO47CFG</b>	
-	

**Table 16-275. OUTPUTXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>OUTPUT2MUX48TO63CFG</b>	
-	
<b>OUTPUT3MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT3MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT3MUX32TO47CFG</b>	
-	
<b>OUTPUT3MUX48TO63CFG</b>	
-	
<b>OUTPUT4MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT4MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT4MUX32TO47CFG</b>	
-	
<b>OUTPUT4MUX48TO63CFG</b>	
-	
<b>OUTPUT5MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT5MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT5MUX32TO47CFG</b>	
-	
<b>OUTPUT5MUX48TO63CFG</b>	
-	
<b>OUTPUT6MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT6MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT6MUX32TO47CFG</b>	
-	
<b>OUTPUT6MUX48TO63CFG</b>	
-	
<b>OUTPUT7MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT7MUX16TO31CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT7MUX32TO47CFG</b>	
-	
<b>OUTPUT7MUX48TO63CFG</b>	
-	
<b>OUTPUT8MUX0TO15CFG</b>	
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT8MUX16TO31CFG</b>	

**Table 16-275. OUTPUTXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See OUTPUT1MUX0TO15CFG
<b>OUTPUT8MUX32TO47CFG</b>	
-	
<b>OUTPUT8MUX48TO63CFG</b>	
-	
<b>OUTPUT1MUXENABLE</b>	
xbar.h	XBAR_enableOutputMux
xbar.h	XBAR_disableOutputMux
<b>OUTPUT1MUXENABLE32TO63</b>	
-	
<b>OUTPUT2MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT2MUXENABLE32TO63</b>	
-	
<b>OUTPUT3MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT3MUXENABLE32TO63</b>	
-	
<b>OUTPUT4MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT4MUXENABLE32TO63</b>	
-	
<b>OUTPUT5MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT5MUXENABLE32TO63</b>	
-	
<b>OUTPUT6MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT6MUXENABLE32TO63</b>	
-	
<b>OUTPUT7MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT7MUXENABLE32TO63</b>	
-	
<b>OUTPUT8MUXENABLE</b>	
-	See OUTPUT1MUXENABLE
<b>OUTPUT8MUXENABLE32TO63</b>	
-	
<b>OUTPUTLATCH</b>	
xbar.h	XBAR_setOutputLatchMode
xbar.h	XBAR_getOutputLatchStatus
xbar.h	XBAR_clearOutputLatch
xbar.h	XBAR_forceOutputLatch
<b>OUTPUTLATCHCLR</b>	
xbar.h	XBAR_clearOutputLatch

**Table 16-275. OUTPUTXBAR Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>OUTPUTLATCHFRC</b>	
xbar.h	XBAR_forceOutputLatch
<b>OUTPUTLATCHENABLE</b>	
xbar.h	XBAR_setOutputLatchMode
<b>OUTPUTINV</b>	
xbar.h	XBAR_invertOutputSignal
<b>OUTPUTLOCK</b>	
xbar.h	XBAR_lockOutput

Chapter 17  
**Analog Subsystem**

---



The analog subsystem module is described in this chapter.

<b>17.1 Introduction</b> .....	<b>3150</b>
<b>17.2 Optimizing Power-Up Time</b> .....	<b>3156</b>
<b>17.3 Digital Inputs on ADC Pins (AIOs)</b> .....	<b>3157</b>
<b>17.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)</b> .....	<b>3157</b>
<b>17.5 Analog Subsystem Registers</b> .....	<b>3158</b>



## 17.1 Introduction

The analog modules on this device include the Analog-to-Digital Converter (ADC), Temperature Sensor, Buffered Digital-to-Analog Converter (DAC), and Comparator Subsystem (CMPSS).

### 17.1.1 Features

The analog subsystem has the following features:

- Flexible voltage references:
  - The ADCs are referenced to VREFHix and VREFLOx pins.
    - VREFHIA pin voltage can be driven in externally or can be generated by an internal bandgap voltage reference. VREFHIB and VREFHIC can be connected to the internal reference using an external on-board connection.
    - The internal voltage reference range can be selected to be 0V to 3.3V or 0V to 2.5V.
  - The buffered DACs are referenced to VREFHix and VSSA
    - Alternately, these DACs can be referenced to the VDAC pin and VSSA
  - The comparator DACs are referenced to VDDA and VSSA
    - Alternately, these DACs can be referenced to the VDAC pin and VSSA
- Flexible pin usage
  - Buffered DAC outputs, comparator subsystem inputs, and digital inputs (AIOs)/outputs (AGPIOs) are multiplexed with ADC inputs
  - Internal connection to  $V_{REFLO}$  on ADCA and ADCC for offset self-calibration

### 17.1.2 Block Diagram

The following analog subsystem block diagrams show the connections between the different integrated analog modules to the device pins. These pins fall into two categories: analog module inputs/outputs and reference pins.

The reference pins, VREFHIA to VREFHIC and VREFLOA to VREFLOC, can be used to supply an external voltage reference to the associated ADCs. VREFHIA can also be used to supply the voltage reference to DAC A, and VREFHIB can be used to supply the voltage reference to DAC C. An internal voltage reference is available and connects to VREFHIA. To use the internal voltage reference on ADC B, ADC C or DAC C, connect VREFHIA to VREFHIB and/or VREFHIC externally.

The VDAC reference pin can be used to set an alternate range for DAC A and DAC C, and for the DACs inside the CMPSS modules (the CMPSS DACs are referenced to VDDA and VSSA by default). Using this pin as a reference prevents the channel from being used as an ADC input (but the ADC can be used to sample the VDAC voltage, if desired). The choice of reference is configurable per module for each CMPSS or buffered DAC; the selection is made using the module's configuration registers.

Some analog pins support digital functionality through muxed AIOs and AGPIOs. AIOs only support digital input functionality, while AGPIOs support full digital input and output functionality.

The following notes apply to all packages:

- Not all analog pins are available on all devices. See the device data sheet to determine which pins are available.
- See the device data sheet to determine the allowable voltage range for VREFHI and VREFLO.
- An external capacitor is required on the VREFHI pins. See the device data sheet for the specific value required.
- For buffered DAC modules, VSSA is the low reference whether VREFHix or VDAC is selected as the high reference.
- For CMPSS modules, VSSA is the low reference whether VDAC or VDDA is selected as the high reference.

---

#### Note

If all ADCs are operating in internal VREF mode, then VREFHIA, VREFHIB, and VREFHIC must be manually connected externally.

---





Figure 17-1. Analog System Block Diagram (ADC A, ADC B, and ADC C)

Input connections to the CMPSS modules are selectable through a programmable input mux. Figure 17-2 shows the CMPSS input connections. Table 17-1 shows the mapping of ADC input signals to CMPSS mux inputs.

- To configure the CPH\_POSIN input mux for CMPSSx, write to the CMPxHPMXSEL field in the CMPHPMXSEL or CMPHPMXSEL1 analog subsystem register.
- To configure the CPH\_NEGIN input mux for CMPSSx, write to the CMPxHNMXSEL field in the CMPHNMXSEL analog subsystem register.
- To configure the CPL\_POSIN input mux for CMPSSx, write to the CMPxLPMXSEL field in the CMPLPMXSEL or CMPLPMXSEL1 analog subsystem register.
- To configure the CPL\_NEGIN input mux for CMPSSx, write to the CMPxLNMXSEL field in the CMPLNMXSEL analog subsystem register.



**Figure 17-2. CMPSS Input Connections**

**Table 17-1. CMPSS Input Mux Options**

	CMP1	CMP2	CMP3	CMP4	CMP5	CMP6	CMP7	CMP8	CMP9	CMP10	CMP11
<b>HP0</b>	A2	A4	B2	A14	C4	C2	A6	A8	B13	C10	C11
<b>HP1</b>	A0	B8	B0	B10	B4	C0	B6	A10	C13	C6	C7
<b>HP2</b>	A1	B9	B1	B11	B5	C1	B7	A11	A7	C8	C9
<b>HP3</b>	A3	A5	TS	A15	TS	0.9*VREF HIA	0.9*VREF HIB	0.9*VREF HIC			
<b>HN0</b>	A3	A5	B3	A15	C5	C3	A7	A9	A0	B8	B0
<b>HN1</b>	A1	A2	B7	B10	B4	C0	B6	A10	B9	C4	C13
<b>LP0</b>	A2	A4	B2	A14	C4	C2	A6	A8	B13	C10	C11
<b>LP1</b>	A0	B8	B0	B10	B4	C0	B6	A10	C13	C6	C7
<b>LP2</b>	A1	B9	B1	B11	B5	C1	B7	A11	A5	C8	C9
<b>LP3</b>	B3	C5	C3	A7	A9	0.9*VREF HIA	0.9*VREF HIB	0.9*VREF HIC			
<b>LN0</b>	A3	A5	B3	A15	C5	C3	A7	A9	A0	B8	B0
<b>LN1</b>	A1	A2	B7	B10	B4	C0	B6	A10	B9	C4	C13

**Table 17-2. Analog Signal Descriptions**

Signal Name	Description
ADCINAx, Ax	ADC A Input
ADCINBx, Bx	ADC B Input
ADCINCx, Cx	ADC C Input
CMPH_POSIN	Comparator subsystem high comparator positive input
CMPH_NEGIN	Comparator subsystem high comparator negative input
CMPL_POSIN	Comparator subsystem low comparator positive input
CMPL_NEGIN	Comparator subsystem low comparator negative input
DACOUTx	Buffered DAC Output
TEMP SENSOR, TS	Internal temperature sensor
VDAC	Optional external reference voltage for on-chip DACs. There is a 100pF capacitor to VSSA on this pin whether used for ADC input or DAC reference that cannot be disabled. If this pin is being used as a reference for the on-chip DACs, place at least a 1µF capacitor on this pin.

**Table 17-3. Reference Summary**

Module	Reference Option	Configured Where?	Register	Driverlib Function	Notes
ADC	External or Internal	Analog Subsystem	AnalogSubsysRegs. ANAREFCTL.bit. ANAREFxFSEL	ASysCtl_setAnalog ReferenceInternal, ASysCtl_setAnalog ReferenceExternal	Internal reference only connected to ADCA. For ADCB/ADC, VREFHI pins must be externally connected to VREFHIA.
	Internal Reference 2.5V or 3.3V	Analog Subsystem	AnalogSubsysRegs. ANAREFCTL.bit. ANAREFxF2P5SEL	ASysCtl_setAnalog Reference2P5, ASysCtl_setAnalog Reference1P65	
Buffered DAC	VREFHI or VDAC	DAC Module	DacxRegs. DACCTL.bit. DACREFSEL	DAC_setReferenceVoltage	
	External or Internal	Analog Subsystem	AnalogSubsysRegs. ANAREFCTL.bit. ANAREFxFSEL	ASysCtl_setAnalog ReferenceInternal, ASysCtl_setAnalog ReferenceExternal	Internal reference only connected to ADCA. For ADCB/ADC, VREFHI pins must be externally connected to VREFHIA.
CMPSS DACs	VDDA or VDAC	CMPSS Module	CmpssxRegs. COMPDACHCTL.bit. SELREF	CMPSS_COMPDACHCTL_ SELREF	

**Table 17-4. Analog Internal Connections**

Pin Name	Pins/Package				ADC			DAC	Comparator Subsystem (Mux)				AIO Input/ GPIO
	256 ZEJ	176 PTP	169 NMR	100 PZP	A	B	C		High Positive	High Negative	Low Positive	Low Negative	
VREFHIA	M2	37	K2	19									
VREFHIB	R4	53	M4	34									
VREFHIC	L2	35	J2	19									
VREFLOA	M1	33	K1	16	A18		C18						
VREFLOB	T4	50	N4	32	A19		C19						
VREFLOC	L1	32	J1	16	A20		C20						
<b>Analog Group 1</b>								<b>CMP1</b>					
A1	P2	42	K3	24	A1	B19			CMP1 (HPMXSEL=2)	CMP1 (HNMXSEL=1)	CMP1 (LPMXSEL=2)	CMP1 (LNMXSEL=1)	AIO228
A3	N4	40	H3	22	A3	B21			CMP1 (HPMXSEL=3)	CMP1 (HNMXSEL=0)		CMP1 (LNMXSEL=0)	AIO230
<b>Analog Group 2</b>								<b>CMP1/CMP2/CMP9</b>					
A2	N3	41	J3	23	A2	B20			CMP1 (HPMXSEL=0)	CMP2 (HNMXSEL=1)	CMP1 (LPMXSEL=0)	CMP2 (LNMXSEL=1)	AIO229
A0	P1	43	L3	25	A0, A12	B12	C12	DACA_ OUT	CMP1 (HPMXSEL=1)	CMP9 (HNMXSEL=0)	CMP1 (LPMXSEL=1)	CMP9 (LNMXSEL=0)	AIO227
<b>Analog Group 3</b>								<b>CMP2</b>					
A4	M4	39	H2	21	A4	B22			CMP2 (HPMXSEL=0)		CMP2 (LPMXSEL=0)		AIO231
<b>Analog Group 4</b>								<b>CMP2/CMP9/CMP10</b>					
A5	M5	38	H1	20	A5	B23			CMP2 (HPMXSEL=3)	CMP2 (HNMXSEL=0)	CMP9 (LPMXSEL=2)	CMP2 (LNMXSEL=0)	AIO232
B9	N8	67	N7			B9	C29		CMP2 (HPMXSEL=2)	CMP9 (HNMXSEL=1)	CMP2 (LPMXSEL=2)	CMP9 (LNMXSEL=1)	GPIO218
B8	P8	66	M7			B8	C28		CMP2 (HPMXSEL=1)	CMP10 (HNMXSEL=0)	CMP2 (LPMXSEL=1)	CMP10 (LNMXSEL=0)	GPIO217

**Table 17-4. Analog Internal Connections (continued)**

Pin Name	Pins/Package				ADC			DAC	Comparator Subsystem (Mux)				AIO Input/ GPIO
	256 ZEJ	176 PTP	169 NMR	100 PZP	A	B	C		High Positive	High Negative	Low Positive	Low Negative	
<b>Analog Group 5</b>								<b>CMP3</b>					
TempSensor					A13	B18			CMP3 (HPMXSEL=3)				
B2	R3	48	M3	30	A26	B2			CMP3 (HPMXSEL=0)		CMP3 (LPMXSEL=0)		AIO235
B1	T3	47	N3	29	A25	B1		DACC OUT <sub>-</sub>	CMP3 (HPMXSEL=2)		CMP3 (LPMXSEL=2)		AIO234
<b>Analog Group 6</b>								<b>CMP3/CMP1/CMP11</b>					
B3	P3	49	L4	31	A27	B3			CMP3 (HNMXSEL=0)	CMP1 (LPMXSEL=3)	CMP3 (LNMXSEL=0)		AIO236
B0	T2	46	N2	28		B0	A24	VDAC	CMP3 (HPMXSEL=1)	CMP11 (HNMXSEL=0)	CMP3 (LPMXSEL=1)	CMP11 (LNMXSEL=0)	AIO233
<b>Analog Group 7</b>								<b>CMP4</b>					
A14/B14/C14	R1	44	M1	26	A14	B14	C14		CMP4 (HPMXSEL=0)		CMP4 (LPMXSEL=0)		AIO225
A15/B15/C15	R2	45	M2	27	A15	B15	C15		CMP4 (HPMXSEL=3)	CMP4 (HNMXSEL=0)		CMP4 (LNMXSEL=0)	AIO226
B11	P4	51				B11	C31		CMP4 (HPMXSEL=2)		CMP4 (LPMXSEL=2)		AIO240
B10	R7	61				B10	C30		CMP4 (HPMXSEL=1)	CMP4 (HNMXSEL=1)	CMP4 (LPMXSEL=1)	CMP4 (LNMXSEL=1)	GPIO219
<b>Analog Group 8</b>								<b>CMP5</b>					
TempSensor					A13	B18			CPM5 (HPMXSEL=3)				
B5	N7	65	N6		A29	B5			CMP5 (HPMXSEL=2)		CMP5 (LPMXSEL=2)		GPIO216
B4	P7	64	M6		A28	B4			CMP5 (HPMXSEL=1)	CMP5 (HNMXSEL=1)	CMP5 (LPMXSEL=1)	CMP5 (LNMXSEL=1)	GPIO215
<b>Analog Group 9</b>								<b>CMP5/CMP2/CMP10</b>					
C5	L6	28	G6	12		B29	C5		CMP5 (HNMXSEL=0)	CMP2 (LPMXSEL=3)	CMP5 (LNMXSEL=0)		GPIO204
C4	M6	29	H6	13		B28	C4		CMP5 (HPMXSEL=0)	CMP10 (HNMXSEL=1)	CMP5 (LPMXSEL=0)	CMP10 (LNMXSEL=1)	GPIO205
<b>Analog Group 10</b>								<b>CMP6</b>					
0.9*VREFHIA						B16	C16		CMP6 (HPMXSEL=3)		CMP6 (LPMXSEL=3)		
C0	H1	22	F1	9		B24	C0		CMP6 (HPMXSEL=1)	CMP6 (HNMXSEL=1)	CMP6 (LPMXSEL=1)	CMP6 (LNMXSEL=1)	GPIO199
C1	J1	23	G1	10		B25	C1		CMP6 (HPMXSEL=2)		CMP6 (LPMXSEL=2)		GPIO200
C2	L4	31	H4	15		B26	C2		CMP6 (HPMXSEL=0)		CMP6 (LPMXSEL=0)		AIO237
<b>Analog Group 11</b>								<b>CMP6/CMP3</b>					
C3	L5	30	H5	14		B27	C3		CMP6 (HNMXSEL=0)	CMP3 (LPMXSEL=3)	CMP6 (LNMXSEL=0)		GPIO206
<b>Analog Group 12</b>								<b>CMP7</b>					
0.9*VREFHIB					A16		C17		CMP7 (HPMXSEL=3)		CMP7 (LPMXSEL=3)		
B6	N5	55	J4	36	A30	B6			CMP7 (HPMXSEL=1)	CMP7 (HNMXSEL=1)	CMP7 (LPMXSEL=1)	CMP7 (LNMXSEL=1)	GPIO207
A6	N6	57	J5	38	A6				CMP7 (HPMXSEL=0)		CMP7 (LPMXSEL=0)		GPIO209
<b>Analog Group 13</b>								<b>CMP7/CMP3</b>					
B7	P5	56	K4	37	A31	B7			CMP7 (HPMXSEL=2)	CMP3 (HNMXSEL=1)	CMP7 (LPMXSEL=2)	CMP3 (LNMXSEL=1)	GPIO208

**Table 17-4. Analog Internal Connections (continued)**

Pin Name	Pins/Package				ADC			DAC	Comparator Subsystem (Mux)				AIO Input/ GPIO
	256 ZEJ	176 PTP	169 NMR	100 PZP	A	B	C		High Positive	High Negative	Low Positive	Low Negative	
<b>Analog Group 14</b>								<b>CMP8</b>					
0.9*VREFHIC					A17			CMP8 (HPMXSEL=3)		CMP8 (LPMXSEL=3)			
A8	R6	59	J6		A8		C24	CMP8 (HPMXSEL=0)		CMP8 (LPMXSEL=0)		GPIO211	
A11	R8	63	L6	40	A11		C27	CMP8 (HPMXSEL=2)		CMP8 (LPMXSEL=2)		GPIO214	
A10	T8	62	L5	39	A10		C26	CMP8 (HPMXSEL=1)	CMP8 (HNMXSEL=1)	CMP8 (LPMXSEL=1)	CMP8 (LNMXSEL=1)	GPIO213	
<b>Analog Group 15</b>								<b>CMP8/CMP5</b>					
A9	T7	60	K6		A9		C25		CMP8 (HNMXSEL=0)	CMP5 (LPMXSEL=3)	CMP8 (LNMXSEL=0)	GPIO212	
<b>Analog Group 16</b>								<b>CMP9</b>					
B13	R5					B13		CMP9 (HPMXSEL=0)		CMP9 (LPMXSEL=0)		AIO238	
<b>Analog Group 17</b>								<b>CMP9/CMP4/CMP7/CMP11</b>					
A7	P6	58	K5		A7			CMP9 (HPMXSEL=2)	CMP7 (HNMXSEL=0)	CMP4 (LPMXSEL=3)	CMP7 (LNMXSEL=0)	GPIO210	
C13	K1						C13	CMP9 (HPMXSEL=1)	CMP11 (HNMXSEL=1)	CMP9 (LPMXSEL=1)	CMP11 (LNMXSEL=1)	AIO239	
<b>Analog Group 18</b>								<b>CMP10</b>					
C8	K3	25	G3				C8	CMP10 (HPMXSEL=2)		CMP10 (LPMXSEL=2)		GPIO202	
C6	K5	27	G5	11		B30	C6	CMP10 (HPMXSEL=1)		CMP10 (LPMXSEL=1)		GPIO203	
C10	L3						C10	CMP10 (HPMXSEL=0)		CMP10 (LPMXSEL=0)		AIO241	
<b>Analog Group 19</b>								<b>CMP11</b>					
C9	J2	24	G2				C9	CMP11 (HPMXSEL=2)		CMP11 (LPMXSEL=2)		GPIO201	
C11	K2						C11	CMP11 (HPMXSEL=0)		CMP11 (LPMXSEL=0)		AIO242	
C7	K4	26	G4			B31	C7	CMP11 (HPMXSEL=1)		CMP11 (LPMXSEL=1)		GPIO198	

## 17.2 Optimizing Power-Up Time

The analog-to-digital converters (ADC) and buffered digital-to-analog converters (DAC) share a common reference circuit. If needed, an application using one or more of these modules can optimize power-up time by taking advantage of the shared reference. Once one of the modules using the shared reference has been initialized in internal reference mode, the power-up time for subsequent modules can be optimized by subtracting the reference power-up time from the minimum power-up time requirement.

For instance, if ADCA requires  $t_{ADCPUINT}$  to power up in internal reference mode, and  $t_{ADCPUEXT}$  to power up in external reference mode, the application does not need to wait  $t_{ADCPUINT}$  to power up a second ADC instance such as ADCC in internal reference mode. In this case, the application can simply wait for  $t_{ADCPUEXT}$  after powering up ADCC, even though both ADCs are used in internal reference mode. In the same scenario, if the application wished to use DACA in internal reference mode, the required wait time after power-up is  $t_{DACPUEXT}$ , not the longer  $t_{DACPUINT}$ .

There is also a wait time associated with power-up in internal reference mode when switching between 2.5V and 3.3V range. See the device data sheet for wait time values.

### 17.3 Digital Inputs on ADC Pins (AIOs)

Some GPIOs are multiplexed with analog pins and only have digital input functionality. These are also referred to as AIOs. Pins with only an AIO option on this port can only function in input mode. See the device data sheet for list of AIO signals. By default, these pins function as analog pins and the GPIOs are in a high-impedance state. The GPyAMSEL register is used to configure these pins for digital or analog operation.

#### Note

If digital signals with sharp edges (high  $dv/dt$ ) are connected to the AIOs, cross-talk can occur with adjacent analog signals. Therefore, limit the edge rate of signals connected to AIOs if adjacent channels are being used for analog functions.

### 17.4 Digital Inputs and Outputs on ADC Pins (AGPIOs)

Some GPIOs are multiplexed with analog pins and have digital input and output functionality. These are also referred to as AGPIOs. Unlike AIOs, AGPIOs have full input and output capability. By default, the AGPIOs are not connected and must be configured. [Table 17-5](#) shows how to configure the AGPIOs. To enable the analog functionality, set the register AGPIOTRlX from analog subsystem. To enable the digital functionality, set the register GPxAMSEL from the *General-Purpose Input/Output (GPIO)* chapter.

**Table 17-5. AGPIO Configuration**

AGPIOTRlX.GPIOy (Default = 0)	GPxAMSEL.GPIOy (Default = 1)	Pin Connected To:	
		ADC	GPIOy
0	0	-	Yes
<b>0</b>	<b>1</b>	- <sup>(1)</sup>	- <sup>(1)</sup>
1	0	-	Yes
1	1	Yes	-

(1) By default there are no signals connected to AGPIO pins. One of the other rows in the table must be chosen for pin functionality.

#### Note

If digital signals with sharp edges (high  $dv/dt$ ) are connected to the AGPIOs, cross-talk can occur with adjacent analog signals. The user must therefore limit the edge rate of signals connected to AGPIOs, if adjacent channels are being used for analog functions.


The general schematic of analog subsystem with AGPIO implementation is illustrated in [Figure 17-3](#). The combinations of use cases for a specific analog input pin need special consideration are shown in [Table 17-6](#). The AGPIO analog pin path contains an extra series switch of 53Ω. This creates a low capacitance isolated node shared by the ADC and CMPSS Comparator as shown in [Figure 17-3](#). This node can be disturbed when the ADC samples the channel (depending on the prior voltage stored on the ADC sample and hold capacitor), and this disturbance can cause a false CMPSS event of up to 50ns. As shown in [Table 17-6](#), special considerations or workarounds need to be used for the combination of CMPSS Input, ADC Sampling, and AGPIO. To accommodate this potential disturbance the following workarounds can be implemented:

1. Use a different pin (that is AIO pin type) for analog channels which need both ADC and CMPSS together.
2. Use the CMPSS Digital Filter with a setting of 50ns or greater, which filters the temporary disturbance.
3. Precondition the sample and hold capacitor of the ADC so the disturbance does not cause a false trip. For example, perform a dummy read of a 3.3V connection from a different channel on the ADC immediately before the impacted channel is read so the disturbance is in the positive direction, away from the false trip. The opposite dummy read of a 0V signal can be used if the false trip is inverted in polarity.



**Table 17-6. The Combinations of Use Cases for a Specific Analog Input Pin**

Function Used on a Specific Analog Pin	Component Used				
	Yes	-	Yes	-	Yes
CMPSS Comparator Input	Yes	-	Yes	-	Yes
ADC Sampling	Yes	Yes	-	Yes	Yes
AGPIO Analog Pin Type	Yes	Yes	Yes	-	-
AIO Analog Pin Type	-	-	-	Yes	Yes
<b>Result</b>	<b>Workaround needed</b>		<b>No special analysis or workaround needed</b>		


**Figure 17-3. Analog Subsystem Block Diagram with AGPIO Implementation**

## 17.5 Analog Subsystem Registers

This section describes the Analog Subsystem Registers.

### 17.5.1 ASBSYS Base Address Table

**Table 17-7. ASBSYS Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
AnalogSubsysRegs	<a href="#">ANALOG_SUBSYS_REGS</a>	ANALOGSUBSYS_BASE	0x0005_D700	YES	-	-	-	-	YES

### 17.5.2 ANALOG\_SUBSYS\_REGS Registers

Table 17-8 lists the memory-mapped registers for the ANALOG\_SUBSYS\_REGS registers. All register offset addresses not listed in Table 17-8 should be considered as reserved locations and the register contents should not be modified.

**Table 17-8. ANALOG\_SUBSYS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
4Ah	INTERNALTESTCTL	INTERNALTEST Node Control Register	EALLOW	<a href="#">Go</a>
5Eh	CONFIGLOCK	Lock Register for all the config registers.	EALLOW	<a href="#">Go</a>
60h	TSNSCTL	Temperature Sensor Control Register	EALLOW	<a href="#">Go</a>
68h	ANAREFCTL	Analog Reference Control Register.	EALLOW	<a href="#">Go</a>
70h	VMONCTL	Voltage Monitor Control Register	EALLOW	<a href="#">Go</a>
82h	CMPPMXSEL	Bits to select one of the many sources on CopmHP inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
84h	CMPLPMXSEL	Bits to select one of the many sources on CopmLP inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
86h	CMPHNMXSEL	Bits to select one of the many sources on CopmHN inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
87h	CMPLNMXSEL	Bits to select one of the many sources on CopmLN inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
88h	ADCDALOOPBACK	Enable loopback from DAC to ADCs		<a href="#">Go</a>
8Eh	LOCK	Lock Register	EALLOW	<a href="#">Go</a>
90h	CMPPMXSEL1	Bits to select one of the many sources on CopmHP inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
92h	CMPLPMXSEL1	Bits to select one of the many sources on CopmLP inputs. Refer to Pimux diagram for details.	EALLOW	<a href="#">Go</a>
10Eh	ADCSOCFRGCB	ADC Global SOC Force	EALLOW	<a href="#">Go</a>
110h	ADCSOCFRGCBSEL	ADC Global SOC Force Select	EALLOW	<a href="#">Go</a>
120h	AGPIOCTRLG	AGPIO Control Register	EALLOW	<a href="#">Go</a>
122h	AGPIOCTRLH	AGPIO Control Register	EALLOW	<a href="#">Go</a>
134h	GPIOINENACTRL	GPIOINENACTRL Control Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 17-9 shows the codes that are used for access types in this section.

**Table 17-9. ANALOG\_SUBSYS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Write once

**Table 17-9. ANALOG\_SUBSYS\_REGS Access Type Codes (continued)**

Access Type	Code	Description
WOnce	W Once	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 17.5.2.1 INTERNALTESTCTL Register (Offset = 4Ah) [Reset = 0000000h]

INTERNALTESTCTL is shown in [Figure 17-4](#) and described in [Table 17-10](#).

Return to the [Summary Table](#).

INTERNALTEST Node Control Register

**Figure 17-4. INTERNALTESTCTL Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED				RESERVED			RESERVED
R-0-0h				R/W-0h			R-0-0h
7	6	5	4	3	2	1	0
RESERVED		TESTSEL					
R-0-0h		R/W-0h					

**Table 17-10. INTERNALTESTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write Key. Writes to this register must include the value 0xA5A5 in the KEY bit field to take effect. Otherwise the register will remain as it was prior to the write attempt. Reads will return a 0. Reset type: SYSRSn
15-12	RESERVED	R-0	0h	Reserved
11-9	RESERVED	R/W	0h	Reserved
8-6	RESERVED	R-0	0h	Reserved

**Table 17-10. INTERNALTESTCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-0	TESTSEL	R/W	0h	<p>Test Select. This bit field defines which internal node, if any, is selected to come out on the INTERNALTEST node connected to the ADC.</p> <p>Any values not defined below are reserved.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No internal connection                      1h (R/W) = Core VDD (1.2V) voltage                      2h (R/W) = VDDA voltage                      3h (R/W) = VSSA - Analog ground pin                      4h (R/W) = VREFLOA pin voltage                      5h (R/W) = VREFLOB pin voltage                      6h (R/W) = VREFLOC pin voltage                      7h (R/W) = CMPSS1 High DAC output (6-bit)                      8h (R/W) = CMPSS1 Low DAC output (6-bit)                      9h (R/W) = CMPSS2 High DAC output (6-bit)                      Ah (R/W) = CMPSS2 Low DAC output (6-bit)                      Bh (R/W) = CMPSS3 High DAC output (6-bit)                      Ch (R/W) = CMPSS3 Low DAC output (6-bit)                      Dh (R/W) = CMPSS4 High DAC output (6-bit)                      Eh (R/W) = CMPSS4 Low DAC output (6-bit)                      Fh (R/W) = CMPSS5 High DAC output (6-bit)                      10h (R/W) = CMPSS5 Low DAC output (6-bit)                      11h (R/W) = CMPSS6 High DAC output (6-bit)                      12h (R/W) = CMPSS6 Low DAC output (6-bit)                      13h (R/W) = CMPSS7 High DAC output (6-bit)                      14h (R/W) = CMPSS7 Low DAC output (6-bit)                      15h (R/W) = CMPSS8 High DAC output (6-bit)                      16h (R/W) = CMPSS8 Low DAC output (6-bit)                      17h (R/W) = CMPSS9 High DAC output (6-bit)                      18h (R/W) = CMPSS9 Low DAC output (6-bit)                      19h (R/W) = CMPSS10 High DAC output (6-bit)                      1Ah (R/W) = CMPSS10 Low DAC output (6-bit)                      1Bh (R/W) = CMPSS11 High DAC output (6-bit)                      1Ch (R/W) = CMPSS11 Low DAC output (6-bit)                      1Dh (R/W) = Enable ENZ_CALIB_GAIN_3P3V. All ADCs are placed in gain calibration mode. 0.9*VREFHIA pin voltage is sampled by all ADCs through INTERNALTEST mux output, overriding CHSEL setting.</p> <p>1Eh (R/W) = Reserved                      1Fh (R/W) = Reserved                      20h (R/W) = Reserved                      21h (R/W) = Reserved                      22h (R/W) = Reserved                      23h (R/W) = Reserved                      24h (R/W) = Reserved                      25h (R/W) = Reserved                      26h (R/W) = Reserved                      27h (R/W) = Reserved                      28h (R/W) = Reserved                      29h (R/W) = Reserved                      2Ah (R/W) = Reserved                      2Bh (R/W) = VSS - Digital ground pin                      2Ch (R/W) = Reserved                      2Dh (R/W) = Reserved                      2Eh (R/W) = Reserved                      2Fh (R/W) = Reserved</p>

### 17.5.2.2 CONFIGLOCK Register (Offset = 5Eh) [Reset = 0000000h]

CONFIGLOCK is shown in [Figure 17-5](#) and described in [Table 17-11](#).

Return to the [Summary Table](#).

Lock Register for all the config registers.

**Figure 17-5. CONFIGLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	GPIOINACT RL	RESERVED	RESERVED	AGPIOCTRL	RESERVED	RESERVED	RESERVED
R-0-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 17-11. CONFIGLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R-0	0h	Reserved
6	GPIOINACTRL	R/WOnce	0h	Locks all GPIOINACTRL Register. Setting this bit will disable any future writes to this register. This bit can only be cleared by a reset. Reset type: SYSRSn
5	RESERVED	R/WOnce	0h	Reserved
4	RESERVED	R/WOnce	0h	Reserved
3	AGPIOCTRL	R/WOnce	0h	Locks all AGPIOCTRL Register. Setting this bit will disable any future writes to this register. This bit can only be cleared by a reset. Reset type: SYSRSn
2	RESERVED	R/WOnce	0h	Reserved
1	RESERVED	R/WOnce	0h	Reserved
0	RESERVED	R/WOnce	0h	Reserved

### 17.5.2.3 TSENSCTL Register (Offset = 60h) [Reset = 0000h]

TSENSCTL is shown in [Figure 17-6](#) and described in [Table 17-12](#).

Return to the [Summary Table](#).

Temperature Sensor Control Register

**Figure 17-6. TSENSCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED							ENABLE
R-0-0h							R/W-0h

**Table 17-12. TSENSCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R-0	0h	Reserved
0	ENABLE	R/W	0h	Temperature Sensor Enable. This bit enables the temperature sensor output to the ADC. 0 Disabled 1 Enabled Reset type: SYSRSn

### 17.5.2.4 ANAREFCTL Register (Offset = 68h) [Reset = 000Fh]

ANAREFCTL is shown in [Figure 17-7](#) and described in [Table 17-13](#).

Return to the [Summary Table](#).

Analog Reference Control Register.

**Figure 17-7. ANAREFCTL Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED				ANAREFC2P5SEL	ANAREFB2P5SEL	ANAREFA2P5SEL
R/W-0h	R-0-0h				R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED					ANAREFCSEL	ANAREFBSEL	ANAREFASEL
R-0-1h					R/W-1h	R/W-1h	R/W-1h

**Table 17-13. ANAREFCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R/W	0h	Reserved
14-11	RESERVED	R-0	0h	Reserved
10	ANAREFC2P5SEL	R/W	0h	<p>Analog reference C 2.5V source select. In internal reference mode, this bit selects which voltage the internal reference buffer drives onto the VREFHI pin. The buffer can drive either 1.65V onto the pin, resulting in a reference range of 0 to 3.3V, or the buffer can drive 2.5V onto the pin, resulting in a reference range of 0 to 2.5V. If switching between these two modes, the user must allow adequate time for the external capacitor to charge to the new voltage before using the ADC or buffered DAC. If multiple VREFHI pins are ganged together (for lower pin-count packages), then the reference voltage select for the ganged pins should always be configured to the same setting.</p> <p>0 Internal 1.65V reference mode (3.3V reference range) 1 Internal 2.5V reference mode (2.5V reference range)</p> <p>Reset type: XRSn</p>
9	ANAREFB2P5SEL	R/W	0h	<p>Analog reference B 2.5V source select. In internal reference mode, this bit selects which voltage the internal reference buffer drives onto the VREFHI pin. The buffer can drive either 1.65V onto the pin, resulting in a reference range of 0 to 3.3V, or the buffer can drive 2.5V onto the pin, resulting in a reference range of 0 to 2.5V. If switching between these two modes, the user must allow adequate time for the external capacitor to charge to the new voltage before using the ADC or buffered DAC. If multiple VREFHI pins are ganged together (for lower pin-count packages), then the reference voltage select for the ganged pins should always be configured to the same setting.</p> <p>0 Internal 1.65V reference mode (3.3V reference range) 1 Internal 2.5V reference mode (2.5V reference range)</p> <p>Reset type: XRSn</p>



**Table 17-13. ANAREFCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	ANAREFA2P5SEL	R/W	0h	<p>Analog reference A 2.5V source select. In internal reference mode, this bit selects which voltage the internal reference buffer drives onto the VREFHI pin. The buffer can drive either 1.65V onto the pin, resulting in a reference range of 0 to 3.3V, or the buffer can drive 2.5V onto the pin, resulting in a reference range of 0 to 2.5V. If switching between these two modes, the user must allow adequate time for the external capacitor to charge to the new voltage before using the ADC or buffered DAC. If multiple VREFHI pins are ganged together (for lower pin-count packages), then the reference voltage select for the ganged pins should always be configured to the same setting.</p> <p>0 Internal 1.65V reference mode (3.3V reference range)                      1 Internal 2.5V reference mode (2.5V reference range)                      Reset type: XRSn</p>
7-3	RESERVED	R-0	1h	Reserved
2	ANAREFCSEL	R/W	1h	<p>Analog reference C mode select. This bit selects whether the VREFHIC pin uses internal reference mode (the device drives a voltage onto the VREFHI pin) or external reference mode (the system is expected to drive a voltage into the VREFHI pin). If multiple VREFHI pins are ganged together (for lower pin-count packages), then the mode select for the ganged pins should always be configured to the same setting</p> <p>0 Internal reference mode                      1 External reference mode                      Reset type: XRSn</p>
1	ANAREFBSEL	R/W	1h	<p>Analog reference B mode select. This bit selects whether the VREFHIB pin uses internal reference mode (the device drives a voltage onto the VREFHI pin) or external reference mode (the system is expected to drive a voltage into the VREFHI pin). If multiple VREFHI pins are ganged together (for lower pin-count packages), then the mode select for the ganged pins should always be configured to the same setting</p> <p>0 Internal reference mode                      1 External reference mode                      Reset type: XRSn</p>
0	ANAREFASEL	R/W	1h	<p>Analog reference A mode select. This bit selects whether the VREFHIA pin uses internal reference mode (the device drives a voltage onto the VREFHI pin) or external reference mode (the system is expected to drive a voltage into the VREFHI pin). If multiple VREFHI pins are ganged together (for lower pin-count packages), then the mode select for the ganged pins should always be configured to the same setting</p> <p>0 Internal reference mode                      1 External reference mode                      Reset type: XRSn</p>

### 17.5.2.5 VMONCTL Register (Offset = 70h) [Reset = 0000h]

VMONCTL is shown in [Figure 17-8](#) and described in [Table 17-14](#).

Return to the [Summary Table](#).

Voltage Monitor Control Register

**Figure 17-8. VMONCTL Register**

15	14	13	12	11	10	9	8
RESERVED							BORLVMONDIS
R-0-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED						RESERVED	RESERVED
R-0-0h						R/W-0h	R/W-0h

**Table 17-14. VMONCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R-0	0h	Reserved
8	BORLVMONDIS	R/W	0h	BORL disable on VDDIO. 0 BORL is enabled on VDDIO, i.e BOR circuit will be triggered if VDDIO goes lower than the lower BOR threshold of VDDIO. 1 BORL is disabled on VDDIO, i.e BOR circuit will not be triggered if VDDIO goes lower than the lower BOR threshold of VDDIO. Reset type: SYSRSn
7-2	RESERVED	R-0	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 17.5.2.6 CMPHPMXSEL Register (Offset = 82h) [Reset = 0000000h]

CMPHPMXSEL is shown in [Figure 17-9](#) and described in [Table 17-15](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CopmHP inputs. Refer to Pimux diagram for details.

**Figure 17-9. CMPHPMXSEL Register**

31	30	29	28	27	26	25	24
RESERVED		CMP10HPMXSEL				CMP9HPMXSEL	
R-0-0h		R/W-0h				R/W-0h	
23	22	21	20	19	18	17	16
CMP8HPMXSEL			CMP7HPMXSEL			CMP6HPMXSEL	
R/W-0h			R/W-0h			R/W-0h	
15	14	13	12	11	10	9	8
CMP6HPMXSEL	CMP5HPMXSEL			CMP4HPMXSEL			CMP3HPMXSEL
R/W-0h	R/W-0h			R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
CMP3HPMXSEL		CMP2HPMXSEL			CMP1HPMXSEL		
R/W-0h		R/W-0h			R/W-0h		

**Table 17-15. CMPHPMXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R-0	0h	Reserved
29-27	CMP10HPMXSEL	R/W	0h	CMP10HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
26-24	CMP9HPMXSEL	R/W	0h	CMP9HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
23-21	CMP8HPMXSEL	R/W	0h	CMP8HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
20-18	CMP7HPMXSEL	R/W	0h	CMP7HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
17-15	CMP6HPMXSEL	R/W	0h	CMP6HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
14-12	CMP5HPMXSEL	R/W	0h	CMP5HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
11-9	CMP4HPMXSEL	R/W	0h	CMP4HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
8-6	CMP3HPMXSEL	R/W	0h	CMP3HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
5-3	CMP2HPMXSEL	R/W	0h	CMP2HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 5 are valid, rest are reserved Reset type: XRSn

**Table 17-15. CMPHPMXSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	CMP1HPMXSEL	R/W	0h	CMP1HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn

### 17.5.2.7 CMPLPMXSEL Register (Offset = 84h) [Reset = 0000000h]

CMPLPMXSEL is shown in [Figure 17-10](#) and described in [Table 17-16](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CopmLP inputs. Refer to Pimux diagram for details.

**Figure 17-10. CMPLPMXSEL Register**

31	30	29	28	27	26	25	24
RESERVED		CMP10LPMXSEL				CMP9LPMXSEL	
R-0-0h		R/W-0h				R/W-0h	
23	22	21	20	19	18	17	16
CMP8LPMXSEL			CMP7LPMXSEL			CMP6LPMXSEL	
R/W-0h			R/W-0h			R/W-0h	
15	14	13	12	11	10	9	8
CMP6LPMXSEL	CMP5LPMXSEL			CMP4LPMXSEL			CMP3LPMXSEL
R/W-0h	R/W-0h			R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
CMP3LPMXSEL		CMP2LPMXSEL			CMP1LPMXSEL		
R/W-0h		R/W-0h			R/W-0h		

**Table 17-16. CMPLPMXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R-0	0h	Reserved
29-27	CMP10LPMXSEL	R/W	0h	CMP10LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
26-24	CMP9LPMXSEL	R/W	0h	CMP9LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
23-21	CMP8LPMXSEL	R/W	0h	CMP8LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
20-18	CMP7LPMXSEL	R/W	0h	CMP7LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
17-15	CMP6LPMXSEL	R/W	0h	CMP6LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
14-12	CMP5LPMXSEL	R/W	0h	CMP5LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
11-9	CMP4LPMXSEL	R/W	0h	CMP4LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
8-6	CMP3LPMXSEL	R/W	0h	CMP3LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn
5-3	CMP2LPMXSEL	R/W	0h	CMP2LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn

**Table 17-16. CMPLPMXSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	CMP1LPMXSEL	R/W	0h	CMP1LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn

### 17.5.2.8 CMPHNMXSEL Register (Offset = 86h) [Reset = 0000h]

CMPHNMXSEL is shown in [Figure 17-11](#) and described in [Table 17-17](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CopmHN inputs. Refer to Pimux diagram for details.

**Figure 17-11. CMPHNMXSEL Register**

15		14		13		12		11		10		9		8	
RESERVED										CMP11HNMXS EL	CMP10HNMXS EL	CMP9HNMXS L			
R-0-0h										R/W-0h	R/W-0h	R/W-0h			
7		6		5		4		3		2		1		0	
CMP8HNMXS L	CMP7HNMXS L	CMP6HNMXS L	CMP5HNMXS L	CMP4HNMXS L	CMP3HNMXS L	CMP2HNMXS L	CMP1HNMXS L								
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h			

**Table 17-17. CMPHNMXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	CMP11HNMXSEL	R/W	0h	CMP11HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
9	CMP10HNMXSEL	R/W	0h	CMP10HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
8	CMP9HNMXSEL	R/W	0h	CMP9HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
7	CMP8HNMXSEL	R/W	0h	CMP8HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
6	CMP7HNMXSEL	R/W	0h	CMP7HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
5	CMP6HNMXSEL	R/W	0h	CMP6HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
4	CMP5HNMXSEL	R/W	0h	CMP5HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
3	CMP4HNMXSEL	R/W	0h	CMP4HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
2	CMP3HNMXSEL	R/W	0h	CMP3HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
1	CMP2HNMXSEL	R/W	0h	CMP2HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
0	CMP1HNMXSEL	R/W	0h	CMP1HNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn

### 17.5.2.9 CMPLNMXSEL Register (Offset = 87h) [Reset = 0000h]

CMPLNMXSEL is shown in [Figure 17-12](#) and described in [Table 17-18](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CopmLN inputs. Refer to Pimux diagram for details.

**Figure 17-12. CMPLNMXSEL Register**

15			14			13			12			11			10			9			8		
RESERVED												CMP11LNMXS EL			CMP10LNMXS EL			CMP9LNMXS L					
R-0-0h												R/W-0h			R/W-0h			R/W-0h					
7			6			5			4			3			2			1			0		
CMP8LNMXS L			CMP7LNMXS L			CMP6LNMXS L			CMP5LNMXS L			CMP4LNMXS L			CMP3LNMXS L			CMP2LNMXS L			CMP1LNMXS L		
R/W-0h			R/W-0h			R/W-0h			R/W-0h			R/W-0h			R/W-0h			R/W-0h			R/W-0h		

**Table 17-18. CMPLNMXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	CMP11LNMXSEL	R/W	0h	CMP11LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
9	CMP10LNMXSEL	R/W	0h	CMP10LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
8	CMP9LNMXSEL	R/W	0h	CMP9LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
7	CMP8LNMXSEL	R/W	0h	CMP8LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
6	CMP7LNMXSEL	R/W	0h	CMP7LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
5	CMP6LNMXSEL	R/W	0h	CMP6LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
4	CMP5LNMXSEL	R/W	0h	CMP5LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
3	CMP4LNMXSEL	R/W	0h	CMP4LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
2	CMP3LNMXSEL	R/W	0h	CMP3LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
1	CMP2LNMXSEL	R/W	0h	CMP2LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn
0	CMP1LNMXSEL	R/W	0h	CMP1LNMXSEL bits, Refer to figure 4 of Analog system control doc Reset type: XRSn



### 17.5.2.10 ADCDACLOOPBACK Register (Offset = 88h) [Reset = 0000000h]

ADCDACLOOPBACK is shown in [Figure 17-13](#) and described in [Table 17-19](#).

Return to the [Summary Table](#).

Enable loopback from DAC to ADCs

**Figure 17-13. ADCDACLOOPBACK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					ENLB2ADCC	ENLB2ADCB	ENLB2ADCA
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 17-19. ADCDACLOOPBACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write Key. Writes to this register must include the value 0xA5A5 in the KEY bit field to take effect. Otherwise the register will remain as it was prior to the write attempt. Reads will return a 0. Reset type: XRSn
15-3	RESERVED	R-0	0h	Reserved
2	ENLB2ADCC	R/W	0h	1 Loops back COMPDACA output to ADCC. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn
1	ENLB2ADCB	R/W	0h	1 Loops back COMPDACA output to ADCB. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn
0	ENLB2ADCA	R/W	0h	1 Loops back COMPDACA output to ADCA. 0 Loop back is broken. Note: Setting this bit to 1, will override the CHSEL specification for the ADC. ADC would sample COMPDACA output irrespective of the value of CHSEL. Reset type: XRSn

### 17.5.2.11 LOCK Register (Offset = 8Eh) [Reset = 0000000h]

LOCK is shown in [Figure 17-14](#) and described in [Table 17-20](#).

Return to the [Summary Table](#).

Lock Register

**Figure 17-14. LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED			CMPLPMXSEL 1	CMPPHMXSEL 1	CMPSSCTL	VREGCTL	CMPLNMXSEL
R-0-0h			R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
CMPHNMXSEL	CMPLPMXSEL	CMPPHMXSEL	RESERVED	RESERVED	VMONCTL	ANAREFCTL	TSNSCTL
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 17-20. LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-13	RESERVED	R-0	0h	Reserved
12	CMPLPMXSEL1	R/WOnce	0h	CMPLPMXSEL1 Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
11	CMPPHMXSEL1	R/WOnce	0h	CMPPHMXSEL1 Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
10	CMPSSCTL	R/WOnce	0h	CMPSSCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
9	VREGCTL	R/WOnce	0h	VREGCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
8	CMPLNMXSEL	R/WOnce	0h	CMPLNMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
7	CMPHNMXSEL	R/WOnce	0h	CMPHNMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
6	CMPLPMXSEL	R/WOnce	0h	CMPLPMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn

**Table 17-20. LOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	CMPHPMXSEL	R/WOnce	0h	CMPHPMXSEL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
4	RESERVED	R/WOnce	0h	Reserved
3	RESERVED	R/WOnce	0h	Reserved
2	VMONCTL	R/WOnce	0h	VMONCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
1	ANAREFCTL	R/WOnce	0h	ANAREFCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn
0	TSNSCTL	R/WOnce	0h	TSNSCTL Register Lock. Setting this bit will disable any future write to the respective register. This bit can only be cleared by a reset. Reset type: SYSRSn

### 17.5.2.12 CMPHPMXSEL1 Register (Offset = 90h) [Reset = 0000000h]

CMPHPMXSEL1 is shown in [Figure 17-15](#) and described in [Table 17-21](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CopmHP inputs. Refer to Pimux diagram for details.

**Figure 17-15. CMPHPMXSEL1 Register**

31	30	29	28	27	26	25	24
RESERVED			RESERVED			RESERVED	
R-0-0h			R/W-0h			R/W-0h	
23	22	21	20	19	18	17	16
RESERVED			RESERVED			RESERVED	
R/W-0h			R/W-0h			R/W-0h	
15	14	13	12	11	10	9	8
RESERVED	RESERVED			RESERVED			RESERVED
R/W-0h	R/W-0h			R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
RESERVED			RESERVED			CMP11HPMXSEL	
R/W-0h			R/W-0h			R/W-0h	

**Table 17-21. CMPHPMXSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R-0	0h	Reserved
29-27	RESERVED	R/W	0h	Reserved
26-24	RESERVED	R/W	0h	Reserved
23-21	RESERVED	R/W	0h	Reserved
20-18	RESERVED	R/W	0h	Reserved
17-15	RESERVED	R/W	0h	Reserved
14-12	RESERVED	R/W	0h	Reserved
11-9	RESERVED	R/W	0h	Reserved
8-6	RESERVED	R/W	0h	Reserved
5-3	RESERVED	R/W	0h	Reserved
2-0	CMP11HPMXSEL	R/W	0h	CMP11HPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn

### 17.5.2.13 CMPLPMXSEL1 Register (Offset = 92h) [Reset = 0000000h]

CMPLPMXSEL1 is shown in [Figure 17-16](#) and described in [Table 17-22](#).

Return to the [Summary Table](#).

Bits to select one of the many sources on CopmLP inputs. Refer to Pimux diagram for details.

**Figure 17-16. CMPLPMXSEL1 Register**

31	30	29	28	27	26	25	24
RESERVED			RESERVED			RESERVED	
R-0-0h			R/W-0h			R/W-0h	
23	22	21	20	19	18	17	16
RESERVED			RESERVED			RESERVED	
R/W-0h			R/W-0h			R/W-0h	
15	14	13	12	11	10	9	8
RESERVED	RESERVED			RESERVED			RESERVED
R/W-0h	R/W-0h			R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
RESERVED			RESERVED			CMP11LPMXSEL	
R/W-0h			R/W-0h			R/W-0h	

**Table 17-22. CMPLPMXSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R-0	0h	Reserved
29-27	RESERVED	R/W	0h	Reserved
26-24	RESERVED	R/W	0h	Reserved
23-21	RESERVED	R/W	0h	Reserved
20-18	RESERVED	R/W	0h	Reserved
17-15	RESERVED	R/W	0h	Reserved
14-12	RESERVED	R/W	0h	Reserved
11-9	RESERVED	R/W	0h	Reserved
8-6	RESERVED	R/W	0h	Reserved
5-3	RESERVED	R/W	0h	Reserved
2-0	CMP11LPMXSEL	R/W	0h	CMP11LPMXSEL bits, Refer to figure 4 of Analog system control doc Note: Only values 0 to 4 are valid, rest are reserved Reset type: XRSn

### 17.5.2.14 ADCSOCFRCGB Register (Offset = 10Eh) [Reset = 0000000h]

ADCSOCFRCGB is shown in [Figure 17-17](#) and described in [Table 17-23](#).

Return to the [Summary Table](#).

ADC Global SOC Force

**Figure 17-17. ADCSOCFRCGB Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
SOC15	SOC14	SOC13	SOC12	SOC11	SOC10	SOC9	SOC8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
SOC7	SOC6	SOC5	SOC4	SOC3	SOC2	SOC1	SOC0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 17-23. ADCSOCFRCGB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	SOC15	R/W	0h	Indicate if SOC15 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
14	SOC14	R/W	0h	Indicate if SOC14 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
13	SOC13	R/W	0h	Indicate if SOC13 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
12	SOC12	R/W	0h	Indicate if SOC12 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
11	SOC11	R/W	0h	Indicate if SOC11 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
10	SOC10	R/W	0h	Indicate if SOC10 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
9	SOC9	R/W	0h	Indicate if SOC9 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn

**Table 17-23. ADCSOCFRCGB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	SOC8	R/W	0h	Indicate if SOC8 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
7	SOC7	R/W	0h	Indicate if SOC7 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
6	SOC6	R/W	0h	Indicate if SOC6 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
5	SOC5	R/W	0h	Indicate if SOC5 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
4	SOC4	R/W	0h	Indicate if SOC4 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
3	SOC3	R/W	0h	Indicate if SOC3 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
2	SOC2	R/W	0h	Indicate if SOC2 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
1	SOC1	R/W	0h	Indicate if SOC1 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn
0	SOC0	R/W	0h	Indicate if SOC0 selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: SYSRSn

### 17.5.2.15 ADCSOCFRGBSEL Register (Offset = 110h) [Reset = 0000h]

ADCSOCFRGBSEL is shown in [Figure 17-18](#) and described in [Table 17-24](#).

Return to the [Summary Table](#).

ADC Global SOC Force Select

**Figure 17-18. ADCSOCFRGBSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	ADCC	ADCB	ADCA
R-0-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 17-24. ADCSOCFRGBSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	ADCC	R-0/W1S	0h	Indicate if ADCC selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: XRSn
1	ADCB	R-0/W1S	0h	Indicate if ADCB selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: XRSn
0	ADCA	R-0/W1S	0h	Indicate if ADCA selected for global SW trigger 0 : Not selected for Global SW Trigger 1 : Selected for Global SW Trigger Reset type: XRSn



### 17.5.2.16 AGPIOCTRLG Register (Offset = 120h) [Reset = 0000000h]

AGPIOCTRLG is shown in [Figure 17-19](#) and described in [Table 17-25](#).

Return to the [Summary Table](#).

AGPIO Control Register

**Figure 17-19. AGPIOCTRLG Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	GPIO219	GPIO218	GPIO217	GPIO216
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
GPIO215	GPIO214	GPIO213	GPIO212	GPIO211	GPIO210	GPIO209	GPIO208
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO207	GPIO206	GPIO205	GPIO204	GPIO203	GPIO202	GPIO201	GPIO200
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO199	GPIO198	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 17-25. AGPIOCTRLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	GPIO219	R/W	0h	One time configuration for GPIO219 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
26	GPIO218	R/W	0h	One time configuration for GPIO218 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
25	GPIO217	R/W	0h	One time configuration for GPIO217 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
24	GPIO216	R/W	0h	One time configuration for GPIO216 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
23	GPIO215	R/W	0h	One time configuration for GPIO215 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn

**Table 17-25. AGPICTRLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	GPIO214	R/W	0h	One time configuration for GPIO214 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
21	GPIO213	R/W	0h	One time configuration for GPIO213 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
20	GPIO212	R/W	0h	One time configuration for GPIO212 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
19	GPIO211	R/W	0h	One time configuration for GPIO211 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
18	GPIO210	R/W	0h	One time configuration for GPIO210 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
17	GPIO209	R/W	0h	One time configuration for GPIO209 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
16	GPIO208	R/W	0h	One time configuration for GPIO208 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
15	GPIO207	R/W	0h	One time configuration for GPIO207 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
14	GPIO206	R/W	0h	One time configuration for GPIO206 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
13	GPIO205	R/W	0h	One time configuration for GPIO205 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
12	GPIO204	R/W	0h	One time configuration for GPIO204 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn

**Table 17-25. AGPICTRLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	GPIO203	R/W	0h	One time configuration for GPIO203 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
10	GPIO202	R/W	0h	One time configuration for GPIO202 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
9	GPIO201	R/W	0h	One time configuration for GPIO201 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
8	GPIO200	R/W	0h	One time configuration for GPIO200 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
7	GPIO199	R/W	0h	One time configuration for GPIO199 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
6	GPIO198	R/W	0h	One time configuration for GPIO198 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 17.5.2.17 AGPIOCTRLH Register (Offset = 122h) [Reset = 0000000h]

AGPIOCTRLH is shown in [Figure 17-20](#) and described in [Table 17-26](#).

Return to the [Summary Table](#).

AGPIO Control Register

**Figure 17-20. AGPIOCTRLH Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO242	GPIO241	GPIO240
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
GPIO239	GPIO238	GPIO237	GPIO236	GPIO235	GPIO234	GPIO233	GPIO232
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
GPIO231	GPIO230	GPIO229	GPIO228	GPIO227	GPIO226	GPIO225	GPIO224
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 17-26. AGPIOCTRLH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30	RESERVED	R/W	0h	Reserved
29	RESERVED	R/W	0h	Reserved
28	RESERVED	R/W	0h	Reserved
27	RESERVED	R/W	0h	Reserved
26	RESERVED	R/W	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23	RESERVED	R/W	0h	Reserved
22	RESERVED	R/W	0h	Reserved
21	RESERVED	R/W	0h	Reserved
20	RESERVED	R/W	0h	Reserved
19	RESERVED	R/W	0h	Reserved
18	GPIO242	R/W	0h	One time configuration for GPIO242 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
17	GPIO241	R/W	0h	One time configuration for GPIO241 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
16	GPIO240	R/W	0h	One time configuration for GPIO240 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn

**Table 17-26. AGPIOCTRLH Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	GPIO239	R/W	0h	One time configuration for GPIO239 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
14	GPIO238	R/W	0h	One time configuration for GPIO238 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
13	GPIO237	R/W	0h	One time configuration for GPIO237 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
12	GPIO236	R/W	0h	One time configuration for GPIO236 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
11	GPIO235	R/W	0h	One time configuration for GPIO235 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
10	GPIO234	R/W	0h	One time configuration for GPIO234 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
9	GPIO233	R/W	0h	One time configuration for GPIO233 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
8	GPIO232	R/W	0h	One time configuration for GPIO232 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
7	GPIO231	R/W	0h	One time configuration for GPIO231 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
6	GPIO230	R/W	0h	One time configuration for GPIO230 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
5	GPIO229	R/W	0h	One time configuration for GPIO229 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn

**Table 17-26. AGPICTRLH Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	GPIO228	R/W	0h	One time configuration for GPIO228 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
3	GPIO227	R/W	0h	One time configuration for GPIO227 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
2	GPIO226	R/W	0h	One time configuration for GPIO226 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
1	GPIO225	R/W	0h	One time configuration for GPIO225 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn
0	GPIO224	R/W	0h	One time configuration for GPIO224 to decide whether AGPIO functionality is enabled 0 - AGPIO functionality is disabled 1 - AGPIO functionality is enabled Reset type: XRSn

### 17.5.2.18 GPIOINENACTRL Register (Offset = 134h) [Reset = 000003Fh]

GPIOINENACTRL is shown in [Figure 17-21](#) and described in [Table 17-27](#).

Return to the [Summary Table](#).

GPIOINENACTRL Control Register

**Figure 17-21. GPIOINENACTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		GPIO103	GPIO46	GPIO31	GPIO25	GPIO23	GPIO0
R-0-0h		R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 17-27. GPIOINENACTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	GPIO103	R/W	1h	One time configuration for GPIO103 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn
4	GPIO46	R/W	1h	One time configuration for GPIO46 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn
3	GPIO31	R/W	1h	One time configuration for GPIO31 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn
2	GPIO25	R/W	1h	One time configuration for GPIO25 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn
1	GPIO23	R/W	1h	One time configuration for GPIO23 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn
0	GPIO0	R/W	1h	One time configuration for GPIO0 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn

Chapter 18  
**Analog-to-Digital Converter (ADC)**

---



The analog-to-digital converter (ADC) module described in this chapter is a Type 4 ADC. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with modules of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

<b>18.1 Introduction</b> .....	3190
<b>18.2 ADC Configurability</b> .....	3193
<b>18.3 SOC Principle of Operation</b> .....	3198
<b>18.4 SOC Configuration Examples</b> .....	3220
<b>18.5 ADC Conversion Priority</b> .....	3222
<b>18.6 Burst Mode</b> .....	3225
<b>18.7 EOC and Interrupt Operation</b> .....	3227
<b>18.8 Post-Processing Blocks</b> .....	3230
<b>18.9 Result Safety Checker</b> .....	3236
<b>18.10 Opens/Shorts Detection Circuit (OSDETECT)</b> .....	3240
<b>18.11 Power-Up Sequence</b> .....	3242
<b>18.12 ADC Calibration</b> .....	3242
<b>18.13 ADC Timings</b> .....	3243
<b>18.14 Additional Information</b> .....	3251
<b>18.15 Software</b> .....	3262
<b>18.16 ADC Registers</b> .....	3267



## 18.1 Introduction

The ADC module is a successive approximation (SAR) style ADC with selectable resolution of either 16 bits or 12 bits. The ADC is composed of a core and a wrapper. The core is composed of the analog circuits which include the channel select MUX, the sample-and-hold (S/H) circuit, the successive approximation circuits, voltage reference circuits, and other analog support circuits. The wrapper is composed of the digital circuits that configure and control the ADC. These circuits include the logic for programmable conversions, result registers, interfaces to analog circuits, interfaces to the peripheral buses, post-processing circuits, and interfaces to other on-chip modules.

Each ADC module consists of a single sample-and-hold (S/H) circuit. The ADC module is designed to be duplicated multiple times on the same chip, allowing simultaneous sampling or independent operation of multiple ADCs. The ADC wrapper is start-of-conversion (SOC) based (see [Section 18.3](#)).

### 18.1.1 ADC Related Collateral

#### Foundational Materials

- [ADC Input Circuit Evaluation for C2000 MCUs \(TINA-TI\) Application Report](#)
- [C2000 Academy - ADC](#)
- [PSpice for TI design and simulation tool](#)
- [Real-Time Control Reference Guide](#)
  - Refer to the ADC section
- [TI Precision Labs - ADCs](#)
- [TI Precision Labs: Driving the reference input on a SAR ADC \(Video\)](#)
- [TI Precision Labs: Introduction to analog-to-digital converters \(ADCs\) \(Video\)](#)
- [TI Precision Labs: SAR ADC input driver design \(Video\)](#)
- [TI e2e: Connecting VDDA to VREFHI](#)
- [TI e2e: Topologies for ADC Input Protection](#)
- [TI e2e: Why does the ADC Input Voltage drop with sampling?](#)
  - Sampling a high impedance voltage divider with ADC
- [Understanding Data Converters Application Report](#)

#### Getting Started Materials

- [ADC-PWM Synchronization Using ADC Interrupt](#)
  - NOTE: This is a non-TI (third party) site.
- [Analog-to-Digital Converter \(ADC\) Training for C2000 MCUs \(Video\)](#)
- [Hardware Design Guide for F2800x C2000 Real-Time MCU Series](#)

#### Expert Materials

- [ADC Oversampling Application Report](#)
- [Analog Engineer's Calculator](#)
- [Analog Engineer's Pocket Reference](#)
- [Charge-Sharing Driving Circuits for C2000 ADCs \(using PSPICE-FOR-TI\) Application Report](#)
- [Charge-Sharing Driving Circuits for C2000 ADCs \(using TINA-TI\) Application Report](#)
- [Debugging an integrated ADC in a microcontroller using an oscilloscope](#)
- [Hardware oversampling using C2000 ADC \(Video\)](#)
- [Methods for Mitigating ADC Memory Cross-Talk Application Report](#)
- [TI Precision Labs: ADC AC specifications \(Video\)](#)
- [TI Precision Labs: ADC Error sources \(Video\)](#)
- [TI Precision Labs: ADC Noise \(Video\)](#)
- [TI Precision Labs: Analog-to-digital converter \(ADC\) drive topologies \(Video\)](#)
- [TI Precision Labs: Electrical overstress on data converters \(Video\)](#)
- [TI Precision Labs: High-speed ADC fundamentals \(Video\)](#)
- [TI Precision Labs: SAR & Delta-Sigma: Understanding the Difference \(Video\)](#)

- [TI e2e: ADC Bandwidth Clarification](#)
- [TI e2e: ADC Resolution with Oversampling](#)
- [TI e2e: ADC configuration for interleaved mode](#)
- [TI e2e: Simultaneous Sampling with Single ADC](#)

### 18.1.2 Features

Each ADC has the following features:

- Selectable resolution of 12 bits or 16 bits
- Ratiometric external reference set by VREFHI and VREFLO pins
- Selectable internal reference of 2.5V or 3.3V
- Differential signal conversions
- Single-ended signal conversions
- Input multiplexer with up to 26 channels (single-ended) or 10 channels (differential)
- External channel mux option to expand available ADC channels
- 16 configurable SOCs
- 16 individually addressable result registers
- Two trigger repeater modules, enabling customizable hardware oversampling and undersampling modes with little or no CPU overhead
- Multiple trigger sources
  - S/W (with available global synchronization for multiple ADCs) - software immediate start
  - All ePWMs - ADCSOC A or B
  - GPIO XINT2
  - CPU Timers 0/1/2 (from each C28x core present)
  - ADCINT1/2
  - ECAP events in capture mode (CEVT1, CEVT2, CEVT3, and CEVT4) and APWM mode (period match, compare match, or both)
- Four flexible PIE interrupts
- Configurable interrupt placement
- Burst mode
- Four post-processing blocks, each with:
  - Saturating offset calibration
  - Error from set-point calculation
  - High, low, and zero-crossing compare, with interrupt and ePWM trip capability
  - Trigger-to-sample delay capture
  - Aggregation functions: max, min, sum, and average (binary shift)
  - Absolute value function
- Result safety checkers to compare SOC results on same ADC or multiple ADC instances

---

#### Note

Not every channel is pinned out from all ADCs. Check the device data sheet to determine which channels are available.

---

### 18.1.3 Block Diagram

Figure 18-1 shows the block diagram for the ADC core and ADC wrapper.




Figure 18-1. ADC Module Block Diagram

#### Note

- The ADC block diagram reflects the number of ADC channels internally configurable on the device. The actual number of available external ADC inputs varies depending on part and package.

## 18.2 ADC Configurability

Some ADC configurations are individually controlled by the SOCs, while others are globally controlled per ADC module. [Table 18-1](#) summarizes the basic ADC options and the level of configurability. The subsequent sections discuss these configurations.

**Table 18-1. ADC Options and Configuration Levels**

Options	Configurability
Clock	Per module <sup>(1)</sup>
Resolution	Per module <sup>(1)</sup>
Signal mode	Per module
Reference voltage source	Per module (external or internal) <sup>(2)</sup>
Trigger source	Per SOC <sup>(1)</sup>
Converted channel	Per SOC
Acquisition window duration	Per SOC <sup>(1)</sup>
EOC location	Per module
Burst Mode	Per module <sup>(1)</sup>

- (1) Writing these values differently to different ADC modules can cause the ADCs to operate asynchronously. See [Section 18.14.1](#) for guidance on when the ADCs are operating synchronously or asynchronously.
- (2) Lower pin count packages can share one VREFHI pin among multiple ADCs. In this case, the ADCs that share a reference pin must have the reference modes configured identically

### 18.2.1 Clock Configuration

The base ADC clock is provided directly by the system clock (SYSCLK). SYSCLK is used to generate the ADC acquisition window. The register ADCCTL2 has a PRESCALE field that determines the ADCCLK. ADCCLK is used to clock the converter, and is only active during the conversion phase. At all other times, including during the sample-and-hold window, the ADCCLK signal is gated off.

In 16-bit mode, the core requires approximately 29.5 ADCCLK cycles to process a voltage into a conversion result, while in 12-bit mode, this process requires approximately 10.5 ADCCLK cycles. The choice of resolution also determines the necessary duration of the acquisition window, see [Section 18.14.2](#).

#### Note

To determine an appropriate value for ADCCTL2.PRESCALE, see the device data sheet to determine the maximum SYSCLK and ADCCLK frequency.

### 18.2.2 Resolution

The resolution of the ADC determines how finely the analog range is quantized into digital values. Each ADC module supports a configurable resolution of 16 bits or 12 bits.

The resolution can be configured by using either the `AdcSetMode()` or `ADC_setMode()` functions, depending on the header files used, provided in C2000ware. These functions make sure that the correct trim is loaded into the ADC trim registers, and must be called at least once after a device reset. Do not configure the resolution by directly writing to the ADCCTL2 register.

The resolution can be changed at any time when the ADC is idle (no active or pending SOCs). No wait time is necessary after changing the resolution before conversions can be initiated. If SOCs are active or pending when the resolution is changed, those SOCs can produce incorrect conversion results.

### 18.2.3 Voltage Reference

#### 18.2.3.1 External Reference Mode

Each ADC has a VREFHI input and a VREFLO input. In external reference mode, these pins are used as a ratiometric reference to determine the ADC conversion input range.

See [Section 18.14.6](#) for information on how to supply the reference voltage.

---

#### Note

- On devices with no external VREFLO pin, VREFLO is internally connected to the device analog ground, VSSA.
  - See the device data sheet to determine the allowable voltage range for VREFHI and VREFLO.
  - The external reference mode requires an external capacitor on the VREFHI pin. See the device data sheet for the specific value required.
- 

#### 18.2.3.2 Internal Reference Mode

In internal reference mode, the device drives a voltage out onto the VREFHI pin. The VREFHI and VREFLO pins then set the ADC conversion range.

The internal reference voltage can be configured to be either 2.5V or 1.65V. When the 1.65V internal reference voltage is selected, the ADC input signal is internally divided by 2 before conversion, which effectively makes the ADC conversion range from VREFLO to 3.3V.

The 1.65V internal reference mode is not supported when the ADC is configured for 16-bit resolution.

---

#### Note

The internal reference mode also requires an external capacitor on the VREFHI pin. See the device data sheet for the specific value required.

---

#### 18.2.3.3 Ganged References

On some packages, the voltage reference pins for multiple ADCs can be combined. In this case, configure the ganged references identically when selecting external versus internal reference mode and for selecting an internal reference voltage range of 3.3V or 2.5V.

For example, if ADC A and ADC B reference pins are combined and the desired reference mode is 2.5V internal reference mode, the following reference configuration code can be run:

```
//ADCA VREFHI and ADCB VREFHI share a pin
//ADCA VREFLO and ADCB VREFLO share a pin
//Both references must be explicitly configured
//Both references must be configured identically
SetVREF(ADC_ADCA, ADC_INTERNAL, ADC_VREF2P5);
SetVREF(ADC_ADCB, ADC_INTERNAL, ADC_VREF2P5);
```

Internal device hardware makes sure multiple references do not drive conflicting voltages onto the same pin. Because of this, references can be configured in any order or over any amount of time.

#### 18.2.3.4 Selecting Reference Mode

The voltage reference mode must be configured by using either the ADC\_setVREF() or the SetVREF() functions, depending on the header files used, provided in C2000Ware. Using either of these functions makes sure that the correct trim is loaded in the ADC trim registers. This function must be called at least once after a device reset. Do not configure the voltage reference mode by directly writing to the ANAREFCTL register.

### 18.2.4 Signal Mode

The ADC supports two signal modes: single-ended and differential.

In single-ended mode, the input voltage to the converter is sampled through a single pin (ADCINx), referenced to VREFLO.

In differential signaling mode, the input voltage to the converter is sampled through a pair of input pins, one of which is the positive input (ADCINxP) and the other is the negative input (ADCINxN). The actual input voltage is the difference between the two (ADCINxP – ADCINxN).

---

#### Note

- In differential signal mode, VREFLO must be connected to VSSA.
- In differential signal mode, the common mode voltage is  $V_{CM} = (ADCINxP + ADCINxN)/2$

The data sheet for a particular device places some requirements on how close this voltage needs to be to:  $(VREFHI + VREFLO)/2$

**Note:** The above condition is not met by connecting the negative input to VSSA or VREFLO.

- Differential signaling mode is advantageous because noise encountered on both inputs is largely canceled. The effect can be maximized by routing the positive and negative traces for the same differential input as close together as possible and keeping them symmetrical with respect to the signal reference.
- 

The signal mode must be configured by using either the ADC\_setMode() or AdcSetMode() functions, depending on the header files used, provided in C2000warein f28p65x\_adc.c. These functions make sure that the correct trim is loaded into the ADC trim registers. These functions must be called at least once after a device reset. The signal mode must not be configured by writing to the ADCCTL2 register directly.

### 18.2.5 Expected Conversion Results

Based on a given analog input voltage, the expected digital conversion is given in [Table 18-2](#) and [Table 18-3](#). Fractional values are truncated.

**Table 18-2. Analog to 12-bit Digital Formulas**

	Analog Input	Digital Result
<b>Single-Ended</b>	when $ADCINy \leq VREFLO$	$ADCRESULTx = 0$
	when $VREFLO < ADCINy < VREFHI$	$ADCRESULTx = 4096 \left( \frac{ADCINy - VREFLO}{VREFHI - VREFLO} \right)$
	when $ADCINy \geq VREFHI$	$ADCRESULTx = 4095$
<b>Differential</b>	when $ADCINyP - ADCINyN \leq -(VREFHI - VREFLO)$	$ADCRESULTx = 0$
	when $-(VREFHI - VREFLO) < ADCINyP - ADCINyN \leq (VREFHI - VREFLO)$	$ADCRESULTx = 4096 \left( \frac{ADCINyP - ADCINyN + VREFHI - VREFLO}{2(VREFHI - VREFLO)} \right)$
	when $ADCINyP - ADCINyN \geq (VREFHI - VREFLO)$	$ADCRESULTx = 4095$

**Table 18-3. Analog to 16-bit Digital Formulas**

	Analog Input	Digital Result
<b>Single-Ended</b>	when $ADCINy \leq VREFLO$	$ADCRESULTx = 0$
	when $VREFLO < ADCINy < VREFHI$	$ADCRESULTx = 65536 \left( \frac{ADCINy - VREFLO}{VREFHI - VREFLO} \right)$
	when $ADCINy \geq VREFHI$	$ADCRESULTx = 65535$
<b>Differential</b>	when $ADCINyP - ADCINyN \leq -(VREFHI - VREFLO)$	$ADCRESULTx = 0$
	when $-(VREFHI - VREFLO) < ADCINyP - ADCINyN \leq (VREFHI - VREFLO)$	$ADCRESULTx = 65536 \left( \frac{ADCINyP - ADCINyN + VREFHI - VREFLO}{2(VREFHI - VREFLO)} \right)$
	when $ADCINyP - ADCINyN \geq (VREFHI - VREFLO)$	$ADCRESULTx = 65535$

### 18.2.6 Interpreting Conversion Results

Based on a given ADC conversion result, the corresponding analog input is given in [Table 18-4](#) and [Table 18-5](#). This corresponds to the center of the possible range of analog voltages that can produce this conversion result.

**Table 18-4. 12-Bit Digital-to-Analog Formulas**

	Digital Value	Analog Equivalent
<b>Single-Ended</b>	when ADCRESULT <sub>y</sub> = 0	$ADCIN_x \leq VREFLO$ (2)
	when $0 < ADCRESULT_y < 4095$	$ADCIN_x = (VREFHI - VREFLO) \left( \frac{ADCRESULT_y}{4096} \right) + VREFLO$ (3)
	when ADCRESULT <sub>y</sub> = 4095	$ADCIN_x \geq VREFHI$ (4)
<b>Differential</b>	when ADCRESULT <sub>y</sub> = 0	$ADCIN_{xP} - ADCIN_{xN} \leq (VREFHI - VREFLO)$ (5)
	when $0 < ADCRESULT_y < 4095$	$ADCIN_{xP} - ADCIN_{xN} = (VREFHI - VREFLO) \left( \frac{ADCRESULT_y}{2048} - 1 \right)$ (6)
	when ADCRESULT <sub>y</sub> = 4095	$ADCIN_{xP} - ADCIN_{xN} \geq (VREFHI - VREFLO)$ (7)

**Table 18-5. 16-Bit Digital-to-Analog Formulas**

	Digital Value	Analog Equivalent
<b>Single-Ended</b>	when ADCRESULT <sub>y</sub> = 0	$ADCIN_x \leq VREFLO$ (8)
	when $0 < ADCRESULT_y < 65535$	$ADCIN_x = (VREFHI - VREFLO) \left( \frac{ADCRESULT_y}{65536} \right) + VREFLO$ (9)
	when ADCRESULT <sub>y</sub> = 65535	$ADCIN_x \geq VREFHI$ (10)
<b>Differential</b>	when ADCRESULT <sub>y</sub> = 0	$ADCIN_{xP} - ADCIN_{xN} \leq (VREFHI - VREFLO)$ (11)
	when $0 < ADCRESULT_y < 65535$	$ADCIN_{xP} - ADCIN_{xN} = (VREFHI - VREFLO) \left( \frac{ADCRESULT_y}{32768} - 1 \right)$ (12)
	when ADCRESULT <sub>y</sub> = 65535	$ADCIN_{xP} - ADCIN_{xN} \geq (VREFHI - VREFLO)$ (13)



### 18.3 SOC Principle of Operation

The ADC triggering and conversion sequencing is accomplished through configurable start-of-conversions (SOCs). Each SOC is a configuration set defining the single conversion of a single channel. In that set, there are three configurations: the trigger source that starts the conversion, the channel to convert, and the acquisition (sample) window duration. Upon receiving the trigger configured for a SOC, the wrapper makes sure that the specified channel is captured using the specified acquisition window duration.

Multiple SOCs can be configured for the same trigger, channel, and acquisition window as desired. Configuring multiple SOCs to use the same trigger allows the trigger to generate a sequence of conversions. Configuring multiple SOCs to use the same trigger and channel allows for oversampling. Oversampling can also be achieved using a single trigger source by configuring the trigger repeater module. See [Section 18.3.2.2](#) for more information.




Figure 18-2. SOC Block Diagram

### 18.3.1 SOC Configuration

Each SOC has a configuration register, ADCSOCxCTL. Within this register, SOCx can be configured for trigger source, channel to convert, optional external channel mux selection, and acquisition (sample) window duration.

### 18.3.2 Trigger Operation

Each SOC can be configured to start on one of many input triggers. The primary trigger select for SOCx is in the ADCSOCxCTL.TRIGSEL register, which can select between:

- Disabled (software only)
- CPU Timers 0/1/2 (from each C28x core present)
- GPIO: Input X-Bar INPUT5
- ADCSOCA or ADCSOCB from each ePWM module
- eCAP events
- Either of the two trigger repeater blocks. This can be used to achieve oversampling, undersampling, or to apply a trigger delay.
- A global synchronous software trigger. This is achieved by configuring the ADCSOCFRCGBSEL and ADCSOCFRCGB analog subsystem registers.

In addition, each SOC can also be triggered when the ADCINT1 flag or ADCINT2 flag is set. This is achieved by configuring the ADCINTSOCSEL1 register (for SOC0 to SOC7) or the ADCINTSOCSEL2 register (for SOC8 to SOC15). This is useful for creating continuous conversions.

**Table 18-6. ADC SOC Trigger Selection**

ADCSOCxCTL.BURSTTRIGSEL	Signal
0	ADC_SOFTWARE_TRIGGER
1	CPU1_TINT0
2	CPU1_TINT1
3	CPU1_TINT2
4	INPUTXBAR5
5	EPWM1_ADCSOCA
6	EPWM1_ADCSOCB
7	EPWM2_ADCSOCA
8	EPWM2_ADCSOCB
9	EPWM3_ADCSOCA
10	EPWM3_ADCSOCB
11	EPWM4_ADCSOCA
12	EPWM4_ADCSOCB
13	EPWM5_ADCSOCA
14	EPWM5_ADCSOCB
15	EPWM6_ADCSOCA
16	EPWM6_ADCSOCB
17	EPWM7_ADCSOCA
18	EPWM7_ADCSOCB
19	EPWM8_ADCSOCA
20	EPWM8_ADCSOCB
21	EPWM9_ADCSOCA
22	EPWM9_ADCSOCB

**Table 18-6. ADC SOC Trigger Selection (continued)**

ADCxCTL.BURSTTRIGSEL	Signal
23	EPWM10_ADCSOCA
24	EPWM10_ADCSOCB
25	EPWM11_ADCSOCA
26	EPWM11_ADCSOCB
27	EPWM12_ADCSOCA
28	EPWM12_ADCSOCB
29	CPU2_TINT0
30	CPU2_TINT1
31	CPU2_TINT2
32-39	Reserved
40	ADC_REP1TRIG
41	ADC_REP2TRIG
42-79	Reserved
80	ECAP1_SOC
81	ECAP2_SOC
82	ECAP3_SOC
83	ECAP4_SOC
84	ECAP5_SOC
85	ECAP6_SOC
86	ECAP7_SOC
87	Reserved
88	EPWM13_ADCSOCA
89	EPWM13_ADCSOCB
90	EPWM14_ADCSOCA
91	EPWM14_ADCSOCB
92	EPWM15_ADCSOCA
93	EPWM15_ADCSOCB
94	EPWM16_ADCSOCA
95	EPWM16_ADCSOCB
96	EPWM17_ADCSOCA
97	EPWM17_ADCSOCB
98	EPWM18_ADCSOCA
99	EPWM18_ADCSOCB
100-127	Reserved

### 18.3.2.1 Global Software Trigger

This ADC supports synchronous global software triggers. Synchronous global triggers allow the application to trigger SOC0s on multiple ADC instances that are exactly simultaneous in time. To generate a global software trigger, configure the analog subsystem register ADCSOCFRCGBSEL to select the ADC instances to be triggered, then write to ADCSOCFRCGB to trigger the desired SOC0s simultaneously on each ADC.

For example, to trigger SOC0, SOC1, and SOC2 on ADCA and ADCC:

1. Set ADCSOCFRCGBSEL.ADCA = 1 and ADCSOCFRCGBSEL.ADCC = 1 by writing 0x5 to the ADCSOCFRCGBSEL register.
2. Trigger SOC0s, 1, and 2 by writing 0x7 to the ADCSOCFRCGB register.

### 18.3.2.2 Trigger Repeaters

Each ADC instance contains two trigger repeater modules. These modules can select any of the regular ADC triggers that are selectable by the ADCSOCxCTL.TRIGGER register, and generate a number of repeat pulses as configured in the REPxN.NSEL register. [Figure 18-3](#) shows a functional block diagram of the ADC trigger repeater module.

Each repeater module can apply four types of trigger modifications:

- Oversampling mode
- Undersampling mode
- Phase delay
- Re-trigger spread

Each of these trigger modification features is explained in detail in the following sections.





Figure 18-3. ADC Trigger Repeater Block Diagram

18.3.2.2.1 Oversampling Mode

In this mode, the repeater module passes the initial trigger through to the output. As soon as all SOCs configured to receive the trigger are in progress or completed, the repeater issues the trigger again. The process repeats until the configured number of trigger pulses (NSEL + 1) have been issued.

This mode allows the application to easily perform multiple back-to-back samples from a single trigger pulse. When used in conjunction with the aggregation options in the post-processing block, this mode enables oversampling, averaging, or peak detection. Figure 18-4 shows an example of oversampling SOCs generated from a single ePWM trigger.




TRIGGER = ePWM SOCA, NSEL = 3, PHASE = 0, MODE = Oversampling, SPREAD = 0

Figure 18-4. Oversampled ADC Trigger Example

### 18.3.2.2.2 Undersampling Mode

In this mode, the repeater module passes the initial trigger through to the output, and then blocks subsequent triggers until the configured number of trigger pulses (NSEL + 1) arrive. The result is that only 1 in every (NSEL + 1) pulses passes through to the output. [Figure 18-5](#) shows an example of undersampled SOCs from multiple ePWM triggers.

This mode enables the application to scale down the trigger frequency for one or more SOCs. This is useful for charge-sharing input drivers which have increased error with higher sampling frequencies.



TRIGGER = ePWM SOCA, NSEL = 7, PHASE = 0, MODE = Undersampling, SPREAD = (don't care)

**Figure 18-5. Undersampled ADC Trigger Example**


#### Note

Oversampling and undersampling modes are mutually exclusive for each repeater module. However, multiple repeater modules can (and are intended to) be used in different modes concurrently.

### 18.3.2.2.3 Trigger Phase Delay


The repeater module can delay the initial trigger by a specified number of SYSCLK cycles. This feature can be used in combination with oversampling or undersampling modes, or as a standalone delay by setting NSEL = 0. The phase delay does not affect the timing between subsequent repeated oversampled triggers—the phase delay only delays the initial trigger. When PHASE = 0, the initial trigger arrives at the same time as an unmodified trigger. [Figure 18-6](#) shows an example of phase delay combined with oversampling. [Figure 18-7](#) shows an example of a standalone phase delay with a single SOC trigger.

Phase delay enables the application to tie the trigger start point to an ePWM event while allowing for a necessary sampling delay (for example, settling time). In addition, when phase delay is combined with oversampling functionality, a single trigger can generate an interleaved burst of conversions across multiple ADCs. To achieve this, set PHASE in increments of  $(t_{\text{sample}}/n_{\text{interleaved\_ADCs}})$ . [Figure 18-8](#) shows an example of interleaving 12 samples across 3 ADCs.



TRIGGER = ePWM SOCA, NSEL = 3, PHASE = 100, MODE = Oversampling, SPREAD = 0


Figure 18-6. Oversampled ADC Trigger Example with Phase Delay



TRIGGER = ePWM SOCA, NSEL = 0, PHASE = 100, MODE = (either), SPREAD = (don't care)

Figure 18-7. ADC Trigger Example with Phase Delay






TRIGGER = ePWM SOCA, NSEL = 3, MODE = Oversampling, PHASE = (varies per ADC), SPREAD = 0

**Figure 18-8. ADC Interleaved Trigger Example (12 Samples Across 3 ADCs)**

18.3.2.2.4 Re-trigger Spread

If additional time between samples is desired, the application can configure SPREAD equal to the number of SYSCLK cycles desired between samples. Figure 18-9 shows an example of oversampling from an ePWM trigger with a 500-cycle spread between samples.

- By default, SPREAD = 0, and samples are re-triggered as soon as all associated SOCs are no longer pending.
- If SPREAD is set to a value smaller than the time needed for the associated SOCs to complete, then the ADC performs the triggered conversions back-to-back, and SPREAD is effectively 0.
- SPREAD has no effect in undersampling mode, or when NSEL = 0.



TRIGGER = ePWM SOCA, NSEL = 3, MODE = Oversampling, PHASE = 0, SPREAD = 500

Figure 18-9. ADC Repeated Trigger Example with Sample Spread

### 18.3.2.2.5 Trigger Repeater Configuration

To configure ADC oversampling or undersampling using the trigger repeater module, follow this procedure:

1. Set up the SOC by writing to ADCSOCxCTL. Specify one of the two repeater modules (REP1TRIG or REP2TRIG) as the trigger source.
2. Configure the repeater module by writing to the REPxCTL register:
  - a. Configure oversampling or undersampling mode using the MODE bit.
  - b. Specify the desired SOC trigger source in the TRIGGER field.
  - c. If desired, configure a sync source for the repeater module in the SYNCINSEL field. A sync event resets all repeater registers to a ready and waiting state, while preserving NSEL, PHASE and MODE. A software-initiated sync is also possible by writing 1 to the SWSYNC bit. [Table 18-7](#) contains a list of possible sync sources for the trigger repeater.
  - d. If desired, clear any previously set phase and trigger overflow flags by writing to the PHASEOVF and TRIGGEROVF bits.
3. Configure the trigger repeat count by writing to the REPxN.NSEL register. The repeater module supports up to 128 repeats for each trigger.
4. Configure the repeater phase delay by writing to the REPxPHASE.PHASE register.
5. To configure a re-trigger spread delay in oversampling mode, write the desired delay value in SYSCLK cycles to the REPxSPREAD.SPREAD register.
6. Configure the PPBLIMIT register. This register defines how many samples the post-processing block accumulates before loading the partial sum value in ADCPPBxPSUM into ADCPPBXSUM.
7. The post-processing block (PPB) and trigger repeater module have independent sync source configurations. To configure the PPB sync source, write to the ADCPPBxCONFIG2 register. For more information on how to configure the ADC post-processing block, see [Section 18.8](#).

#### Note

When NSEL = 0, the repeater module essentially acts as a pass-through for SOC triggers, but is still useful for applying phase delay. SOC triggers are passed through in both oversampling mode and undersampling mode, even if there are still pending SOC. In this scenario, the ADC sets a trigger overflow flag for the individual SOC (ADCSOCOVF1.SOCx), not the repeater module. When oversampling with NSEL > 0, the ADC sets the oversampled trigger overflow flag (REPxCTL.TRIGGEROVF) if a trigger arrives while there are pending SOC.

When NSEL = 0, the repeater module does not set the REPxCTL.MODULEBUSY indicator. In this scenario, the application must make sure that all associated SOC flags have completed before enabling oversampling or undersampling mode by setting NSEL > 0.

**Table 18-7. ADC SYNC Input**

ADCPPBxCONFIG2. SYNCINSEL	Connection from
0	Disable Syncin to PPBx
1	EPWM1SYNCOUT
2	EPWM2SYNCOUT
3	EPWM3SYNCOUT
4	EPWM4SYNCOUT
5	EPWM5SYNCOUT
6	EPWM6SYNCOUT
7	EPWM7SYNCOUT
8	EPWM8SYNCOUT
9	EPWM9SYNCOUT
10	EPWM10SYNCOUT
11	EPWM11SYNCOUT
12	EPWM12SYNCOUT

**Table 18-7. ADC SYNC Input (continued)**

ADCPPBxCONFIG2. SYNCSSEL	Connection from
13	EPWM13SYNCOU
14	EPWM14SYNCOU
15	EPWM15SYNCOU
16	EPWM16SYNCOU
17	EPWM17SYNCOU
18	EPWM18SYNCOU
19	ECAP1SYNCOU
20	ECAP2SYNCOU
21	ECAP3SYNCOU
22	ECAP4SYNCOU
23	ECAP5SYNCOU
24	ECAP6SYNCOU
25	ECAP7SYNCOU
26	INPUTXBAR5
27	INPUTXBAR6
28	EtherCATSYNCO
29	EtherCATSYNCO1
30-31	Reserved


#### 18.3.2.2.5.1 Register Shadow Updates

To avoid latency or processing delays between triggers, the application can write updated values to the NSEL, PHASE and SPREAD registers while the repeater module is still actively working. When a new SOC trigger is received, these values are loaded into the NCOUNT, PHASECOUNT and SPREADCOUNT registers, which then count down to zero as each SOC is triggered by the repeater module.

In addition, the application can change the repeater module's oversampling or undersampling mode by writing to the REPxCTL.MODE register while the repeater is actively working, without affecting the current operation. The repeater module loads the value of REPxCTL.MODE into REPxCTL.ACTIVEMODE when a new SOC trigger is received.

### 18.3.2.2.6 Re-Trigger Logic

The repeater module determines when to re-trigger based on the values of ADCSOCxCTL.TRIGSEL and the SOC flags in ADCSOCFLG1. A repeat trigger is issued when all SOCs configured to be triggered by the repeater module instance are no longer pending. Figure 18-10 describes the trigger repeat logic. Because the SOC pending flag goes low at the end of the sample and hold phase, the module has plenty of time to re-trigger conversions without introducing any latency between repeat conversions.



**Figure 18-10. Trigger Repeater Repeat Logic**

### Re-triggering in Burst Mode

If the ADC is in burst mode, and the repeater is selected as the BURSTTRIG source, then the repeater fires a re-trigger pulse whenever there are no high-priority associated SOCs pending, and there are no round-robin SOCs pending.

### 18.3.2.2.7 Multi-Path Triggering Behavior

With the trigger repeater modules, it is possible to have one trigger source take multiple paths to set SOCs in various ways. For example, ePWM1 can directly trigger SOC3 and SOC4, while one repeater block uses ePWM1 to generate oversampling triggers on SOCs 0-2, and the second repeater block generates undersampled triggers to SOC5. Assuming all SOCs are configured for round-robin priority and the various triggers all arrive in the same cycle, the conversion order is SOC0 to SOC5 in increasing order; this is then followed by the oversampled conversions on SOC0-SOC2.

### 18.3.3 ADC Acquisition (Sample and Hold) Window

External signal sources vary in the ability to drive an analog signal quickly and effectively. To achieve rated resolution, the signal source needs to charge the sampling capacitor in the ADC core to within 0.5 LSBs of the signal voltage. The acquisition window is the amount of time the sampling capacitor is allowed to charge and is configurable for SOCx by the ADCSOCxCTL.ACQPS register.


ACQPS is a 9-bit register that can be set to a value between 0 and 511, resulting in an acquisition window duration of:

$$\text{Acquisition window} = (\text{ACQPS} + 1) \times (\text{System Clock (SYSCLK) cycle time})$$

- The acquisition window duration is based on the System Clock (SYSCLK), not the ADC clock (ADCCLK).
- The selected acquisition window duration must be at least as long as one ADCCLK cycle.
- The data sheet specifies a minimum acquisition window duration (in nanoseconds). The user is responsible for selecting an acquisition window duration that meets this requirement.

### 18.3.4 ADC Input Models


For single-ended operation, the ADC input characteristics for values in the single-ended input model (see [Figure 18-11](#)) can be found in the device data sheet.



**Figure 18-11. Single-Ended Input Model**

For differential operation, the ADC input characteristics for values in the differential input model (see [Figure 18-12](#)) can be found in the device data sheet.

These input models must be used along with actual signal source impedance to determine the acquisition window duration. See [Section 18.14.2](#) for more information.



**Figure 18-12. Differential Input Model**

### 18.3.5 Channel Selection

Each SOC can be configured to convert any of the ADC channels. This behavior is selected for SOCx by the ADCSOCxCTL.CHSEL register. Depending on the signal mode, the selection is different. For single-ended signal mode, the value in CHSEL selects a single pin as the input. For differential signal mode, the value in CHSEL selects an even-odd pin pair to be the positive and negative inputs. This is summarized in [Table 18-8](#).

**Table 18-8. Channel Selection of Input Pins**

Input Mode	CHSEL	Input
Single-Ended	0	ADCIN0
	1	ADCIN1
	2	ADCIN2
	3	ADCIN3
	4	ADCIN4
	5	ADCIN5
	6	ADCIN6
	7	ADCIN7
	8	ADCIN8
	9	ADCIN9
	10	ADCIN10
	11	ADCIN11
	12	ADCIN12
	13	ADCIN13
	14	ADCIN14
	15	ADCIN15
	16	ADCIN16
	17	ADCIN17
	18	ADCIN18
	19	ADCIN19
	20	ADCIN20
	21	ADCIN21
	22	ADCIN22
	23	ADCIN23
	24	ADCIN24
	25	ADCIN25
	26	ADCIN26
	27	ADCIN27
	28	ADCIN28
	29	ADCIN29
	30	ADCIN30
	31	ADCIN31

**Table 18-8. Channel Selection of Input Pins (continued)**

Input Mode	CHSEL	Input	
	CHSEL	Positive Input	Negative Input
Differential	0 or 1	ADCIN0	ADCIN1
	2 or 3	ADCIN2	ADCIN3
	4 or 5	ADCIN4	ADCIN5
	6 or 7	ADCIN6	ADCIN7
	8 or 9	ADCIN8	ADCIN9
	10 or 11	ADCIN10	ADCIN11
	12 or 13	ADCIN12	ADCIN13
	14 or 15	ADCIN14	ADCIN15
	16 or 17	ADCIN16	ADCIN17
	18 or 19	ADCIN18	ADCIN19
	20 or 21	ADCIN20	ADCIN21
	22 or 23	ADCIN22	ADCIN23
	24 or 25	ADCIN24	ADCIN25
	26 or 27	ADCIN26	ADCIN27
	28 or 29	ADCIN28	ADCIN29
	30 or 31	ADCIN30	ADCIN31




### 18.3.5.1 External Channel Selection

The ADCSOCxCTRL.EXTCHSEL field for each SOC can be used to automatically control an external mux with digital output pins ADCxEXTMUX[3:0]. This functionality enables the application to add additional ADC channels using an external mux, with minimal software overhead. The ADCxEXTMUX[3:0] outputs can be mapped to GPIO pins by configuring the GPIO output crossbar accordingly. The EXTCHSEL field supports up to 4-bit muxes, but fewer mux selection output pins can be configured if desired.

To select a specific channel on the external mux, configure ADCSOCxCTRL.CHSEL to select the ADC pin that is connected to the mux output, and configure ADCSOCxCTRL.EXTCHSEL to select the desired mux input channel. There are a variety of potential mux topologies possible. A basic example can be a single external mux connected to a single ADC input channel. This setup is illustrated in [Figure 18-13](#).

- To select ADCxIN0.4, the user configures the SOC with CHSEL = 0 and EXTCHSEL = 4.
- To select ADCxIN3, the user configures the SOC with CHSEL = 3. The value of EXTCHSEL does not affect the conversion.




**Figure 18-13. ADC with External Input Mux**

Another example can be to use multiple external muxes connected to different ADC inputs. This setup is illustrated in [Figure 18-14](#).

- To select ADCxIN0.4, the user configures the SOC with CHSEL = 0 and EXTCHSEL = 4.
- To select ADCxIN3.2, the user configures the SOC with CHSEL = 3 and EXTCHSEL = 2.
- To select ADCxIN5, the user configures the SOC with CHSEL = 5. The value of EXTCHSEL does not affect the conversion.

This scheme saves one digital mux pin, at the expense of using two small muxes instead of a single large mux, and a second ADC input pin.



**Figure 18-14. ADC with Multiple External Input Muxes and Shared Selection**

When using an external channel mux, make sure to comprehend the mux selection and switching delay in the sample/hold time requirement for the SOC. This requirement includes the propagation delay for the output X-BAR (if this is used to configure the mux selection pin), any mux switching delays, and the total resistance and capacitance added to the ADC input network by the external mux device. For more information on calculating the acquisition window size, see [Section 18.14.2](#).

**Note**

While the external channel selection can technically be used to select up to 16 times the number of total ADC pins (by placing a 16-input mux on each external ADC channel), the system incurs significant added overhead if the total number of channels (internal and external) exceeds 16 – the total number of available SOCx available on the ADC instance. A sensible option is to map the ADCxEXTMUX outputs to ADC pins (AGPIOs). For instance, using one ADC input to sample an external mux output, and 4 inputs for external channel selection, the application effectively gains an additional 11 ADC inputs (from 5 to 16 pins), without using up any additional device pins.

Externally multiplexed ADC channels lose the ability to practically use the analog comparators in the comparator subsystem. However, the digital limit compares in the post-processing block can still be used to generate interrupts and/or PWM trips. For more information, see [Section 18.8](#).


### 18.3.5.1.1 External Channel Selection Timing

The ADCxEXTMUX output follows two possible timing schemes, depending on the setting of the EXTMUXPRESELECTEN bit in the ADCCTL1 register:

- When EXTMUXPRESELECTEN is set to 0, the ADCxEXTMUX output changes at the beginning of the associated SOC's sample and hold period. The applied external mux setting is maintained until the start of the next SOC sample-and-hold period. This is the default configuration at reset. Examples of SOC timings in this mode are shown in [Figure 18-15](#) and [Figure 18-17](#). When external mux preselect is disabled, make sure to configure the SOC acquisition window duration to account for both external mux settling time and internal channel settling time.
- When EXTMUXPRESELECTEN is set to 1, the ADCxEXTMUX output changes at least one SYSCLK cycle after the end of the sample and hold period. At this point, the ADC sets the external mux selection based on the next highest priority SOC that is pending. If no SOC is pending, then the mux selection is based on the next highest priority SOC, based on the current SOC priority scheme (see [Section 18.5](#) for more information on SOC priority schemes). Examples of SOC timings in this mode are shown in [Figure 18-16](#) and [Figure 18-18](#). Enabling preselect mode enables the application to avoid increasing the acquisition window duration due to external mux switching and settling delays.

#### Note

When EXTMUXPRESELECTEN is enabled, setting SOC0 as high priority without actually triggering SOC0 conversions is a good way to define an idle value for ADCxEXTMUX. SOC0 always has the highest priority when no SOC's are pending, so the value of ADCSOC0CTL.EXTCHSEL is always pushed onto the mux select pins by default.



**Figure 18-15. ADC External Channel Select Timing Example**


In [Figure 18-15](#), the ADC is configured as follows:

- SOC1 and SOC2 are triggered from ePWM1A;
- No high priority SOC's are defined.

The ADC performs the SOC operation sequence in the following order:

1. The initial ePWM1A trigger arrives, setting the SOC1 and SOC2 to pending. SOC1 gains priority, and the sample-and-hold period for SOC1 begins. The ADC pushes the value of ADCSOC1CTL.EXTCHSEL onto the ADCxEXTMUX pins at the same time when the SOC1 sample-and-hold begins.
2. At the end of the sample-and-hold for SOC1, the conversion begins. ADCxEXTMUX remains unchanged until the start of the next SOC sample-and-hold period.

3. In this example case, there are no asynchronous high priority triggers defined, so SOC2 sample-and-hold starts as soon as SOC1 conversion ends. The ADC pushes ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins.
4. At the end of the sample-and-hold for SOC2, there are no more pending SOC's. SOC2 begins conversion, and ADCxEXTMUX is unchanged.
5. The SOC2 conversion ends. There are no pending SOC's or triggers, so ADCxEXTMUX remains unchanged.




**Figure 18-16. ADC External Channel Timing Example in Preselect Mode**

In [Figure 18-16](#), the ADC is configured as follows:

- SOC1 and SOC2 are triggered from ePWM1A;
- No high priority SOC's are defined.

The ADC performs the SOC operation sequence in the following order:

1. The initial ePWM1A trigger arrives, setting the SOC1 and SOC2 to pending. SOC1 gains priority, and the sample-and-hold period for SOC1 begins. The ADC pushes the value of ADCSOC1CTL.EXTCHSEL onto the ADCxEXTMUX pins at the same time when the SOC1 sample-and-hold begins.
2. At the end of the sample-and-hold for SOC1, the highest priority SOC that is pending is SOC2, so the ADC pushes the value of ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins.
3. In this example case, there are no asynchronous high priority triggers defined, so SOC2 sample-and-hold starts as soon as SOC1 conversion ends. The ADC pushes ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins again, but this is already the current value so there is no change.
4. At the end of the sample-and-hold for SOC2, there are no more pending SOC's. SOC3 has the next highest priority by way of the round-robin pointer, so the ADC pushes the value of ADCSOC3CTL.EXTCHSEL onto ADCxEXTMUX. In this case, the application can set ADCSOC3CTL.EXTCHSEL = ADCSOC1CTL.EXTCHSEL. Although SOC3 is not actually used, this makes sure that the external mux channel is already preselected when the next ePWM1 SOC arrives.
5. The SOC2 conversion ends. There are no pending SOC's or triggers, so ADCxEXTMUX remains unchanged.




**Figure 18-17. ADC External Channel Select Timing Example with Asynchronous Trigger**

In [Figure 18-17](#), the ADC is configured as follows:

- SOC1 and SOC2 are triggered from ePWM1A;
- SOC0 is triggered from CPUTIMER1, and has a high priority.

With this configuration, the ADC performs the SOC operation sequence in the following order:

1. The initial ePWM1A trigger arrives, setting the SOC1 and SOC2 flags to pending. SOC1 gains priority, and the SOC1 sample-and-hold period begins. The ADC pushes the value of ADCSOC1CTL.EXTCHSEL onto the ADCxEXTMUX pins at the same time when the SOC1 sample-and-hold begins.
2. At the end of the sample-and-hold for SOC1, the SOC1 conversion begins. ADCxEXTMUX remains unchanged until the start of the next SOC sample-and-hold period.
3. CPUTIMER1 issues a trigger asynchronously, setting the SOC0 flag to pending.
4. Since SOC0 has high priority, SOC0 converts next instead of SOC2. The ADC pushes ADCSOC0CTL.EXTCHSEL onto ADCxEXTMUX when the sample-and-hold period for SOC0 starts.
5. At the end of the sample-and-hold period for SOC0, the conversion for SOC0 begins. ADCxEXTMUX remains unchanged until the start of the next SOC sample-and-hold period.
6. At the end of the conversion for SOC0, SOC2 is the next pending SOC. SOC2's sample-and-hold period begins, and ADCSOC2CTL.EXTCHSEL is pushed onto the ADCxEXTMUX pins.
7. The SOC2 conversion begins, and there are no pending SOC's left. ADCxEXTMUX remains unchanged until a new SOC trigger arrives.



**Figure 18-18. ADC External Channel Timing Example in Preselect Mode with Asynchronous Trigger**

In [Figure 18-18](#), the ADC is configured as follows:

- SOC1 and SOC2 are triggered from ePWM1A;
- SOC0 is triggered from CPUTIMER1, and has a high priority.

With this configuration, the ADC performs the SOC operation sequence in the following order:

1. The initial ePWM1A trigger arrives, setting the SOC1 and SOC2 flags to pending. SOC1 gains priority, and the SOC1 sample-and-hold period begins. The ADC pushes the value of ADCSOC1CTL.EXTCHSEL onto the ADCxEXTMUX pins at the same time when the SOC1 sample-and-hold begins.
2. At the end of the sample-and-hold for SOC1, the highest priority SOC that is pending is SOC2, so the ADC pushes the value of ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins.
3. CPUTIMER1 issues a trigger asynchronously, setting the SOC0 flag to pending.
4. Since SOC0 has high priority, SOC0 converts next instead of SOC2. The ADC overwrites the previous speculative external mux selection (ADCSOC2CTL.EXTCHSEL) with ADCSOC0.EXTCHSEL when the sample-and-hold period for SOC0 starts. In situations like this where asynchronous triggers are possible, make sure to set the acquisition window size of the priority SOC large enough to allow for both external mux settling and internal channel settling.
5. At the end of the sample-and-hold period for SOC0, the highest priority SOC that is pending is SOC2, so the ADC pushes EXTCHSEL value for SOC2 onto the ADCxEXTMUX pins. SOC0 begins converting.
6. At the end of the SOC0 conversion, SOC2 is the next highest-priority pending SOC, and so SOC2's sample-and-hold period begins. The ADC again pushes ADCSOC2CTL.EXTCHSEL onto the ADCxEXTMUX pins, but since this is already the current value, the mux pins are unchanged.
7. At the end of the sample-and-hold period for SOC2, there are no SOC's pending. SOC0 has the next highest priority, since the ADC has been configured to give SOC0 high priority. The ADC pushes ADCSOC0CTL.EXTCHSEL onto the ADCxEXTMUX pins.

## 18.4 SOC Configuration Examples

The following sections provide some specific examples of how to configure the SOCs to produce some conversions.

### 18.4.1 Single Conversion from ePWM Trigger

To configure ADCA to perform a single conversion on channel ADCINA1 when the ePWM timer reaches the period match, a few things are necessary. First, ePWM3 must be configured to generate an SOCA or SOCB signal (in this statement, SOC refers to a signal in the ePWM module). See the *Enhanced Pulse Width Modulator Module (ePWM)* chapter on how to do this. Assume that SOCB was chosen.

SOC5 is chosen arbitrarily. Any of the 16 SOCs can be used.

Assuming a 100ns sample window is desired with a SYSCLK frequency of 200MHz, then the acquisition window duration must be  $100\text{ns}/5\text{ns} = 20$  SYSCLK cycles. The ACQPS field must be set to  $20 - 1 = 19$ .

```
AdcaRegs.ADCSOC5CTL.bit.CHSEL = 1;      //SOC5 converts ADCINA1
AdcaRegs.ADCSOC5CTL.bit.ACQPS = 19;    //SOC5 uses a sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC5CTL.bit.TRIGSEL = 10;  //SOC5 begins conversion on ePWM3 SOCB
```

As configured, when ePWM3 matches the period and generates the SOCB signal, the ADC begins sampling channel ADCINA1 (SOC5) immediately if the ADC is idle. If the ADC is busy, ADCINA1 begins sampling when SOC5 gains priority (see [Section 18.5](#)). The ADC control logic samples ADCINA1 with the specified acquisition window width of 100ns. Immediately after the acquisition is complete, the ADC begins converting the sampled voltage to a digital value. When the ADC conversion is complete, the results are available in the ADCRESULT5 register (see [Section 18.13](#) for exact sample, conversion, and result latch timings).

### 18.4.2 Oversampled Conversion from ePWM Trigger

To configure the ADC to oversample ADCINA1 4 times, we use the same configurations as the previous example, but apply them to SOC5, SOC6, SOC7, and SOC8.

```
AdcaRegs.ADCSOC5CTL.bit.CHSEL = 1;      //SOC5 converts ADCINA1
AdcaRegs.ADCSOC5CTL.bit.ACQPS = 19;    //SOC5 uses a sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC5CTL.bit.TRIGSEL = 10;  //SOC5 begins conversion on ePWM3 SOCB
AdcaRegs.ADCSOC6CTL.bit.CHSEL = 1;      //SOC6 converts ADCINA1
AdcaRegs.ADCSOC6CTL.bit.ACQPS = 19;    //SOC6 uses a sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC6CTL.bit.TRIGSEL = 10;  //SOC6 begins conversion on ePWM3 SOCB
AdcaRegs.ADCSOC7CTL.bit.CHSEL = 1;      //SOC7 converts ADCINA1
AdcaRegs.ADCSOC7CTL.bit.ACQPS = 19;    //SOC7 uses a sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC7CTL.bit.TRIGSEL = 10;  //SOC7 begins conversion on ePWM3 SOCB
AdcaRegs.ADCSOC8CTL.bit.CHSEL = 1;      //SOC8 converts ADCINA1
AdcaRegs.ADCSOC8CTL.bit.ACQPS = 19;    //SOC8 uses a sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC8CTL.bit.TRIGSEL = 10;  //SOC8 begins conversion on ePWM3 SOCB
```

As configured, when ePWM3 matches the period and generates the SOCB signal, the ADC begins sampling channel ADCINA1 (SOC5) immediately if the ADC is idle. If the ADC is busy, ADCINA1 begins sampling when SOC5 gains priority (see [Section 18.5](#)). Once the conversion is complete for SOC5, SOC6 begins converting ADCINA1 and the results for SOC5 are placed in the ADCRESULT5 register. All four conversions eventually are completed sequentially, with the results in ADCRESULT5, ADCRESULT6, ADCRESULT7, and ADCRESULT8 for SOC5, SOC6, SOC7, and SOC8, respectively.

#### Note

It is possible, but unlikely, that the ADC can begin converting SOC6, SOC7, or SOC8 before SOC5 depending on the position of the round-robin pointer when the ePWM trigger is received. See [Section 18.5](#) to understand how the next SOC to be converted is chosen.



### 18.4.3 Multiple Conversions from CPU Timer Trigger

This example shows how to sample multiple signals with different acquisition window requirements. CPU1 Timer 2 is used to generate the trigger. To see how to configure the CPU timer, see the *System Control and Interrupts* chapter.

A good first step when designing a sampling scheme with many signals is to list out the signals and the required acquisition window. From this, calculate the necessary number of SYSCLK cycles for each signal, then the ACQPS register setting. This is shown in [Table 18-9](#), where a SYCLK of 200MHz is assumed (5ns cycle time).

**Table 18-9. Example Requirements for Multiple Signal Sampling**

Signal Name	Acquisition Window Requirement	Acquisition Window (SYSCLK Cycles)	ACQPS Register Value
Signal 1	>120ns	120ns/5ns = 24	24 – 1 = 23
Signal 2	>444ns	444ns/5ns = 89 (round up)	89 – 1 = 88
Signal 3	>110ns	110ns/5ns = 22	22 – 1 = 21
Signal 4	>291ns	291ns/5ns = 59 (round up)	59 – 1 = 58

Next decide which ADC pins to connect to each signal. This is highly dependent on the application board layout. Once the pins are selected, determining the value of CHSEL is straightforward (see [Table 18-10](#)).

**Table 18-10. Example Connections for Multiple Signal Sampling**

Signal Name	ADC Pin	CHSEL Register Value
Signal 1	ADCINA5	5
Signal 2	ADCINA0	0
Signal 3	ADCINA3	3
Signal 4	ADCINA2	2

With the information tabulated, generate the SOC configurations:

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 5;           //SOC0 converts ADCINA5
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 23;         //SOC0 uses a sample duration of 24 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 3;        //SOC0 begins conversion on CPU1 Timer 2
AdcaRegs.ADCSOC1CTL.bit.CHSEL = 0;          //SOC1 converts ADCINA0
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 88;         //SOC1 uses a sample duration of 89 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 3;        //SOC1 begins conversion on CPU1 Timer 2
AdcaRegs.ADCSOC2CTL.bit.CHSEL = 3;          //SOC2 converts ADCINA3
AdcaRegs.ADCSOC2CTL.bit.ACQPS = 21;         //SOC2 uses a sample duration of 22 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 3;        //SOC2 begins conversion on CPU1 Timer 2
AdcaRegs.ADCSOC3CTL.bit.CHSEL = 2;          //SOC3 converts ADCINA2
AdcaRegs.ADCSOC3CTL.bit.ACQPS = 58;         //SOC3 uses a sample duration of 59 SYSCLK cycles
AdcaRegs.ADCSOC3CTL.bit.TRIGSEL = 3;        //SOC3 begins conversion on CPU1 Timer 2

```

As configured, when CPU1 Timer 2 generates an event, SOC0, SOC1, SOC2, and SOC3 eventually is sampled and converted, in that order. The conversion results for ACINA5 (Signal 1) are in ADCRESULT0. Similarly, The results for ADCINA0 (Signal 2), ADCINA3 (Signal 3), and ADCINA2 (Signal 4) are in ADCRESULT1, ADCRESULT2, and ADCRESULT3, respectively.

#### Note

There is a possibility, but unlikely, that the ADC can begin converting SOC1, SOC2, or SOC3 before SOC0 depending on the position of the round-robin pointer when the CPU Timer trigger is received. See [Section 18.5](#) to understand how the next SOC to be converted is chosen.



#### 18.4.4 Software Triggering of SOC's

At any point, whether or not the SOC's have been configured to accept a specific trigger, a software trigger can set the SOC's to be converted. This is accomplished by writing bits in the ADCSOCFRC1 register.

Software triggering of the previous example without waiting for the CPU1 Timer 2 to generate the trigger can be accomplished by the statement:

```
AdcaRegs.ADCSOCFRC1.a11 = 0x000F;           //set SOC flags for SOC0 to SOC3
```

#### 18.5 ADC Conversion Priority

When multiple SOC flags are set at the same time, one of two forms of priority determines the converted order. The default priority method is round-robin. In this scheme, no SOC has an inherent higher priority than another. Priority depends on the round-robin pointer (RRPOINTER). The RRPOINTER reflected in the ADCSOCPRIORITYCTL register points to the last SOC converted. The highest priority SOC is given to the next value greater than the RRPOINTER value, wrapping around back to SOC0 after SOC15. At reset the value is 16 since 0 indicates a conversion has already occurred. When RRPOINTER equals 16 the highest priority is given to SOC0. The RRPOINTER is reset when the ADC module is reset or when the reset value is written to the SOCPRIORITY register. The ADC module is reset by writing and clearing the SOFTPRES bit corresponding to the ADC instance.

An example of the round-robin priority method is given in [Figure 18-19](#).

The SOCPRIORITY field in the ADCSOCPRIORITYCTL register can be used to assign high priority from a single to all of the SOC's. When configured as high priority, an SOC interrupts the round-robin wheel after any current conversion completes and inserts in as the next conversion. After the conversion completes, the round-robin wheel continues where the conversion was interrupted. If two high priority SOC's are triggered at the same time, the SOC with the lower number takes precedence.

High priority mode is assigned first to SOC0, then in increasing numerical order. The value written in the SOCPRIORITY field defines the first SOC that is not high priority. In other words, if a value of 4 is written into SOCPRIORITY, then SOC0, SOC1, SOC2, and SOC3 are defined as high priority, with SOC0 the highest.

An example using high priority SOC's is given in [Figure 18-20](#).

- A** After reset, SOC0 is highest priority SOC ; SOC7 receives trigger ; SOC7 configured channel is converted immediately .
- B** RRPOINTER changes to point to SOC 7 ; SOC8 is now highest priority SOC .
- C** SOC2 & SOC12 triggers rcvd . simultaneously ; SOC12 is first on round robin wheel ; SOC12 configured channel is converted while SOC2 stays pending .
- D** RRPOINTER changes to point to SOC 12 ; SOC2 configured channel is now converted .
- E** RRPOINTER changes to point to SOC 2 ; SOC3 is now highest priority SOC .








Figure 18-19. Round Robin Priority Example

Example when SOC PRIORITY = 4

- A** After reset, SOC4 is 1<sup>st</sup> on round robin wheel ;  
SOC7 receives trigger ;  
SOC7 configured channel is converted immediately .
- B** RRPOINTER changes to point to SOC 7 ;  
SOC8 is now 1<sup>st</sup> on round robin wheel .
- C** SOC2 & SOC12 triggers rcvd. simultaneously ;  
SOC2 interrupts round robin wheel and SOC 2 configured channel is converted while SOC 12 stays pending .
- D** RRPOINTER stays pointing to 7 ;  
SOC12 configured channel is now converted .
- E** RRPOINTER changes to point to SOC 12 ;  
SOC13 is now 1<sup>st</sup> on round robin wheel .




Figure 18-20. High Priority Example

## 18.6 Burst Mode

Burst mode allows a single trigger to walk through the round-robin SOC's one or more at a time. Setting the bit BURSTEN in the ADCBURSTCTL register configures the ADC wrapper for burst mode. This causes the TRIGSEL field to be ignored, but only for SOC's that are configured for round-robin operation (not high priority). Instead of the TRIGSEL field, all round-robin SOC's are triggered based on the BURSTTRIG field in the ADCBURSTCTL register. Upon reception of the burst trigger, the ADC wrapper does not set all round-robin SOC's to be converted, but only (ADCBURSTCTL.BURSTSIZE + 1) SOC's. The first SOC to be set is the SOC with the highest priority based on the round-robin pointer, and subsequent SOC's are set until BURSTSIZE SOC's have been set.

### Note

When configuring the ADC for burst mode, the user is responsible for ensuring that each burst of conversions is allowed to complete before the next burst trigger is received. The value of (ADCBURSTCTL.BURSTSIZE + 1) must be less than or equal to the number of SOC's configured for round-robin priority. If the previous burst is not complete at the time when a new burst trigger arrives, for each SOC that was already pending and receives a new trigger, the corresponding overflow flag in ADCSOCOVF1 is set.

For example, if SOCPRIORITY = 12, that is, SOC12, SOC13, SOC14, and SOC15 are in round-robin, ADCBURSTCTL.BURSTSIZE setting must be  $\leq 3$  for burst mode to operate correctly.

### 18.6.1 Burst Mode Example

Burst mode can be used to sample a different set of signals on every other trigger. In the following example, ADCIN7 and ADCIN5 are converted on the first trigger from CPU1 Timer 2 and every other trigger thereafter. ADCIN2 and ACIN3 are converted on the second trigger from CPU1 Timer 2 and every other trigger thereafter. All signals are converted with 20 SYSCLK cycle wide acquisition windows, but different durations can be configured for each SOC as desired.

```

AdcaRegs.BURSTCTL.BURSTEN = 1;           //Enable ADC burst mode
AdcaRegs.BURSTCTL.BURSTTRIG = 3;         //CPU1 Timer 2 triggers burst of conversions
AdcaRegs.BURSTCTL.BURSTSIZE = 1;         //conversion bursts are 1 + 1 = 2 conversions long
AdcaRegs.SOCPRICTL.bit.SOCPRIORITY = 12; //SOC0 to SOC11 are high priority
AdcaRegs.ADCSOC12CTL.bit.CHSEL = 7;      //SOC12 converts ADCINA7
AdcaRegs.ADCSOC12CTL.bit.ACQPS = 19;     //SOC12 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC13CTL.bit.CHSEL = 5;      //SOC13 converts ADCINA5
AdcaRegs.ADCSOC13CTL.bit.ACQPS = 19;     //SOC13 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC14CTL.bit.CHSEL = 2;      //SOC14 converts ADCINA2
AdcaRegs.ADCSOC14CTL.bit.ACQPS = 19;     //SOC14 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC15CTL.bit.CHSEL = 3;      //SOC15 converts ADCINA3
AdcaRegs.ADCSOC15CTL.bit.ACQPS = 19;     //SOC15 uses sample duration of 20 SYSCLK cycles

```

When the first CPU1 Timer 2 trigger is received, SOC12 and SOC13 are converted immediately if the ADC is idle. If the ADC is busy, SOC12 and SOC13 are converted once the SOC's gain priority. The results for SOC12 and SOC13 are in ADCRESULT12 and ADCRESULT13, respectively. After SOC13 completes, the round-robin pointer gives the highest priority to SOC14. Because of this, when the next CPU1 Timer 2 trigger is received, SOC14 and SOC15 is set as pending and eventually converted. The results for SOC14 and SOC15 are in ADCRESULT14 and ADCRESULT15, respectively. Subsequent triggers continue to toggle between converting SOC12 and SOC13, and converting SOC14 and SOC15.

While the above example toggles between two sets of conversions, three or more different sets of conversions can be achieved using a similar approach.

### 18.6.2 Burst Mode Priority Example

An example of priority resolution using burst mode and high-priority SOC's is presented in Figure 18-21.

Example when SOC PRIORITY = 4, BURSTEN = 1, and BURSTSIZE = 1

- A After reset, SOC4 is 1<sup>st</sup> on round robin wheel; BURSTTRIG trigger is received; SOC4 & SOC5 are set and configured channels converted immediately.
- B RRPOINTER changes to point to SOC5; SOC6 is now 1<sup>st</sup> on round robin wheel.
- C BURSTTRIG & SOC1 triggers rcvd. simultaneously; SOC1, SOC6, and SOC7 are set; SOC1 interrupts round robin wheel and SOC1 configured channel is converted while SOC6 and SOC7 stay pending.
- D RRPOINTER stays pointing to 5; SOC6/SOC7 configured channels are now converted.
- E RRPOINTER changes to point to SOC7; SOC8 is now 1<sup>st</sup> on round robin wheel, waiting for BURSTTRIG.




Figure 18-21. Burst Priority Example

### 18.7 EOC and Interrupt Operation

Each SOC has a corresponding end-of-conversion (EOC) signal. This EOC signal can be used to trigger an ADC interrupt. The ADC can be configured to generate the EOC pulse at either the end of the acquisition window or at the end of the voltage conversion. This is configured using the bit INTPULSEPOS in the ADCCTL1 register. See Section 18.13 for exact EOC pulse location.

Each ADC module has 4 configurable ADC interrupts. These interrupts can be triggered by any of the 16 EOC signals. The flag bit for each ADCINT can be read directly to determine if the associated SOC is complete or the interrupt can be passed on to the PIE. Each ADCINT flag also has a corresponding ADCINTxRESULT flag. The ADCINTxRESULT flag is only set when results corresponding to the EOC are latched. This is useful for interrupt service routines or CLA tasks with early interrupt timing configured, allowing the application code to perform some pre-processing or setup work, and then acting on the ADC conversion result as soon as the result is latched.

It is also possible to generate an ADC interrupt based on a PPB oversampling logic event, such as when the sample count matches the configured limit. There are four oversampling interrupt (OSINT) flags available in each module for this purpose. Any of the ADCINT flags can be configured for an OSINT by configuring the INTxSEL field the corresponding ADCINTSELxNy register.

**Note**

The ADCCTL1.ADCBSY bit being clear does not indicate that all conversions in a set of SOCs have completed, only that the ADC is ready to process the next conversion. To determine if a sequence of SOCs is complete, link an ADCINT flag to the last SOC in the sequence and monitor that ADCINT flag.

Figure 18-22 shows a block diagram of the ADC interrupt structure.




Figure 18-22. ADC EOC Interrupts

### 18.7.1 Interrupt Overflow

If the EOC signal sets a flag in the ADCINTFLG register, but that flag is already set, an interrupt overflow occurs. By default, overflow interrupts are not passed on to the PIE module. When an overflow occurs on a given flag in the ADCINTFLG register, the corresponding flag in the ADCINOVF register is set. This overflow flag is only used to detect that an overflow has occurred; the flag does not block further interrupts from propagating to the PIE module.

When an ADC interrupt overflow occurs, the application must check the appropriate ADCINTOVF flag inside the ISR or in the background loop and take appropriate action when an overflow is detected. The following code snippets demonstrate how to check the ADCINTOVF flag inside the ISR after attempting to clear the ADCINT flag.

```
// Clear the interrupt flag
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1;    //clear INT1 flag for ADC-A

// check if an overflow has occurred
if(1 == AdcaRegs.ADCINTOVF.bit.ADCINT1)    //ADCINT overflow occurred
{
    AdcaRegs.ADCINTOVFCLR.bit.ADCINT1 = 1  //Clear overflow flag
    AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1  //Re-clear ADCINT flag
}
```

```
//
// Clear the interrupt flag
//
ADC_clearInterruptStatus(ADCA_BASE, ADC_INT_NUMBER1);

//
// check if an overflow has occurred
//
if(true == ADC_getInterruptOverflowStatus(ADCA_BASE, ADC_INT_NUMBER1))
{
    ADC_clearInterruptOverflowStatus(ADCA_BASE, ADC_INT_NUMBER1);
    ADC_clearInterruptStatus(ADCA_BASE, ADC_INT_NUMBER1);
}
```

### 18.7.2 Continue to Interrupt Mode

The INTxCONT bits in the ADCINTSEL1N2 and ADCINTSEL3N4 registers configure how interrupts are handled when an ADCINTFLG has not yet been cleared from a prior interrupt. This mode is disabled by default and additional overlapping interrupts are not issued to the PIE. By activating this mode, ADC interrupts always reach the PIE. If interrupts occur while ADCINTFLG is set, the ADCINTOVF register remains set regardless of the configuration of the INTxCONT bits.

### 18.7.3 Early Interrupt Configuration Mode

Enabling early interrupt mode can allow the application to enter the ADC interrupt service routine before the ADC results are ready. This allows the application to do any necessary pre-work so that the application can act on the ADC results immediately when the ADC results become available. If the timing of the early interrupt is too early, then the application needs to waste time until the updated ADC results become available. To prevent this situation, the time the ADC interrupt is entered in early interrupt mode is configurable by way of the DELAY field in the ADCINTCYCLE register.

- To use the configurable interrupt time, the ADC must be in early interrupt mode. To achieve this, clear the bit INTPULSEPOS to 0 in ADCCTL1.
- The DELAY value in the ADCINTCYCLE register sets the number of additional SYSCLK cycles after the falling edge of the SOC pulse before the ADCINT flag is set.
- If the value of DELAY goes beyond EOC, the ADC interrupt is generated along with EOC.
- Writing values to DELAY when INTPULSEPOS is set to 1 does not have any effect on the interrupt generation.

To determine exactly when the ADC result has been latched into the ADCRESULT register, poll the ADCINTxRESULT flag bit in the ADCINTFLG register.



### 18.8 Post-Processing Blocks

Each ADC module contains four post-processing blocks (PPB). These blocks can be associated with any of the 16 RESULT registers using the ADCPPBxCONFIG.CONFIG bit field. The post-processing blocks have the ability to:

- Remove an offset associated with the ADCIN channel
- Subtract out a reference value
- Aggregate successive samples using sum, max, and min calculations
- Automatically calculate average of oversampled conversions without CPU overhead, when sample count is a power of 2
- Transform the conversion result into an absolute value
- Flag a zero-crossing point, with the option to trip a PWM and generate an interrupt
- Flag a high or low compare limit, with the option to trip a PWM and generate an interrupt
- Record the delay between the associated SOC trigger and when sampling actually begins

Figure 18-23 presents the structure of each PPB. Subsequent sections explain the use of each submodule.




Figure 18-23. ADC PPB Block Diagram

### 18.8.1 PPB Offset Correction

In many applications, external sensors and signal sources produce an offset. A global trimming of the ADC offset is not enough to compensate for these offsets, which vary from channel to channel. The post-processing block can remove these offsets with zero overhead, saving numerous cycles in tight control loops.

Offset correction is accomplished by first pointing the ADCPPBxCONFIG.CONFIG to the desired SOC, then writing an offset correction value to the ADCPPBxOFFCAL.OFFCAL register. The post-processing block automatically adds or subtracts the value in the OFFCAL register from the raw conversion result and stores the value in the ADCRESULT register. This addition/subtraction saturates at 0 on the low end and either 4095 or 65535 on the high end for 12-bit or 16-bit mode, respectively.

---

#### Note

- Writing a 0 to the OFFCAL register effectively disables the offset correction feature, passing the raw result unchanged to the ADCRESULT register.
  - To point multiple PPBs to the same SOC is possible. In this case, the OFFCAL value that is actually applied comes from the PPB with the lowest number.
- 

### 18.8.2 PPB Error Calculation

In many applications, an error from a set point or expected value must be computed from the digital output of an ADC conversion. In other cases, a bipolar signal is necessary or convenient for control calculations. The PPB can perform these functions automatically, reducing the sample to output latency and reducing software overhead.

Error calculation is accomplished by first pointing the ADCPPBxCONFIG.CONFIG to the desired SOC, then writing a value to the ADCPPBxOFFCAL.OFFREF register. The post-processing block automatically subtracts the value in the OFFREF register from the ADCRESULT value and stores the value in the ADCPPBxRESULT register. This subtraction produces a sign-extended 32-bit result. It is also possible to selectively invert the calculated value before storing in the ADCPPBxRESULT register by setting the TWOSCOMPEN bit in the ADCPPBxCONFIG register.

If desired, the absolute value of the ADC result after the offset reference calculation can be obtained by setting the ADCPPBxCONFIG.ABSEN bit. The absolute value is computed before evaluating the TWOSCOMPEN logic, so setting both TWOSCOMPEN and ABSEN always results in a negative value stored in ADCPPBxRESULT.

---

#### Note

- In 12-bit mode, do not write a value larger than 12 bits to the ADCPPBxOFFREF register.
  - Since the ADCPPBxRESULT register is unique for each PPB, to point multiple PPBs to the same SOC and get different results for each PPB is possible.
  - Writing a 0 to the ADCPPBxOFFREF register effectively disables the error calculation feature, passing the ADCRESULT value unchanged to the ADCPPBxRESULT register.
- 

### 18.8.3 PPB Limit Detection and Zero-Crossing Detection

Many applications perform a limit check against the ADC conversion results. The PPB can automatically perform a check against high and low limits, or whenever ADCPPBxRESULT changes sign. Based on these comparisons, the PPB can generate a trip to the PWM and an interrupt automatically, lowering the sample to ePWM latency and reducing software overhead. This functionality also enables safety-conscious applications to trip the ePWM based on an out-of-range ADC conversion without any CPU intervention.

To enable this functionality, first point the ADCPPBxCONFIG.CONFIG to the desired SOC, then write a value to one or both of the registers ADCPPBxTRIPHI.LIMITHI and ADCPPBxTRIPLO.LIMITLO (zero-crossing detection does not require further configuration). Whenever these limits are exceeded, the PPBxTRIPHI bit or PPBxTRIPLO bit is set in the ADCEVTSTAT register. Note that the PPBxZERO bit in the ADCEVTSTAT


register is gated by end-of-conversion (EOC), not by the sign change in the ADCPPBxRESULT register. The ADCEVTCLR register has corresponding bits to clear these event flags. The ADCEVTSEL register has corresponding bits which allow the events to propagate through to the PWM. The ADCEVTINTSEL register has corresponding bits that allow the events to propagate through to the PIE.

One PIE interrupt is shared between all the PPBs for a given ADC module as shown in [Figure 18-24](#).

[Figure 18-25](#) illustrates the ADC limit compare and zero-crossing logic.

#### Note

- If different actions need to be taken for different PPB events from the same ADC module, then the ADCEVTINT ISR has to read the PPB event flags in the ADCEVTSTAT register to determine which event caused the interrupt.
- If different ePWM trips need to be generated separately for high compare, low compare, and zero-crossing, this can be achieved by pointing multiple PPBs to the same SOC.
- The zero-crossing detect circuit considers a result of zero to be positive.



**Figure 18-24. ADC PPB Interrupt Event**




Figure 18-25. ADC PPB Limit Compare and Zero-Crossing Logic

#### 18.8.4 PPB Sample Delay Capture

When multiple control loops are running asynchronously on the same ADC, there is a chance that an ADC request from two or more loops collide, causing one of the samples to be delayed. This shows up as a measurement error in the system. By knowing when this delay occurs and the amount of delay that has occurred, software can employ extrapolation techniques to reduce the error.

To this effect, each PPB has the field DLYSTAMP in the ADCPPBxSTAMP register. This field contains the number of SYSCLK cycles between when the associate SOC was triggered and when the SOC began converting.

This is achieved by having a global 12-bit free running counter based off of SYSCLK, which is in the field FREECOUNT in the ADCCOUNTER register. When the trigger for the associated SOC arrives, the value of this counter is loaded into the bit field ADCPPBxTRIPLO.REQSTAMP. When the actual sample window for that SOC begins, the value in REQSTAMP is subtracted from the current FREECOUNT value and stored in DLYSTAMP.

#### Note

If more than 4096 SYSCLK cycles elapse between the SOC trigger and the actual start of the SOC acquisition, the FREECOUNT register can overflow more than once, leading to incorrect DLYSTAMP value. Be cautious when using very slow conversions to prevent this from happening.

The sample delay capture does not function, if the associated SOC is triggered using software. The sample delay capture, however, correctly records the delay, if the software triggering of a different SOC causes the SOC associated with the PPB to be delayed

### 18.8.5 PPB Oversampling

This ADC has built-in support for oversampling in the post-processing block, including an accumulator, min/max for peak detection, and outlier removal. The oversampling support module exists at the output of the sample correction module, as shown in [Figure 18-23](#). The oversampling module works by accumulating results in partial registers until either the sample count limit defined in the ADCPPBxLIMIT register is reached, an external hardware sync event occurs, or the software forces a sync event by writing to the SWSYNC bit in the ADCPPBxCONFIG2 register. The application can configure the PPB to sync from any of the hardware sources defined in [Table 18-11](#) by writing to the SYNCINSEL field of the ADCPPBxCONFIG2 register.

**Table 18-11. ADC SYNC Input**

ADCPPBxCONFIG2. SYNCINSEL	Connection from
0	Disable Syncin to PPBx
1	EPWM1SYNCOUT
2	EPWM2SYNCOUT
3	EPWM3SYNCOUT
4	EPWM4SYNCOUT
5	EPWM5SYNCOUT
6	EPWM6SYNCOUT
7	EPWM7SYNCOUT
8	EPWM8SYNCOUT
9	EPWM9SYNCOUT
10	EPWM10SYNCOUT
11	EPWM11SYNCOUT
12	EPWM12SYNCOUT
13	EPWM13SYNCOUT
14	EPWM14SYNCOUT
15	EPWM15SYNCOUT
16	EPWM16SYNCOUT
17	EPWM17SYNCOUT
18	EPWM18SYNCOUT
19	ECAP1SYNCOUT
20	ECAP2SYNCOUT
21	ECAP3SYNCOUT
22	ECAP4SYNCOUT
23	ECAP5SYNCOUT
24	ECAP6SYNCOUT
25	ECAP7SYNCOUT
26	INPUTXBAR5
27	INPUTXBAR6
28	EtherCATSYNC0
29	EtherCATSYNC1
30-31	Reserved

### 18.8.5.1 Accumulation, Minimum, Maximum, and Average Functions

At the end of each ADC sample conversion, the PPB updates the partial result registers ADCPPBxPSUM, ADCPPBxPMIN, and ADCPPBxPMAx with the newly processed conversion result from the ADCPPBxRESULT register, and the partial conversion count register (ADCPPBxPCOUNT) increments by 1. When the partial conversion count equals the limit defined in ADCPPBxLIMIT, or the PPB receives a hardware or software sync signal, the PPB takes the following actions:

1. The PPB loads the values of the respective partial result registers into the final result registers ADCPPBxPSUM, ADCPPBxPMIN, and ADCPPBxPMAx.
2. The PPB loads the partial count in ADCPPBxPCOUNT into the final conversion count register ADCPPBxCOUNT.
3. The partial count register and partial result registers reset to zero.
4. The ADC generates an oversampling interrupt (OSINTx) event pulse, which triggers a CPU interrupt if so configured in the ADCINTSEL1N2 or ADCINTSEL3N4 registers.

The PPB can also be configured to generate an oversampling interrupt when there is a hardware or software sync event. To trigger an OSINTx pulse when a sync event occurs, write 1 to the OSINTSEL bit in the ADCPPBxCONFIG2 register.

The PPB can automatically compute the average of the accumulated samples if ADCPPBxLIMIT is set to a power of 2 (up to a maximum of 1024 samples). To perform automatic averaging over  $2^n$  samples, set the SHIFT field in the ADCPPBxCONFIG2 register to  $n$ . When this field is set, the PPB divides the value of ADCPPBxPSUM by  $2^n$  before loading into ADCPPBxSUM.

To compute an average from the accumulated sum when the number of samples is not a power of 2, divide the value of ADCPPBxSUM by the value of ADCPPBxCOUNT using the CPU.

---

#### Note

When using a sync signal to the repeater module and post-processing block to reset the ADC, note that the repeater sync signal does not stop or abort any pending SOCs. If both sync signals are issued simultaneously, any additional pending SOCs can propagate through the post-processing block after the sync signal has been issued. To fully clear or reset the ADC when using the repeater and PPB accumulation logic together:

1. Disable the repeater module trigger source.
  2. Reset the trigger repeater by issuing a sync signal to the repeater module.
  3. Wait for any pending SOCs to complete.
  4. Finally, issue a sync signal to the post-processing block to complete the ADC reset.
- 

### 18.8.5.2 Outlier Rejection

The post-processing block enables the application to easily perform outlier rejection, by eliminating the largest and smallest samples during each SOC burst. To eliminate outliers, the following formula can be used in a software routine or ISR:

$$\text{Average} = \frac{(\text{ADCPPBxSUM} - \text{ADCPPBxMAX} - \text{ADCPPBxMIN})}{(\text{ADCPPBxCOUNT} - 2)} \quad (14)$$

### 18.9 Result Safety Checker

For safety-critical applications, this device provides the ability to automatically compare ADC conversion results from multiple ADC modules against each other for consistency. The number of available safety checker tiles is specified in the device data sheet. Each ADC checker tile captures conversion results from the associated ADCs as soon as the conversions are complete, and compares the absolute value of the difference to the configured tolerance. If the computed delta is out of range, the checker can generate a trip event signal that is sent to an ePWM or output crossbar, and can also trigger an CPU interrupt. Figure 18-26 illustrates the structure and operation of an ADC result safety checker tile.




Figure 18-26. ADC Safety Checker Tile Diagram

### 18.9.1 Result Safety Checker Operation

Each ADC result safety checker tile can be configured to automatically compare two ADC conversion results against a set tolerance value, and generate an interrupt if an out-of-tolerance (OOT) event occurs. The selected results can be from the same ADC instance, or from different ADCs. The safety checker tiles exist outside of the ADC module, enabling the user application to compare results from two separate ADCs. To enable result safety checking, the application must first configure one or more ADCs to enable output of the desired results to the safety checker bus, and then configure the safety checker tile to compare those results.

To configure an ADC result safety checker tile:

1. Enable output of the desired ADC results for each ADC by writing to the ADC\_REGSn.ADCSAFECHECKRESEN register. For each SOC, any one of the conversion result, PPB result, or PPB sum can be enabled for output to the safety checker bus by writing to ADCSAFECHECKRESEN.SOCxCHKEN.
2. Select the first result to compare by writing to the ADC\_SAFECHECK\_REGSn.ADCRESSEL1 register. Write to the ADCRESSEL1.ADCSEL field to select the ADC instance to test, and write to the ADCRESSEL1.ADCRESULTSEL field to select the corresponding SOC conversion result from that ADC to compare.
3. Select the second result to compare by writing to the ADC\_SAFECHECK\_REGSn.ADCRESSEL2 register. Write to ADCRESSEL2.ADCSEL to select the ADC instance to test, and write to ADCRESSEL2.ADCRESULTSEL to select the SOC conversion result from that ADC to compare. Any one of the SOC results, PPB module results or PPB sums can be selected in the ADCRESULTSEL field.
4. Configure the checker tolerance by writing to the ADC\_SAFECHECK\_REGSn.TOLERANCE register. The safety check result is out of tolerance if the difference between the two conversion results exceeds the value configured in TOLERANCE.
5. Enable the checker tile by writing 1 to ADC\_SAFECHECK\_REGSn.CHECKCONFIG.CHKEN.
6. Optionally, write 1 to ADC\_SAFECHECK\_REGSn.CHECKCONFIG.SWSYNC to force a reset of any currently set result safety checker event flags.


Each of the two result selectors waits for the configured ADC result to become available on the bus. When an ADC result becomes available, the checker reads the result into the CHECKRESULTx register, and sets the CHECKSTATUS.RESxRDY flag. Once both results are available, the checker clears the RESxRDY flags, compares the two results against each other, and sets the CHECKSTATUS.OOT flag if the configured tolerance is exceeded. This flag is also reflected in the corresponding bit for the selected checker tile in the OOTFLG register, and can be cleared by writing 1 to the corresponding bit in the OOTFLGCLR register. The checker does not perform any new comparisons while the OOT flag is set; to enable new comparisons, the flag must be cleared.

If two conversion results arrive in one selector before the other selector result becomes available, the checker sets the RESxOVF flag. This overflow flag does not prevent the comparison from occurring—the flag is for information only. To clear the overflow flag, write 1 to the corresponding bit for the selected checker tile in the RESxOVFCLR register.

### 18.9.2 Result Safety Checker Interrupts and Events

Each ADC result safety checker tile can generate an interrupt signal from out-of-tolerance (OOT) flags and result overflow flags (RESxOVF). These events are aggregated into a single interrupt signal, CHECKINT. [Figure 18-27](#) shows a block diagram of the result checker interrupt aggregation. To enable a checker flag as a source for CHECKINT, write 1 to the corresponding bit in the CHECKINTSEL1, CHECKINTSEL2 or CHECKINTSEL3 register. To clear a previously set checker interrupt flag, write 1 to the CHECKINTFLGCLR.CHECKINTCLR register.





**Figure 18-27. ADC Result Checker Interrupt Aggregation**

In addition, safety checker tiles can also generate events that can be sent to the X-BAR, so that automatic hardware actions such as an ePWM trip can be generated. This device has 4 checker event signals (CHECKEVTx) that can be generated. For each event signal, any number of checker tile OOT or OVF flags can be aggregated into the single event signal. [Figure 18-28](#) shows a block diagram of the ADC result checker event aggregation. To enable a checker flag as a source for a CHECKEVT signal, write 1 to the corresponding bit in the CHECKEVTxSEL1, CHECKEVTxSEL2 or CHECKEVTxSEL3 registers.





Figure 18-28. ADC Result Checker Event Aggregation

## 18.10 Opens/Shorts Detection Circuit (OSDETECT)

The opens/shorts detection circuit (OSDETECT) can be used to detect pin faults in the system. The circuit connects to the ADC input after the channel select multiplexer but before the S+H circuit as shown in Figure 18-29.

### Note

- The divider resistance tolerances can vary widely; hence, this feature must not be used to check for conversion accuracy.
- See the data sheet for implementation and availability of analog input channels.
- Due to high drive impedance, a S+H duration much longer than the ADC minimum is needed.



**Figure 18-29. Opens/Shorts Detection Circuit**

The circuit can be operated by writing a value to the DETECTCFG field in the ADCOSDETECT register. This causes the circuit to source a voltage onto the input during the S+H phase of any conversion. The voltage and drive strength of the OSDETECT circuit for different DETECTCFG settings is given in Table 18-12.

**Table 18-12. DETECTCFG Settings**

ADCOSDETECT. DETECTCFG	Source Voltage	S4	S3	S2	S1	Drive Impedance
0	Off	Open	Open	Open	Open	Open
1	Zero Scale	Closed	Open	Open	Closed	5K    7K
2	Full Scale	Open	Closed	Closed	Open	5K    7K
3	5/12 VDDA	Open	Closed	Open	Closed	5K    7K
4	7/12 VDDA	Closed	Open	Closed	Open	5K    7K
5	Zero Scale	Open	Open	Open	Closed	5K
6	Full Scale	Open	Open	Closed	Open	5K
7	Zero Scale	Closed	Open	Open	Open	7K

### 18.10.1 Implementation

A representative circuit with the OSDETECT implementation consists of the signal source with series resistance  $R_S$ , shunt capacitor  $C_P$ , the equivalent OSDETECT resistance  $R_{OSDETECT}$  and voltage  $V_{OSDETECT}$  is shown in Figure 18-30 and can be used as a basis to calculate the signal level going in to the sampling capacitor.  $R_{OSDETECT}$  and  $V_{OSDETECT}$  are the equivalent input resistance and voltage source contributed by the OSDETECT circuit with values shown in Table 18-12 for the different configuration settings. Refer to Figure 18-30 when deriving the input signal to S/H if signal source  $V_S$  is driving while the OSDETECT feature is enabled.




Figure 18-30. Input Circuit Equivalent with OSDETECT Enabled

The input impedance  $R_S$  and  $C_P$  are integral parts of the signal source or can have been implemented in the design to precondition the signal or to control signal settling time to meet S/H requirements. The input path has to be considered when using the OSDETECT feature, as this affects the conversion results. For instance, driving an input signal when this feature is enabled connects signal  $V_S$  to the OSDETECT circuit through  $R_S$  and affects the ADC results. Larger  $C_P$  values (in the order greater than hundreds of pF) require using higher ACQPS to make sure the signal at the input has settled prior to conversion.

To enable the circuit:

1. Configure the ADC for conversion (for example, channel, SOC, ACQPS, prescaler, trigger, and so on).
2. Set up the ADCOSDETECT register for the desired voltage divider connection as shown in Table 18-12.
3. Initiate a conversion and inspect the conversion result.

Interpret the results based on what is driving on the input side and what are the values of  $R_S$  and  $C_P$ . If the  $V_S$  signal can be disconnected from the input pin, the circuit can be used to detect open and shorted input pins as described in the following sections.

#### 18.10.2 Detecting an Open Input Pin

By cycling through the various OSDETECT settings, the input signal is pulled towards the sourced voltages. An input with good drive strength (pin not open) is minimally affected. However, if the pin is open, the sampled voltages is close to the source voltages specified in Table 18-12.

#### 18.10.3 Detecting a Shorted Input Pin

By cycling through the various OSDETECT settings, the input signal is pulled towards the sourced voltages. An input with finite drive strength (pin not shorted) is pulled toward each sourced voltage. However, if the pin is shorted, the signal remains at the same voltage.

## 18.11 Power-Up Sequence

Upon device power-up or system level reset, the ADC is powered down and disabled. When powering up the ADC, use the following sequence:

1. Set the bit to enable the desired ADC clock in the PCLKCR13 register.
2. Set the desired ADC clock divider in the PRESCALE field of ADCCTL2.
3. Power up the ADC by setting the ADCPWDNZ bit in ADCCTL1.
4. Allow a delay before sampling. See the data sheet for the necessary time.

If multiple ADCs are powered up simultaneously, steps 1 and step 3 can each be done for all ADCs in one write instruction. Also, only one delay is necessary as long as the delay occurs after all the ADCs have begun powering up.

## 18.12 ADC Calibration

During the fabrication and test process, Texas Instruments calibrates the gain, offset, and linearity of the ADCs and the offset of the buffered DACs. These trim settings are stored in TI reserved OTP memory, and can be loaded using C-callable functions.

- The Device\_cal() function copies the trim values for ADC and DAC offset from OTP memory to the respective trim registers.
- The trim functions in Device\_cal() can be called individually in C2000Ware as ADC\_setOffsetTrim(), ADC\_setINLTrim() and DAC\_setOffsetTrim(). These functions fetch production test trim values from TI reserved OTP memory locations, and write the values to the corresponding analog module register destinations.

Until the appropriate factory trim is loaded, the ADC and other analog modules are not specified to operate within the data sheet specifications. Similarly, if trim values other than the factory settings are placed into the trim registers, the ADC (and other modules) is not specified to operate within the data sheet specifications.

The boot ROM calls the calibration functions, so trim values are initially populated without user intervention. However, if the trims are cleared due to a module reset or modified for some other reason, then the user must call the calibration functions (defined in the C2000Ware header files).

### 18.12.1 ADC Zero Offset Calibration

ADC offset error is determined and calibrated during factory testing. However, the user still has the option to perform offset calibration if the end application specifically requires this. This section describes how to perform offset calibration using internal VREFLO connection for single-ended operation, and external channels for differential operation. Refer to the register descriptions for ADCCTL2.OFFTRIMMODE, ADCOFFTRIM, ADCOFFTRIM2 and ADCOFFTRIM3 for proper offset correction parameters. The C2000Ware function ADC\_setMode() sets the value of OFFTRIMMODE to 1. In this mode, the ADC selects the appropriate offset calibration values from one of the three ADCOFFTRIMx registers, depending on the signal mode and channel type (odd or even) used.

Zero offset error is defined as the difference from 0 that occurs when converting a voltage at VREFLO (for single-ended operation), or the difference from MAX\_CODE/2 when converting ADCINxP = ADCINxN (for differential mode). The zero offset error can be positive or negative. To correct this error, an adjustment of equal magnitude and opposite polarity is written into the ADCOFFTRIMx register. The value contained in this register is applied before the results are available in the ADC result registers. This operation is fully contained within the ADC core, so the timing of the results is not affected, and the full dynamic range of the ADC is maintained for any trim value.

---

#### Note

Regardless of the converter resolution, the size of each ADCOFFTRIMx step is  $(VREFHI - VREFLO) / 65536$ .

---

Use the following procedure to re-calibrate the ADC offset in 12-bit single-ended mode:

1. Set ADCOFFTRIMx to +112 steps (0x70). This adds an artificial offset to account for negative offset that can reside in the ADC core.
2. Perform some multiple of 16 conversions on VREFLO (internal connection), accumulating the results (for example, 32\*16 conversions = 512 conversions). Use the maximum value of ACQPS to make sure longer settling time to account for parasitic impedance of internal VREFLO connections. To sample internal VREFLO channels, use the driverlib function ADC\_setupSOCRefloChannel(). After VREFLO conversion has taken place, call ADC\_disableIntRefloConnection() to disconnect the ADC input multiplexer from the internal VREFLO connection.
3. Divide the accumulated result by the multiple of 16 (for example, for 512 conversions, divide by 32).
4. Set ADCOFFTRIMx to 112 – result from step 3.

Use the following procedure to recalibrate the ADC offset in 16-bit or 12-bit differential mode:

1. Set ADCOFFTRIMx to no adjustment (0x00).
2. Short ADCINxP and ADCINyN together (external connection) to a voltage near Vrefcm and accumulate some multiple of 16 conversions (for example, 32\*16 conversions = 512 conversions).
3. Divide the accumulated result by the number of conversions (for example, for 512 conversions, divide by 512 for 16-bit mode, or divide by 32 for 12-bit mode).
4. Set ADCOFFTRIMx to 0 – result from step 3).

### 18.13 ADC Timings

The process of converting an analog voltage to a digital value is broken down into an S+H phase and a conversion phase. The ADC sample and hold circuits (S+H) are clocked by SYSCLK while the ADC conversion process is clocked by ADCCLK. ADCCLK is generated by dividing down SYSCLK based on the PRESCALE field in the ADCCTL2 register.

The S+H duration is the value of the ACQPS field of the SOC being converted, plus one, times the SYSCLK period. The user must make sure that this duration exceeds both 1 ADCCLK period and the minimum S+H duration specified in the data sheet. The conversion time is approximately 10.5 ADCCLK cycles in 12-bit mode and 29.5 ADCCLK cycles in 16-bit mode. The exact conversion time is always a whole number of SYSCLK cycles. See the timing diagrams and tables in [Section 18.13.1](#) for exact timings.

#### 18.13.1 ADC Timing Diagrams

The following diagrams show the ADC conversion timings for two SOC's given the following assumptions:

- SOC0 and SOC1 are configured to use the same trigger.
- No other SOC's are converting or pending when the trigger occurs.
- The round robin pointer is in a state that causes SOC0 to convert first.
- ADCINTSEL is configured to set an ADCINT flag upon end of conversion for SOC0 (whether this flag propagates through to the CPU to cause an interrupt is determined by the configurations in the PIE module).


[Table 18-13](#) describes the parameters in the following timing diagrams. [Table 18-14](#) and [Table 18-15](#) list the ADC timings..

**Table 18-13. ADC Timing Parameter Descriptions**

Parameter	Description
$t_{SH}$	<p>The duration of the S+H window.</p> <p>At the end of this window, the value on the S+H capacitor becomes the voltage to be converted into a digital value. The duration is given by (ACQPS + 1) SYSCLK cycles. ACQPS can be configured individually for each SOC, so <math>t_{SH}</math> is not necessarily the same for different SOC's.</p> <p><b>Note:</b> The value on the S+H capacitor is captured approximately 5ns before the end of the S+H window regardless of device clock settings.</p>
$t_{LAT}$	<p>The time from the end of the S+H window until the ADC results latch in the ADCRESULTx register.</p> <p>If the ADCRESULTx register is read before this time, the previous conversion results are returned.</p>

**Table 18-13. ADC Timing Parameter Descriptions (continued)**

Parameter	Description
$t_{EOC}$	The time from the end of the S+H window until the S+H window for the next ADC conversion can begin. In 16-bit mode, this coincides with the latching of the conversion results, while in 12-bit mode, the subsequent sample can start before the conversion results are latched.
$t_{INT}$	The time from the end of the S+H window until an ADCINT flag is set (if configured). If the INTPULSEPOS bit in the ADCCTL1 register is set, $t_{INT}$ coincides with the end of conversion (EOC) signal. If the INTPULSEPOS bit is 0, and the OFFSET field in the ADCINTCYCLE register is not 0, then there is a delay of OFFSET SYSCLK cycles before the ADCINT flag is set. This delay can be used to enter the ISR or trigger the DMA exactly when the sample is ready. If the INTPULSEPOS bit is 0, $t_{INT}$ coincides with the end of the S+H window. If $t_{INT}$ triggers a read of the ADC result register (directly through DMA or indirectly by triggering an ISR that reads the result), care must be taken to make sure the read occurs after the results latch (otherwise, the previous results are read).
$t_{DMA}$	The time from the end of the S+H window until a DMA read of the ADC conversion result is triggered, when ADCCTL1.TDMAEN = 1. If TDMAEN is set to 0, then the DMA trigger occurs at $T_{INT}$ . In certain conditions, the ADCINT flag can be set before the ADCRESULT value is latched. To make sure that the DMA read occurs after the ADCRESULT value has been latched, write 1 to ADCCTL1.TDMAEN to enable DMA timings.


**Figure 18-31. ADC Timings for 12-bit Mode in Early Interrupt Mode**





Figure 18-32. ADC Timings for 12-bit Mode in Late Interrupt Mode





**Figure 18-33. ADC Timings for 16-bit Mode in Early Interrupt Mode**




Figure 18-34. ADC Timings for 16-bit Mode in Late Interrupt Mode (SYSCLK Cycles)

**Table 18-14. ADC Timings in 12-bit Mode**

ADCCLK Prescale		SYSCLK Cycles				
ADCCTL2. PRESCALE	Prescale Ratio	$t_{EOC}$	$t_{LAT}$	$t_{INT}$ (Early) <sup>(1)</sup>	$t_{INT}$ (Late)	$t_{DMA}$
0	1	11	13	0	11	13
2	2	21	23	0	21	23
3	2.5	26	28	0	26	28
4	3	31	34	0	31	34
5	3.5	36	39	0	36	39
6	4	41	44	0	41	44
7	4.5	46	49	0	46	49
8	5	51	55	0	51	55
9	5.5	56	60	0	56	60
10	6	61	65	0	61	65
11	6.5	66	70	0	66	70
12	7	71	76	0	71	76
13	7.5	76	81	0	76	81
14	8	81	86	0	81	86
15	8.5	86	91	0	86	91

- (1) By default,  $t_{INT}$  occurs one SYSCLK cycle after the S+H window, if INTPULSEPOS is 0. This can be changed by writing to the OFFSET field in the ADCINTCYCLE register.

**Table 18-15. ADC Timings in 16-bit Mode**

ADCCLK Prescale		SYSCLK Cycles				
ADCCTL2. PRESCALE	Prescale Ratio	$t_{EOC}$	$t_{LAT}$	$t_{INT}$ (Early) <sup>(1)</sup>	$t_{INT}$ (Late)	$t_{DMA}$
0	1	31	32	0	31	32
2	2	60	61	0	60	61
3	2.5	75	75	0	75	75
4	3	90	91	0	90	91
5	3.5	104	106	0	104	106
6	4	119	120	0	119	120
7	4.5	134	134	0	134	134
8	5	149	150	0	149	150
9	5.5	163	165	0	163	165
10	6	178	179	0	178	179
11	6.5	193	193	0	193	193
12	7	208	209	0	208	209
13	7.5	222	224	0	222	224
14	8	237	238	0	237	238
15	8.5	252	252	0	252	252

- (1) By default,  $t_{INT}$  occurs one SYSCLK cycle after the S+H window, if INTPULSEPOS is 0. This can be changed by writing to the OFFSET field in the ADCINTCYCLE register.

### 18.13.2 Post-Processing Block Timings

The value of ADCRESULT is always available at time  $t_{LAT}$ , as specified in [Section 18.13.1](#). The value of ADCPPBxRESULT, and the limit and zero-crossing comparisons are available 1 SYSCLK cycle later, as long as multiple PPB instances do not point to the same SOC. [Table 18-16](#) shows PPB result availability timings when there are no SOCs shared between multiple PPBs. In cases where multiple PPBs point to the same SOC, PPB results become available sequentially, starting with the lowest numbered PPB. The first ADCPPBxRESULT becomes available 1 SYSCLK cycle after  $t_{LAT}$ , and each subsequent ADCPPBxRESULT becomes available 1 SYSCLK cycle after the previous PPB has completed the limit and zero-crossing comparison. The serialized PPB results are therefore spaced 2 or 3 SYSCLK cycles apart, depending on whether the comparison uses ADCPPBxRESULT or PSUM/SUM respectively. This timing is as shown in [Table 18-17](#). PPB aggregation values (PSUM, SUM, PCOUNT, COUNT, PMAX, MAX, PMIN, MIN, PMINI, MINI, PMAXI, MAXI) are available 1 cycle after the associated ADCPPBxRESULT becomes available.

Furthermore, the LIMIT and zero-crossing compares occur 1 cycle after the compared results become available. In the case that the comparison is done against ADCPPBxRESULT, the comparison occurs 1 SYSCLK cycle after ADCPPBxRESULT becomes available. In the case that the comparison is done against PSUM or SUM, the comparison occurs 2 SYSCLK cycles after ADCPPBxRESULT is available.

**Table 18-16. PPB Result Timings (One PPB per SOC)**

Register	Description	Results Available
ADCRESULTy	ADC result	$t_{LAT}$
ADCPPBxRESULT	PPB result	$t_{LAT} + 1 \text{ SYSCLK}$
ADCPPBxPSUM	Oversampling partial sum	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxSUM	Oversampling sum	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPCOUNT	Oversampling partial sample count	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxCOUNT	Oversampling sample count	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPMAx	Partial max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxMAX	Final max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPMAxI	Partial index of max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxMAXI	Final index of max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPMin	Partial min	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxMIN	Final min	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxPMini	Partial index of max	$t_{LAT} + 2 \text{ SYSCLK}$
ADCPPBxMINI	Final index of max	$t_{LAT} + 2 \text{ SYSCLK}$
Comparison	Limit and zero-crossing comparison (if using PPBxRESULT)	$t_{LAT} + 2 \text{ SYSCLK}$
Comparison	Limit and zero-crossing comparison (if using PSUM or SUM)	$t_{LAT} + 3 \text{ SYSCLK}$

**Table 18-17. PPB Result Timings (Multiple PPBs Configured to Same SOC)**

Register	Description	Results Available
ADCRESULTy	ADC result	$t_{LAT}$
ADCPPBxRESULT	PPB result	Varies (PPBs process serially)
ADCPPBxPSUM	Oversampling partial sum	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxSUM	Oversampling sum	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPSUM	Oversampling partial sum	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxSUM	Oversampling sum	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPMAx	Partial max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxMAX	Final max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPMAxI	Partial index of max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxMAXI	Final index of max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPMin	Partial min	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxMIN	Final min	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxPMini	Partial index of max	ADCPPBxRESULT+ 1 SYSCLK
ADCPPBxMINI	Final index of max	ADCPPBxRESULT+ 1 SYSCLK
Comparison	Limit and zero-crossing comparison (if using PPBxRESULT)	$t_{LAT} + 2 \text{ SYSCLK}$
Comparison	Limit and zero-crossing comparison (if using PSUM or SUM)	$t_{LAT} + 3 \text{ SYSCLK}$

## 18.14 Additional Information

The following sections contain additional practical information.

### 18.14.1 Ensuring Synchronous Operation

For best performance, all ADCs on the device must be operated synchronously. The device data sheet specifies the performance in both synchronous and asynchronous mode for those parameters which differ between the modes of operation.

To make sure synchronous operation, all ADCs on the device must operate in lockstep. This is accomplished by writing configurations to all ADCs that cause the sampling and conversion phases of all ADCs to be exactly aligned. The easiest way to accomplish this is to write identical values to the SOC configurations for each ADC for trigger select and ACQPS (S+H duration). In addition, synchronous ADCs must also configure identical values for the SOC priority control, burst mode, burst trigger, and burst size.

#### 18.14.1.1 Basic Synchronous Operation

The following example configures two SOC's each on ADCA and ADCC with identical trigger select and ACQPS values. This results in synchronous operation between ADCA and ADCC. For devices with more than two ADCs, the same principles can be used to synchronize all the ADCs.

##### Example: Basic Synchronous Operation

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0; //SOC0 converts ADCINC0
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4; //SOC1 converts ADCINA4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC1CTL.bit.CHSEL = 1; //SOC1 converts ADCINC1
AdccRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB
    
```




Figure 18-35. Example: Basic Synchronous Operation

Several things can be noted from Figure 18-35. First, while the ACQPS values must be the same for SOC's with the same number, different ACQPS values can be used for SOC's with different numbers. Because of this, synchronous operation does not require a single global S+H time, but instead only channels sampled simultaneously require identical S+H durations. Another important point from this example is that any channel select value can be used for any SOC. Finally, this example assumes round-robin operation. If high-priority SOC's are to be used, the priority must be configured the same on all ADCs.

### 18.14.1.2 Synchronous Operation with Multiple Trigger Sources

As long as each set of SOCs has identical trigger select and ACQPS settings, multiple trigger sources can be used while still achieving synchronous operation.

The following example demonstrates synchronous operation between ADCA and ADCC while using three SOCs and two trigger sources. [Figure 18-36](#) demonstrates that any combination of relative trigger timings still results in synchronous operation.


#### Example: Synchronous Operation with Multiple Trigger Sources

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0; //SOC0 converts ADCINC0
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4; //SOC1 converts ADCINA4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC1CTL.bit.CHSEL = 1; //SOC1 converts ADCINC1
AdccRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC2CTL.bit.CHSEL = 0; //SOC2 converts ADCINA0
AdcaRegs.ADCSOC2CTL.bit.ACQPS = 19; //SOC2 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 2; //SOC2 begins conversion on CPU Timer1
AdccRegs.ADCSOC2CTL.bit.CHSEL = 2; //SOC2 converts ADCINC2
AdccRegs.ADCSOC2CTL.bit.ACQPS = 19; //SOC2 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC2CTL.bit.TRIGSEL = 2; //SOC2 begins conversion on CPU Timer1
    
```



**Figure 18-36. Example: Synchronous Operation with Multiple Trigger Sources**

Note that any trigger source that can be selected in the TRIGSEL field can be used except for software triggering. There is no way to issue the software triggers for all ADCs simultaneously, so likely results in asynchronous operation. ADCINT1 or ADCINT2 can also be used as a trigger as long as the ADCINTSOCSEL1 and ADCINTSOCSEL2 registers are configured identically for all ADCs and software triggering is not used to start the chain of conversions.

### 18.14.1.3 Synchronous Operation with Uneven SOC Numbers

If only one trigger source is used, one ADC can use more SOC's than the other ADCs while still operating synchronously.

**Example: Synchronous Operation with Uneven SOC Numbers**

```

AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0; //SOC0 converts ADCINC0
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4; //SOC1 converts ADCINA4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC1CTL.bit.CHSEL = 1; //SOC1 converts ADCINC1
AdccRegs.ADCSOC1CTL.bit.ACQPS = 30; //SOC1 uses sample duration of 31 SYSCLK cycles
AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 10; //SOC1 begins conversion on ePWM3 SOCB

AdcaRegs.ADCSOC2CTL.bit.CHSEL = 0; //SOC2 converts ADCINA0
AdcaRegs.ADCSOC2CTL.bit.ACQPS = 30; //SOC2 uses sample duration of 31 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 10; //SOC2 begins conversion on ePWM3 SOCB
    
```




Figure 18-37. Example: Synchronous Operation with Uneven SOC Numbers

Note that if the trigger comes again before all SOC's have completed the conversions, ADCC begins converting immediately on SOC0 while ADCA does not start converting SOC0 again until SOC2 is complete. This results in asynchronous operation, so care must be taken to not overflow the trigger.




Figure 18-38. Example: Asynchronous Operation with Uneven SOC Numbers – Trigger Overflow




#### 18.14.1.4 Synchronous Operation with Different Resolutions

Configuring different ADCs to use different resolutions results in asynchronous operation. This occurs because the conversion time for 12-bit mode and 16-bit mode are different. Synchronous operation requires both the start and end of the conversion phase to be aligned, so even using the same S+H window duration does not result in synchronous operation.

**Example: Asynchronous Operation with Different Resolutions**


```
//ADCA = 12-bit mode
AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 50; //SOC0 uses sample duration of 51 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB

//ADCB = 16-bit mode
AdcbRegs.ADCSOC0CTL.bit.CHSEL = 0; //SOC0 converts ADCINB0/B1
AdcbRegs.ADCSOC0CTL.bit.ACQPS = 50; //SOC0 uses sample duration of 51 SYSCLK cycles
AdcbRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB
```



**Figure 18-39. Example: Asynchronous Operation with Different Resolutions**

To achieve synchronous operation while using both 12-bit and 16-bit resolution, conversions must be done in parallel at one resolution. Once conversions are complete at one resolution, the CPU must switch the resolution on all ADCs and then cause another trigger (this trigger must not be a software SOC force, as all ADCs cannot be started simultaneously using this method).



**Figure 18-40. Example: Synchronous Operation with Different Resolutions**

### 18.14.1.5 Non-overlapping Conversions

If conversion timings can be made sure to not overlap by the user, then it is not necessary to configure all SOCs identically on all ADCs to achieve performance equivalent to synchronous operation. For example, if the two ADC triggers in a system come from two ePWM sources that are always 180-degrees out-of-phase, then SOC0 can be used for both ADCA and ADCC with different trigger sources and different ACQPS values.

**Example: Operation with Non-overlapping Conversions**

```
//ePWM3 SOCA and SOCB are 180 degrees out of phase
AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 converts ADCINA4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10; //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 0; //SOC0 converts ADCINC0
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19; //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 9; //SOC0 begins conversion on ePWM3 SOCA
```




Figure 18-41. Example: Synchronous Equivalent Operation with Non-Overlapping Conversions

### 18.14.2 Choosing an Acquisition Window Duration

For correct operation, the input signal to the ADC must be allowed adequate time to charge the sample and hold capacitor, Ch. Typically, the S+H duration is chosen such that the sampling capacitor is charged to within ½ LSB or ¼ LSB of the final value, depending on the tolerable settling error.

The best methodology to determine the required settling time is to simulate the ADC and ADC driving circuits to make sure adequate settling performance. See [ADC Input Circuit Evaluation for C2000 MCUs](#) and [Charge-Sharing Driving Circuits for C2000 ADCs](#) for additional guidance on ADC signal conditioning circuit design and evaluation.

An approximation of the required settling time can also be determined using an RC settling model. The time constant for the model is given by the equation:

$$\tau = (R_S + R_{on}) \times C_h + R_S \times (C_S + C_p) \tag{15}$$

And the number of time constants needed is given by the equation:

$$k = \ln\left(\frac{2^n}{\text{settling error}}\right) - \ln\left(\frac{C_S + C_P}{CH}\right) \tag{16}$$

So the total S+H time must be set to at least:

$$t = k \cdot \tau \tag{17}$$

Where the following parameters are provided by the ADC input model in the device data sheet:

- $n$  = ADC resolution (in bits)
- $R_{ON}$  = ADC sampling switch resistance (provided in  $\Omega$ )
- $C_H$  = ADC sampling capacitor (provided in pF)
- $C_p$  = ADC channel parasitic input capacitance (provided in pF)

And the following parameters are dependent on the application design:

- settling error = tolerable settling error (in LSBs)
- $R_s$  = ADC driving circuit source impedance (typically in  $\Omega$  or  $k\Omega$ )
- $C_s$  = capacitance on ADC input pin (typically in pF or nF)

For example, assuming the following parameters:

- $n$  = 12-bits
- $R_{ON}$  =  $500\Omega$
- $C_H$  =  $12.5\text{pF}$
- $C_p$  =  $12.7\text{pF}$
- settling error =  $\frac{1}{4}$  LSB
- $R_s$  =  $180\Omega$
- $C_s$  =  $150\text{pF}$

The time constant is calculated as:

$$\tau = (180\Omega + 500\Omega) \times 12.5\text{pF} + 180\Omega \times (150\text{pF} + 12.7\text{pF}) = 37.8\text{ns} \quad (18)$$

And the number of required time constants is:

$$k = \ln\left(\frac{2^{12}}{0.25}\right) - \ln\left(\frac{150\text{pF} + 12.7\text{pF}}{12.5\text{pF}}\right) = 9.70 - 2.57 = 7.13 \quad (19)$$

So the S+H time must be set to at least:  $37.8\text{ns} \times 7.13 = 270\text{ns}$

If  $\text{SYSCLK} = 200\text{MHz}$ , then each  $\text{SYSCLK}$  cycle is  $5\text{ns}$ . S+H duration is  $270\text{ns}/5\text{ns} = 54$   $\text{SYSCLK}$  cycles, so  $\text{ACQPS}$  for this input is set to at least  $\text{CEILING}(54.0) - 1 = 53$ .

While this gives a rough estimate of the required acquisition window, a better method is to setup a circuit with the ADC input model, a model of the source impedance/capacitance, and any board parasitics in SPICE (or similar software) and simulate to verify that the sampling capacitor settles to the desired accuracy.

---

#### Note

The device data sheet specifies a minimum ADC S+H window duration. Do not use an  $\text{ACQPS}$  value that gives a duration less than this specification.

---

### 18.14.3 Achieving Simultaneous Sampling

While each ADC does not have dual S+H circuits, achieving simultaneous sampling is accomplished by setting the SOC triggers on two or more ADC modules to use the same trigger source. The following example demonstrates simultaneous sampling on 3 ADCs based on an ePWM3 event. ADCINA3, ADCINB2, and ADCINC5 are sampled. An acquisition window of 20 SYSCLK cycles is used, but different durations are possible.

```
AdcaRegs.ADCSOC0CTL.bit.CHSEL = 3;           //SOC0 converts ADCINA3
AdcaRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 10;        //SOC0 begins conversion on ePWM3 SOCB
AdcbRegs.ADCSOC0CTL.bit.CHSEL = 2;           //SOC0 converts ADCINB2
AdcbRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdcbRegs.ADCSOC0CTL.bit.TRIGSEL = 10;        //SOC0 begins conversion on ePWM3 SOCB
AdccRegs.ADCSOC0CTL.bit.CHSEL = 5;           //SOC0 converts ADCINC5
AdccRegs.ADCSOC0CTL.bit.ACQPS = 19;          //SOC0 uses sample duration of 20 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 10;        //SOC0 begins conversion on ePWM3 SOCB
```

When the ePWM3 trigger is received, all 3 ADCs begin converting in parallel immediately. All results are stored in the ADCRESULT0 register for each ADC. Note that this assumes that all ADCs are idle when the trigger is received. If one or more ADCs is busy, the samples do not happen at exactly the same time.

### 18.14.4 Result Register Mapping

The ADC results and the ADC PPB results are duplicated for each memory bus controller in the system. Bus controllers include all CPUs, DMAs, and CLAs present on the specific part family and part number. For each bus controller, no access configuration is needed to allow read access to the result registers, and no contention occurs in cases where multiple bus controllers try to read the ADC results simultaneously.

### 18.14.5 Internal Temperature Sensor

The internal temperature sensor measures the junction temperature of the device. The output of the sensor can be sampled with the ADC through an internal connection. This can be enabled on channel ADCIN13 on ADCA, ADCIN18 on ADCB, and on the CMPSS3\_HP4 and CMPSS5\_HP4 inputs by setting the ENABLE bit in the TSNSCTL register.

To convert the temperature sensor reading into a temperature, pass the temperature sensor reading to the ADC\_getTemperatureC() function in the ADC driverlib.

---

#### Note

To sample the temperature sensor, the ADC must be in single-ended 12-bit mode.


If the temperature sensor is sampled in 16-bit mode, this can cause incorrect ADC results.

---

### 18.14.6 Designing an External Reference Circuit

Figure 18-42 shows the basic organization of the external voltage reference generation circuitry. TI recommends that a single reference voltage generation source is shared by all ADC modules. This minimizes reference voltage mismatch between ADC modules. For best performance, the externally generated reference voltage must be buffered by a precision op-amp with good bandwidth and low output impedance before being driven into the ADC reference pin. A capacitor between the high and low reference pins must be placed on the PCB as close to the pins as practical to help absorb high-frequency currents. A series resistor (typically  $<1\Omega$ ) in series with this capacitor is sometimes necessary to maintain op-amp stability.

To share two reference pins between one op-amp driver is possible. This organization is shown in Figure 18-43. This can give slightly reduced performance compared to the case where each reference pin has a dedicated op-amp buffer, but can still be possible to achieve all ADC specifications in the data sheet.



**Figure 18-42. ADC Reference System**





Figure 18-43. ADC Shared Reference System

### 18.14.7 ADC-DAC Loopback Testing

For system diagnostic or functional safety purposes, the user application can perform a loopback test of the ADC module to verify that the ADC is converting correctly. Using the output of the DAC in the first CMPSS module, the device can be configured to supply a series of known voltages to the input of the converter, and the conversion result verified against expected results. Loopback test mode is enabled by setting the bit corresponding to the ADC module under test in the ADCLOOPBACK register in the analog subsystem module to 1. Figure 18-44 shows the connection between the CMPSS DAC output and the ADC.



**Figure 18-44. CMPSS to ADC Loopback Connection**

In ADC loopback test mode, the following special considerations apply:

- The ADC module always samples the CMPSS1 DACL output, regardless of what channel is selected in the ADCSOCxCTL.CHSEL field.
- The minimum sampling window size (ACQPS) when converting the DAC output is 2.56 $\mu$ s (512 SYSCLK cycles at 200MHz SYSCLK) .
- The output resolution of the CMPSS DAC is 6 bits. The lower 6 bits of the input DACVAL are discarded.
- ADC loopback test mode affects CMPSS trip voltages. Avoid enabling ADC loopback mode during regular CMPSS operation.

For more information on the CMPSS module and how to configure the CMPSS DAC, see the *Comparator Subsystem (CMPSS)* chapter.

### 18.14.8 Internal Test Mode

For diagnostic purposes, the ADC can sample various internal node voltages using a special input selection mux called INTERNALTEST. When internal test mode is enabled, the INTERNALTEST mux selection overrides the ADC-A input channel mux: ADC-A samples the INTERNALTEST selection instead of the channel selected by ADCSOCxCTL.CHSEL. Internal test mode can be used to sample the VDDCORE voltage, VREFLO, VDDA, VSSA, and the CMPSS DAC outputs.

To enable internal test mode, write the desired node selection to the TESTSEL field of the INTERNALTESTCTL analog subsystem register. For safety, INTERNALTESTCTL includes a write key field that must be simultaneously written with the value 0xA5A5 for writes to take effect; otherwise, writes to this register are ignored. For details of internal test mux connections to various internal device voltage nodes, refer to the INTERNALTESTCTL register description.

To disable internal test mode, write 0 to the TESTSEL field of the INTERNALTESTCTL register.

When using internal test mode, the following special considerations apply:

- INTERNALTESTCTL.TESTSEL overrides the value of ADCSOCxCTL.CHSEL on ADCA when a non-zero value is configured.
- The minimum sampling window size (ACQPS) when converting INTERNALTEST is 2.56 $\mu$ s (512 SYSCLK cycles at 200MHz SYSCLK).
- The effective resolution of the CMPSS DAC outputs to INTERNALTEST is 6 bits.

For more information on the CMPSS module and how to configure the CMPSS DAC, see the *Comparator Subsystem (CMPSS)* chapter.

### 18.14.9 ADC Gain and Offset Calibration

Using the INTERNALTEST mux, gain balancing between multiple ADCs can be performed. By calculating the relative gain error between the ADCs, conversion results can be post-processed in software such that each ADC has the same output for each equivalent input.

To activate gain calibration mode, configure the TESTSEL field of the INTERNALTESTCTL analog subsystem register to select ENZ\_CALIB\_GAIN\_3P3V. In this mode, the voltage sampled by all ADCs when triggered is (VREFHI \* 0.9), overriding the channel selection in ADCSOCxCTL.CHSEL. To turn off gain calibration mode and return to normal operation, configure the TESTSEL field of INTERNALTESTCTL to 0.



## 18.15 Software

### 18.15.1 ADC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/adc

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 18.15.1.1 ADC Software Triggering - SINGLE\_CORE

FILE: adc\_ex1\_soc\_software.c

This example converts some voltages on ADCA and ADCC based on a software trigger.

The ADCC will not convert until ADCA is complete, so the ADCs will not run asynchronously. However, this is much less efficient than allowing the ADCs to convert synchronously in parallel (for example, by using an ePWM trigger).

##### External Connections

- A0, A1, C2, and C3 should be connected to signals to convert

##### Watch Variables

- *myADC0Result0* - Digital representation of the voltage on pin A0
- *myADC0Result1* - Digital representation of the voltage on pin A1
- *myADC1Result0* - Digital representation of the voltage on pin C2
- *myADC1Result1* - Digital representation of the voltage on pin C3

#### 18.15.1.2 ADC ePWM Triggering - SINGLE\_CORE

FILE: adc\_ex2\_soc\_epwm.c

This example sets up ePWM1 to periodically trigger a conversion on ADCA.

##### External Connections

- A0 should be connected to a signal to convert

##### Watch Variables

- *myADC0Results* - A sequence of analog-to-digital conversion samples from pin A0. The time between samples is determined based on the period of the ePWM timer.

#### 18.15.1.3 ADC Temperature Sensor Conversion - SINGLE\_CORE

FILE: adc\_ex3\_temp\_sensor.c

This example sets up the ePWM to periodically trigger the ADC. The ADC converts the internal connection to the temperature sensor, which is then interpreted as a temperature by calling the `ADC_getTemperatureC()` function.

##### Watch Variables

- *sensorSample* - The raw reading from the temperature sensor
- *sensorTemp* - The interpretation of the sensor sample as a temperature in degrees Celsius.

#### 18.15.1.4 ADC Synchronous SOC Software Force (adc\_soc\_software\_sync) - SINGLE\_CORE

FILE: adc\_ex4\_software\_sync.c

This example converts some voltages on ADCA and ADCC using input 5 of the input X-BAR as a software force. Input 5 is triggered by toggling GPIO0, but any spare GPIO could be used. This method will ensure that both ADCs start converting at exactly the same time.

##### External Connections

- A0, A1, C0, C1 pins should be connected to signals to convert

##### Watch Variables

- *myADC0Result0* : a digital representation of the voltage on pin A0
- *myADC0Result1* : a digital representation of the voltage on pin A1
- *myADC1Result0* : a digital representation of the voltage on pin C0
- *myADC1Result1* : a digital representation of the voltage on pin C1

#### 18.15.1.5 ADC Continuous Triggering (*adc\_soc\_continuous*) - SINGLE\_CORE

FILE: *adc\_ex5\_soc\_continuous.c*

This example sets up the ADC to convert continuously, achieving maximum sampling rate.

##### *External Connections*

- A0 pin should be connected to signal to convert

##### *Watch Variables*

- *adcAResults* - A sequence of analog-to-digital conversion samples from pin A0. The time between samples is the minimum possible based on the ADC speed.

#### 18.15.1.6 ADC Continuous Conversions Read by DMA (*adc\_soc\_continuous\_dma*) - SINGLE\_CORE

FILE: *adc\_ex6\_continuous\_dma.c*

This example sets up two ADC channels to convert simultaneously. The results will be transferred by the DMA into a buffer in RAM.

##### *External Connections*

- A3 & C3 pins should be connected to signals to convert

##### *Watch Variables*

- *myADC0DataBuffer* : a digital representation of the voltage on pin A3
- *myADC1DataBuffer* : a digital representation of the voltage on pin C3

#### 18.15.1.7 ADC PPB Offset (*adc\_ppb\_offset*) - SINGLE\_CORE

FILE: *adc\_ex7\_ppb\_offset.c*

This example software triggers the ADC. Some SOCs have automatic offset adjustment applied by the post-processing block. After the program runs, the memory will contain ADC & post-processing block(PPB) results.

##### *External Connections*

- A0, C0 pins should be connected to signals to convert

##### *Watch Variables*

- *myADC0Result* : a digital representation of the voltage on pin A0
- *myADC0PPBResult* : a digital representation of the voltage on pin A0, minus 100 LSBs of automatically added offset
- *myADC1Result* : a digital representation of the voltage on pin C0
- *myADC1PPBResult* : a digital representation of the voltage on pin C0 plus 100 LSBs of automatically added offset

#### 18.15.1.8 ADC PPB Limits (*adc\_ppb\_limits*) - SINGLE\_CORE

FILE: *adc\_ex8\_ppb\_limits.c*

This example sets up the ePWM to periodically trigger the ADC. If the results are outside of the defined range, the post-processing block will generate an interrupt.

The default limits are 1000LSBs and 3000LSBs. With VREFHI set to 3.3V, the PPB will generate an interrupt if the input voltage goes above about 2.4V or below about 0.8V.

##### *External Connections*

- A0 should be connected to a signal to convert

##### *Watch Variables*

- None

#### 18.15.1.9 ADC PPB Delay Capture (adc\_ppb\_delay) - SINGLE\_CORE

FILE: adc\_ex9\_ppb\_delay.c

This example demonstrates delay capture using the post-processing block.

Two asynchronous ADC triggers are setup:

- ePWM1, with period 2048, triggering SOC0 to convert on pin A0
  - ePWM2, with period 9999, triggering SOC1 to convert on pin A1
- Each conversion generates an ISR at the end of the conversion. In the ISR for SOC0, a conversion counter is incremented and the PPB is checked to determine if the sample was delayed.
- After the program runs, the memory will contain:

*conversion* : the sequence of conversions using SOC0 that were delayed

- *delay* : the corresponding delay of each of the delayed conversions

#### 18.15.1.10 ADC ePWM Triggering Multiple SOC - SINGLE\_CORE

FILE: adc\_ex10\_multiple\_soc\_epwm.c

This example sets up ePWM1 to periodically trigger a set of conversions on ADCA and ADCC. This example demonstrates multiple ADCs working together to process a batch of conversions using the available parallelism across multiple ADCs.

ADCA Interrupt ISRs are used to read results of both ADCA and ADCC.

##### External Connections

- A0, A1, A2 and C2, C3, C4 pins should be connected to signals to be converted.

##### Watch Variables

- *adcAResult0* - Digital representation of the voltage on pin A0
- *adcAResult1* - Digital representation of the voltage on pin A1
- *adcAResult2* - Digital representation of the voltage on pin A2
- *adcCResult0* - Digital representation of the voltage on pin C2
- *adcCResult1* - Digital representation of the voltage on pin C3
- *adcCResult2* - Digital representation of the voltage on pin C4

#### 18.15.1.11 ADC Burst Mode - SINGLE\_CORE

FILE: adc\_ex11\_burst\_mode\_epwm.c

This example sets up ePWM1 to periodically trigger ADCA using burst mode. This allows for different channels to be sampled with each burst.

Each burst triggers 3 conversions. A0 and A1 are part of every burst while the third conversion rotates between A2, A3, and A4. This allows high importance signals to be sampled at high speed while lower priority signals can be sampled at a lower rate.

ADCA Interrupt ISRs are used to read results for ADCA.

##### External Connections

- A0, A1, A2, A3, A4

##### Watch Variables

- *adcAResult0* - Digital representation of the voltage on pin A0
- *adcAResult1* - Digital representation of the voltage on pin A1
- *adcAResult2* - Digital representation of the voltage on pin A2
- *adcAResult3* - Digital representation of the voltage on pin A3
- *adcAResult4* - Digital representation of the voltage on pin A4

#### 18.15.1.12 ADC Burst Mode Oversampling - SINGLE\_CORE

FILE: adc\_ex12\_burst\_mode\_oversampling.c

This example is an ADC oversampling example implemented with software. The ADC SOCs are configured in burst mode, triggered by the ePWM SOC A event trigger.

##### External Connection

- A2

##### Watch Variables

- *Iv\_results* - Array of digital values measured on pin A2 (oversampling is configured by Oversampling\_Amount)

#### 18.15.1.13 ADC SOC Oversampling - SINGLE\_CORE

FILE: adc\_ex13\_soc\_oversampling.c

This example sets up ePWM1 to periodically trigger a set of conversions on ADCA including multiple SOCs that all convert A2 to achieve oversampling on A2.

ADCA Interrupt ISRs are used to read results of ADCA.

##### External Connections

- A0, A1, A2 should be connected to signals to be converted.

##### Watch Variables

- *adcAResult0* - Digital representation of the voltage on pin A0
- *adcAResult1* - Digital representation of the voltage on pin A1
- *adcAResult2* - Digital representation of the voltage on pin A2

#### 18.15.1.14 ADC PPB PWM trip (adc\_ppb\_pwm\_trip) - SINGLE\_CORE

FILE: adc\_ex14\_ppb\_pwm\_trip.c

This example demonstrates EPWM tripping through ADC limit detection PPB block. ADCAINT1 is configured to periodically trigger the ADCA channel 2 post initial software forced trigger. The limit detection post-processing block(PPB) is configured and if the ADC results are outside of the defined range, the post-processing block will generate an ADCxEVTy event. This event is configured as EPWM trip source through configuring EPWM XBAR and corresponding EPWM's trip zone and digital compare sub-modules. The example showcases

- one-shot
- cycle-by-cycle
- and direct tripping of PWMs through ADCAEVT1 source via Digital compare submodule.

The default limits are 0LSBs and 3600LSBs. With VREFHI set to 3.3V, the PPB will generate a trip event if the input voltage goes above about 2.9V.

##### External Connections

- A2 should be connected to a signal to convert
- Observe the following signals on an oscilloscope
  - ePWM1(GPIO0 - GPIO1)
  - ePWM2(GPIO2 - GPIO3)
  - ePWM3(GPIO4 - GPIO5)
- 

##### Watch Variables

- *adcA2Results* - digital representation of the voltage on pin A2

#### 18.15.1.15 ADC Trigger Repeater Oversampling - SINGLE\_CORE

FILE: adc\_ex15\_trigger\_repeater\_oversampling.c

This example configures ADC for oversampling using trigger repeater block. The ePWM1 is configured to periodically trigger the ADC SOC and the trigger repeater module is configured to generate 4 repeated pulses. Post-processing block will take the repeated pulses, accumulates them and stores the results in ppb sum register.

#### *External Connections*

- A0 should be connected to signals to convert.

#### *Watch Variables*

- *myADC0Result* - Digital representation of the voltage on pin A0
- *myPPB0Result* - Digital representation of the voltage of the 4 repeated pulses on pin A0

#### **18.15.1.16 ADC Trigger Repeater Undersampling - SINGLE\_CORE**

FILE: adc\_ex16\_trigger\_repeater\_undersampling.c

This example configures ADC for undersampling using trigger repeater block. The ePWM1 is configured to periodically trigger the ADC SOC and the trigger repeater module is configured to generate 1 pulse out of three pulses. Post-processing block will take the undersampled pulse, accumulates them and stores the results in ppb sum register.

#### *External Connections*

- A0 should be connected to signals to convert.

#### *Watch Variables*

- *myADC0Result* - Digital representation of the voltage on pin A0
- *myPPB0Result* - Digital representation of the voltage of the undersample pulse on pin A0

#### **18.15.1.17 ADC Safety Checker - SINGLE\_CORE**

FILE: adc\_ex17\_safety\_checker.c

This example compares the absolute value of the two ADC conversion results with the set tolerance value.

The ADCA is used with A0 and A1 to compare the two ADC conversions. If the difference between two conversion results exceeds the value configured as tolerance then the ADC result safety checker tile generates an interrupt signal from out-of-tolerance.

#### *External Connections*

- A0 and A1 should be connected to signals to convert.

#### *Watch Variables*

- *myADC0Result0* - Digital representation of the voltage on pin A0
- *myADC0Result1* - Digital representation of the voltage on pin A1
- *tolerance* - Set digital tolerance limit for ADC safety checker
- *count* - number of times the OOT flag is generated

## 18.16 ADC Registers

This section describes the Analog-to-Digital Converter Registers.

### 18.16.1 ADC Base Address Table

**Table 18-18. ADC Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
AdcaResultRegs	<a href="#">ADC_RESULT_REGS</a>	ADCARESULT_BASE	0x0000_0A00	YES	YES	YES	YES	YES	-
AdcbResultRegs	<a href="#">ADC_RESULT_REGS</a>	ADCBRESULT_BASE	0x0000_0A80	YES	YES	YES	YES	YES	-
AdccResultRegs	<a href="#">ADC_RESULT_REGS</a>	ADCCRESULT_BASE	0x0000_0B00	YES	YES	YES	YES	YES	-
AdcaRegs	<a href="#">ADC_REGS</a>	ADCA_BASE	0x0000_7400	YES	-	YES	YES	-	YES
AdcbRegs	<a href="#">ADC_REGS</a>	ADCB_BASE	0x0000_7500	YES	-	YES	YES	-	YES
AdccRegs	<a href="#">ADC_REGS</a>	ADCC_BASE	0x0000_7600	YES	-	YES	YES	-	YES
AdcSafetyIntEvtAgg1Regs	<a href="#">ADC_SAFECHECK_INTEVT_REGS</a>	ADCSAFETYINTEVTAGG1_BASE	0x0005_EE00	YES	-	-	-	-	YES
AdcSafetyIntEvtAgg2Regs	<a href="#">ADC_SAFECHECK_INTEVT_REGS</a>	ADCSAFETYINTEVTAGG2_BASE	0x0005_EE40	-	-	-	YES	-	YES
ADCSafetyChk1Regs	<a href="#">ADC_SAFECHECK_REGS</a>	ADCSAFETYCHK1_BASE	0x0005_EE80	YES	-	-	YES	-	YES
ADCSafetyChk2Regs	<a href="#">ADC_SAFECHECK_REGS</a>	ADCSAFETYCHK2_BASE	0x0005_EE90	YES	-	-	YES	-	YES
ADCSafetyChk3Regs	<a href="#">ADC_SAFECHECK_REGS</a>	ADCSAFETYCHK3_BASE	0x0005_EEA0	YES	-	-	YES	-	YES
ADCSafetyChk4Regs	<a href="#">ADC_SAFECHECK_REGS</a>	ADCSAFETYCHK4_BASE	0x0005_EEB0	YES	-	-	YES	-	YES
ADCSafetyChk5Regs	<a href="#">ADC_SAFECHECK_REGS</a>	ADCSAFETYCHK5_BASE	0x0005_EEC0	YES	-	-	YES	-	YES
ADCSafetyChk6Regs	<a href="#">ADC_SAFECHECK_REGS</a>	ADCSAFETYCHK6_BASE	0x0005_EED0	YES	-	-	YES	-	YES
ADCSafetyChk7Regs	<a href="#">ADC_SAFECHECK_REGS</a>	ADCSAFETYCHK7_BASE	0x0005_EEE0	YES	-	-	YES	-	YES
ADCSafetyChk8Regs	<a href="#">ADC_SAFECHECK_REGS</a>	ADCSAFETYCHK8_BASE	0x0005_EEF0	YES	-	-	YES	-	YES

### 18.16.2 ADC\_RESULT\_REGS Registers

Table 18-19 lists the memory-mapped registers for the ADC\_RESULT\_REGS registers. All register offset addresses not listed in Table 18-19 should be considered as reserved locations and the register contents should not be modified.

**Table 18-19. ADC\_RESULT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ADCRESULT0	ADC Result 0 Register		<a href="#">Go</a>
1h	ADCRESULT1	ADC Result 1 Register		<a href="#">Go</a>
2h	ADCRESULT2	ADC Result 2 Register		<a href="#">Go</a>
3h	ADCRESULT3	ADC Result 3 Register		<a href="#">Go</a>
4h	ADCRESULT4	ADC Result 4 Register		<a href="#">Go</a>
5h	ADCRESULT5	ADC Result 5 Register		<a href="#">Go</a>
6h	ADCRESULT6	ADC Result 6 Register		<a href="#">Go</a>
7h	ADCRESULT7	ADC Result 7 Register		<a href="#">Go</a>
8h	ADCRESULT8	ADC Result 8 Register		<a href="#">Go</a>
9h	ADCRESULT9	ADC Result 9 Register		<a href="#">Go</a>
Ah	ADCRESULT10	ADC Result 10 Register		<a href="#">Go</a>
Bh	ADCRESULT11	ADC Result 11 Register		<a href="#">Go</a>
Ch	ADCRESULT12	ADC Result 12 Register		<a href="#">Go</a>
Dh	ADCRESULT13	ADC Result 13 Register		<a href="#">Go</a>
Eh	ADCRESULT14	ADC Result 14 Register		<a href="#">Go</a>
Fh	ADCRESULT15	ADC Result 15 Register		<a href="#">Go</a>
10h	ADCPPB1RESULT	ADC Post Processing Block 1 Result Register		<a href="#">Go</a>
12h	ADCPPB2RESULT	ADC Post Processing Block 2 Result Register		<a href="#">Go</a>
14h	ADCPPB3RESULT	ADC Post Processing Block 3 Result Register		<a href="#">Go</a>
16h	ADCPPB4RESULT	ADC Post Processing Block 4 Result Register		<a href="#">Go</a>
18h	ADCPPB1SUM	ADC PPB 1 Final Sum Result Register		<a href="#">Go</a>
1Ah	ADCPPB1COUNT	ADC PPB1 Final Conversion Count Register		<a href="#">Go</a>
1Ch	ADCPPB2SUM	ADC PPB 2 Final Sum Result Register		<a href="#">Go</a>
1Eh	ADCPPB2COUNT	ADC PPB2 Final Conversion Count Register		<a href="#">Go</a>
20h	ADCPPB3SUM	ADC PPB 3 Final Sum Result Register		<a href="#">Go</a>
22h	ADCPPB3COUNT	ADC PPB3 Final Conversion Count Register		<a href="#">Go</a>
24h	ADCPPB4SUM	ADC PPB 4 Final Sum Result Register		<a href="#">Go</a>
26h	ADCPPB4COUNT	ADC PPB4 Final Conversion Count Register		<a href="#">Go</a>
28h	ADCPPB1MAX	ADC PPB 1 Final Max Result Register		<a href="#">Go</a>
2Ah	ADCPPB1MAXI	ADC PPB 1 Final Max Index Result Register		<a href="#">Go</a>
2Ch	ADCPPB1MIN	ADC PPB 1 Final Min Result Register		<a href="#">Go</a>
2Eh	ADCPPB1MINI	ADC PPB 1 Final Min Index Result Register		<a href="#">Go</a>
30h	ADCPPB2MAX	ADC PPB 2 Final Max Result Register		<a href="#">Go</a>
32h	ADCPPB2MAXI	ADC PPB 2 Final Max Index Result Register		<a href="#">Go</a>
34h	ADCPPB2MIN	ADC PPB 2 Final Min Result Register		<a href="#">Go</a>
36h	ADCPPB2MINI	ADC PPB 2 Final Min Index Result Register		<a href="#">Go</a>
38h	ADCPPB3MAX	ADC PPB 3 Final Max Result Register		<a href="#">Go</a>
3Ah	ADCPPB3MAXI	ADC PPB 3 Final Max Index Result Register		<a href="#">Go</a>
3Ch	ADCPPB3MIN	ADC PPB 3 Final Min Result Register		<a href="#">Go</a>
3Eh	ADCPPB3MINI	ADC PPB 3 Final Min Index Result Register		<a href="#">Go</a>

**Table 18-19. ADC\_RESULT\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
40h	ADCPPB4MAX	ADC PPB 4 Final Max Result Register		<a href="#">Go</a>
42h	ADCPPB4MAXI	ADC PPB 4 Final Max Index Result Register		<a href="#">Go</a>
44h	ADCPPB4MIN	ADC PPB 4 Final Min Result Register		<a href="#">Go</a>
46h	ADCPPB4MINI	ADC PPB 4 Final Min Index Result Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 18-20](#) shows the codes that are used for access types in this section.

**Table 18-20. ADC\_RESULT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 18.16.2.1 ADCRESULT0 Register (Offset = 0h) [Reset = 0000h]

ADCRESULT0 is shown in [Figure 18-45](#) and described in [Table 18-21](#).

Return to the [Summary Table](#).

ADC Result 0 Register

**Figure 18-45. ADCRESULT0 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-21. ADCRESULT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 0 16-bit ADC result. After the ADC completes a conversion of SOC0, the digital result is placed in this bit field. Reset type: SYSRSn

### 18.16.2.2 ADCRESULT1 Register (Offset = 1h) [Reset = 0000h]

ADCRESULT1 is shown in [Figure 18-46](#) and described in [Table 18-22](#).

Return to the [Summary Table](#).

ADC Result 1 Register

**Figure 18-46. ADCRESULT1 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-22. ADCRESULT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 1 16-bit ADC result. After the ADC completes a conversion of SOC1, the digital result is placed in this bit field. Reset type: SYSRSn

### 18.16.2.3 ADCRESULT2 Register (Offset = 2h) [Reset = 0000h]

ADCRESULT2 is shown in [Figure 18-47](#) and described in [Table 18-23](#).

Return to the [Summary Table](#).

ADC Result 2 Register

**Figure 18-47. ADCRESULT2 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-23. ADCRESULT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 2 16-bit ADC result. After the ADC completes a conversion of SOC2, the digital result is placed in this bit field. Reset type: SYSRSn

### 18.16.2.4 ADCRESULT3 Register (Offset = 3h) [Reset = 0000h]

ADCRESULT3 is shown in [Figure 18-48](#) and described in [Table 18-24](#).

Return to the [Summary Table](#).

ADC Result 3 Register

**Figure 18-48. ADCRESULT3 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-24. ADCRESULT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 3 16-bit ADC result. After the ADC completes a conversion of SOC3, the digital result is placed in this bit field. Reset type: SYSRSn

### 18.16.2.5 ADCRESULT4 Register (Offset = 4h) [Reset = 0000h]

ADCRESULT4 is shown in [Figure 18-49](#) and described in [Table 18-25](#).

Return to the [Summary Table](#).

ADC Result 4 Register

**Figure 18-49. ADCRESULT4 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-25. ADCRESULT4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 4 16-bit ADC result. After the ADC completes a conversion of SOC4, the digital result is placed in this bit field. Reset type: SYSRSn

### 18.16.2.6 ADCRESULT5 Register (Offset = 5h) [Reset = 0000h]

ADCRESULT5 is shown in [Figure 18-50](#) and described in [Table 18-26](#).

Return to the [Summary Table](#).

ADC Result 5 Register

**Figure 18-50. ADCRESULT5 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-26. ADCRESULT5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 5 16-bit ADC result. After the ADC completes a conversion of SOC5, the digital result is placed in this bit field. Reset type: SYSRSn

### 18.16.2.7 ADCRESULT6 Register (Offset = 6h) [Reset = 0000h]

ADCRESULT6 is shown in [Figure 18-51](#) and described in [Table 18-27](#).

Return to the [Summary Table](#).

ADC Result 6 Register

**Figure 18-51. ADCRESULT6 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-27. ADCRESULT6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 6 16-bit ADC result. After the ADC completes a conversion of SOC6, the digital result is placed in this bit field. Reset type: SYSRSn

### 18.16.2.8 ADCRESULT7 Register (Offset = 7h) [Reset = 0000h]

ADCRESULT7 is shown in [Figure 18-52](#) and described in [Table 18-28](#).

Return to the [Summary Table](#).

ADC Result 7 Register

**Figure 18-52. ADCRESULT7 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-28. ADCRESULT7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 7 16-bit ADC result. After the ADC completes a conversion of SOC7, the digital result is placed in this bit field. Reset type: SYSRSn



### 18.16.2.9 ADCRESULT8 Register (Offset = 8h) [Reset = 0000h]

ADCRESULT8 is shown in [Figure 18-53](#) and described in [Table 18-29](#).

Return to the [Summary Table](#).

ADC Result 8 Register

**Figure 18-53. ADCRESULT8 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-29. ADCRESULT8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 8 16-bit ADC result. After the ADC completes a conversion of SOC8, the digital result is placed in this bit field. Reset type: SYSRSn

**18.16.2.10 ADCRESULT9 Register (Offset = 9h) [Reset = 0000h]**

ADCRESULT9 is shown in [Figure 18-54](#) and described in [Table 18-30](#).

Return to the [Summary Table](#).

ADC Result 9 Register

**Figure 18-54. ADCRESULT9 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-30. ADCRESULT9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 9 16-bit ADC result. After the ADC completes a conversion of SOC9, the digital result is placed in this bit field. Reset type: SYSRSn

### 18.16.2.11 ADCRESULT10 Register (Offset = Ah) [Reset = 0000h]

ADCRESULT10 is shown in [Figure 18-55](#) and described in [Table 18-31](#).

Return to the [Summary Table](#).

ADC Result 10 Register

**Figure 18-55. ADCRESULT10 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-31. ADCRESULT10 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 10 16-bit ADC result. After the ADC completes a conversion of SOC10, the digital result is placed in this bit field. Reset type: SYSRSn

**18.16.2.12 ADCRESULT11 Register (Offset = Bh) [Reset = 0000h]**

ADCRESULT11 is shown in [Figure 18-56](#) and described in [Table 18-32](#).

Return to the [Summary Table](#).

ADC Result 11 Register

**Figure 18-56. ADCRESULT11 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-32. ADCRESULT11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 11 16-bit ADC result. After the ADC completes a conversion of SOC11, the digital result is placed in this bit field. Reset type: SYSRSn

**18.16.2.13 ADCRESULT12 Register (Offset = Ch) [Reset = 0000h]**

ADCRESULT12 is shown in [Figure 18-57](#) and described in [Table 18-33](#).

Return to the [Summary Table](#).

ADC Result 12 Register

**Figure 18-57. ADCRESULT12 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-33. ADCRESULT12 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 12 16-bit ADC result. After the ADC completes a conversion of SOC12, the digital result is placed in this bit field. Reset type: SYSRSn

**18.16.2.14 ADCRESULT13 Register (Offset = Dh) [Reset = 0000h]**

ADCRESULT13 is shown in [Figure 18-58](#) and described in [Table 18-34](#).

Return to the [Summary Table](#).

ADC Result 13 Register

**Figure 18-58. ADCRESULT13 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-34. ADCRESULT13 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 13 16-bit ADC result. After the ADC completes a conversion of SOC13, the digital result is placed in this bit field. Reset type: SYSRSn

### 18.16.2.15 ADCRESULT14 Register (Offset = Eh) [Reset = 0000h]

ADCRESULT14 is shown in [Figure 18-59](#) and described in [Table 18-35](#).

Return to the [Summary Table](#).

ADC Result 14 Register

**Figure 18-59. ADCRESULT14 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-35. ADCRESULT14 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 14 16-bit ADC result. After the ADC completes a conversion of SOC14, the digital result is placed in this bit field. Reset type: SYSRSn

**18.16.2.16 ADCRESULT15 Register (Offset = Fh) [Reset = 0000h]**

ADCRESULT15 is shown in [Figure 18-60](#) and described in [Table 18-36](#).

Return to the [Summary Table](#).

ADC Result 15 Register

**Figure 18-60. ADCRESULT15 Register**

15	14	13	12	11	10	9	8
RESULT							
R-0h							
7	6	5	4	3	2	1	0
RESULT							
R-0h							

**Table 18-36. ADCRESULT15 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESULT	R	0h	ADC Result 15 16-bit ADC result. After the ADC completes a conversion of SOC15, the digital result is placed in this bit field. Reset type: SYSRSn



### 18.16.2.17 ADCPPB1RESULT Register (Offset = 10h) [Reset = 0000000h]

ADCPPB1RESULT is shown in [Figure 18-61](#) and described in [Table 18-37](#).

Return to the [Summary Table](#).

ADC Post Processing Block 1 Result Register

**Figure 18-61. ADCPPB1RESULT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PPBRESULT															
R-0h																R-0h															

**Table 18-37. ADCPPB1RESULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn
15-0	PPBRESULT	R	0h	ADC Post Processing Block Result 1 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for more detailed timing information). If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn

**18.16.2.18 ADCPPB2RESULT Register (Offset = 12h) [Reset = 0000000h]**

 ADCPPB2RESULT is shown in [Figure 18-62](#) and described in [Table 18-38](#).

 Return to the [Summary Table](#).

ADC Post Processing Block 2 Result Register

**Figure 18-62. ADCPPB2RESULT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PPBRESULT															
R-0h																R-0h															

**Table 18-38. ADCPPB2RESULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn
15-0	PPBRESULT	R	0h	ADC Post Processing Block Result 2 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for more detailed timing information). If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn

### 18.16.2.19 ADCPPB3RESULT Register (Offset = 14h) [Reset = 0000000h]

ADCPPB3RESULT is shown in [Figure 18-63](#) and described in [Table 18-39](#).

Return to the [Summary Table](#).

ADC Post Processing Block 3 Result Register

**Figure 18-63. ADCPPB3RESULT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PPBRESULT															
R-0h																R-0h															

**Table 18-39. ADCPPB3RESULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn
15-0	PPBRESULT	R	0h	ADC Post Processing Block Result 3 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for more detailed timing information). If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn

### 18.16.2.20 ADCPPB4RESULT Register (Offset = 16h) [Reset = 0000000h]

ADCPPB4RESULT is shown in [Figure 18-64](#) and described in [Table 18-40](#).

Return to the [Summary Table](#).

ADC Post Processing Block 4 Result Register

**Figure 18-64. ADCPPB4RESULT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PPBRESULT															
R-0h																R-0h															

**Table 18-40. ADCPPB4RESULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the SIGN bits extend down to bit 12, and all reflect the same value as bit 12. Reset type: SYSRSn
15-0	PPBRESULT	R	0h	ADC Post Processing Block Result 4 The result of the offset/reference subtraction post conversion processing is stored in this register. This result is available 1 SYSCLK cycle after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 1 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for more detailed timing information). If ADCINTFLG is polled to determine when to read the PPBRESULT, it may be necessary to add one or more NOP instructions to ensure that the updated post conversion processing result has posted to the register. NOTE: If the conversion associated with this Post Processing Block is a 12-bit conversion, the PPBRESULT bits are limited to bits 12:0. Reset type: SYSRSn

### 18.16.2.21 ADCPPB1SUM Register (Offset = 18h) [Reset = 0000000h]

ADCPPB1SUM is shown in [Figure 18-65](#) and described in [Table 18-41](#).

Return to the [Summary Table](#).

ADC PPB 1 Final Sum Result Register

**Figure 18-65. ADCPPB1SUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									SUM																						
R-0h									R-0h																						

**Table 18-41. ADCPPB1SUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	SUM	R	0h	Post Processing Block 1 Oversampling Final Sum. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 18.16.2.22 ADCPPB1COUNT Register (Offset = 1Ah) [Reset = 0000h]

ADCPPB1COUNT is shown in [Figure 18-66](#) and described in [Table 18-42](#).

Return to the [Summary Table](#).

ADC PPB1 Final Conversion Count Register

**Figure 18-66. ADCPPB1COUNT Register**

15	14	13	12	11	10	9	8
RESERVED						COUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 18-42. ADCPPB1COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	COUNT	R	0h	Post Processing Block 1 Oversampling Final Count. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 18.16.2.23 ADCPPB2SUM Register (Offset = 1Ch) [Reset = 0000000h]

ADCPPB2SUM is shown in [Figure 18-67](#) and described in [Table 18-43](#).

Return to the [Summary Table](#).

ADC PPB 2 Final Sum Result Register

**Figure 18-67. ADCPPB2SUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									SUM																						
R-0h									R-0h																						

**Table 18-43. ADCPPB2SUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	SUM	R	0h	Post Processing Block 2 Oversampling Final Sum. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 18.16.2.24 ADCPPB2COUNT Register (Offset = 1Eh) [Reset = 0000h]

ADCPPB2COUNT is shown in [Figure 18-68](#) and described in [Table 18-44](#).

Return to the [Summary Table](#).

ADC PPB2 Final Conversion Count Register

**Figure 18-68. ADCPPB2COUNT Register**

15	14	13	12	11	10	9	8
RESERVED						COUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 18-44. ADCPPB2COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	COUNT	R	0h	Post Processing Block 2 Oversampling Final Count. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn



### 18.16.2.25 ADCPPB3SUM Register (Offset = 20h) [Reset = 0000000h]

ADCPPB3SUM is shown in [Figure 18-69](#) and described in [Table 18-45](#).

Return to the [Summary Table](#).

ADC PPB 3 Final Sum Result Register

**Figure 18-69. ADCPPB3SUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									SUM																						
R-0h									R-0h																						

**Table 18-45. ADCPPB3SUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	SUM	R	0h	Post Processing Block 3 Oversampling Final Sum. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

**18.16.2.26 ADCPPB3COUNT Register (Offset = 22h) [Reset = 0000h]**

 ADCPPB3COUNT is shown in [Figure 18-70](#) and described in [Table 18-46](#).

 Return to the [Summary Table](#).

ADC PPB3 Final Conversion Count Register

**Figure 18-70. ADCPPB3COUNT Register**

15	14	13	12	11	10	9	8
RESERVED						COUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 18-46. ADCPPB3COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	COUNT	R	0h	Post Processing Block 3 Oversampling Final Count. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 18.16.2.27 ADCPPB4SUM Register (Offset = 24h) [Reset = 0000000h]

ADCPPB4SUM is shown in [Figure 18-71](#) and described in [Table 18-47](#).

Return to the [Summary Table](#).

ADC PPB 4 Final Sum Result Register

**Figure 18-71. ADCPPB4SUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN								SUM																							
R-0h								R-0h																							

**Table 18-47. ADCPPB4SUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	SUM	R	0h	Post Processing Block 4 Oversampling Final Sum. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PSUM is loaded into this register. In the case of a count-match event, the sum loaded into this register includes the value from the most recent conversion. The value from PSUM will be right shifted by the amount specified in the SHIFT register before being loaded into the final SUM result register. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

**18.16.2.28 ADCPPB4COUNT Register (Offset = 26h) [Reset = 0000h]**

 ADCPPB4COUNT is shown in [Figure 18-72](#) and described in [Table 18-48](#).

 Return to the [Summary Table](#).

ADC PPB4 Final Conversion Count Register

**Figure 18-72. ADCPPB4COUNT Register**

15	14	13	12	11	10	9	8
RESERVED						COUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 18-48. ADCPPB4COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	COUNT	R	0h	Post Processing Block 4 Oversampling Final Count. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PCOUNT is loaded into this register. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

**18.16.2.29 ADCPPB1MAX Register (Offset = 28h) [Reset = 0000000h]**

 ADCPPB1MAX is shown in [Figure 18-73](#) and described in [Table 18-49](#).

 Return to the [Summary Table](#).

ADC PPB 1 Final Max Result Register

**Figure 18-73. ADCPPB1MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MAX															
R-0h																R-0h															

**Table 18-49. ADCPPB1MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MAX	R	0h	Post Processing Block 1 Oversampling Final Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only when a count-match event occurs). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 18.16.2.30 ADCPPB1MAXI Register (Offset = 2Ah) [Reset = 0000h]

ADCPPB1MAXI is shown in [Figure 18-74](#) and described in [Table 18-50](#).

Return to the [Summary Table](#).

ADC PPB 1 Final Max Index Result Register

**Figure 18-74. ADCPPB1MAXI Register**

15	14	13	12	11	10	9	8
RESERVED						MAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MAXI							
R-0h							

**Table 18-50. ADCPPB1MAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MAXI	R	0h	Post Processing Block 1 Oversampling Final Index of the Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 18.16.2.31 ADCPPB1MIN Register (Offset = 2Ch) [Reset = 0000000h]

ADCPPB1MIN is shown in [Figure 18-75](#) and described in [Table 18-51](#).

Return to the [Summary Table](#).

ADC PPB 1 Final Min Result Register

**Figure 18-75. ADCPPB1MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MIN															
R-0h																R-0h															

**Table 18-51. ADCPPB1MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MIN	R	0h	Post Processing Block 1 Oversampling Final Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 18.16.2.32 ADCPPB1MINI Register (Offset = 2Eh) [Reset = 0000h]

ADCPPB1MINI is shown in [Figure 18-76](#) and described in [Table 18-52](#).

Return to the [Summary Table](#).

ADC PPB 1 Final Min Index Result Register

**Figure 18-76. ADCPPB1MINI Register**

15	14	13	12	11	10	9	8
RESERVED						MINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MINI							
R-0h							

**Table 18-52. ADCPPB1MINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MINI	R	0h	Post Processing Block 1 Oversampling Final Index of the Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn



### 18.16.2.33 ADCPPB2MAX Register (Offset = 30h) [Reset = 0000000h]

ADCPPB2MAX is shown in [Figure 18-77](#) and described in [Table 18-53](#).

Return to the [Summary Table](#).

ADC PPB 2 Final Max Result Register

**Figure 18-77. ADCPPB2MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MAX															
R-0h																R-0h															

**Table 18-53. ADCPPB2MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MAX	R	0h	Post Processing Block 2 Oversampling Final Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only when a count-match event occurs). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 18.16.2.34 ADCPPB2MAXI Register (Offset = 32h) [Reset = 0000h]

ADCPPB2MAXI is shown in [Figure 18-78](#) and described in [Table 18-54](#).

Return to the [Summary Table](#).

ADC PPB 2 Final Max Index Result Register

**Figure 18-78. ADCPPB2MAXI Register**

15	14	13	12	11	10	9	8
RESERVED						MAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MAXI							
R-0h							

**Table 18-54. ADCPPB2MAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MAXI	R	0h	Post Processing Block 2 Oversampling Final Index of the Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 18.16.2.35 ADCPPB2MIN Register (Offset = 34h) [Reset = 0000000h]

ADCPPB2MIN is shown in [Figure 18-79](#) and described in [Table 18-55](#).

Return to the [Summary Table](#).

ADC PPB 2 Final Min Result Register

**Figure 18-79. ADCPPB2MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MIN															
R-0h																R-0h															

**Table 18-55. ADCPPB2MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MIN	R	0h	Post Processing Block 2 Oversampling Final Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

**18.16.2.36 ADCPPB2MINI Register (Offset = 36h) [Reset = 0000h]**

 ADCPPB2MINI is shown in [Figure 18-80](#) and described in [Table 18-56](#).

 Return to the [Summary Table](#).

ADC PPB 2 Final Min Index Result Register

**Figure 18-80. ADCPPB2MINI Register**

15	14	13	12	11	10	9	8
RESERVED						MINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MINI							
R-0h							

**Table 18-56. ADCPPB2MINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MINI	R	0h	Post Processing Block 2 Oversampling Final Index of the Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

**18.16.2.37 ADCPPB3MAX Register (Offset = 38h) [Reset = 0000000h]**

 ADCPPB3MAX is shown in [Figure 18-81](#) and described in [Table 18-57](#).

 Return to the [Summary Table](#).

ADC PPB 3 Final Max Result Register

**Figure 18-81. ADCPPB3MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MAX															
R-0h																R-0h															

**Table 18-57. ADCPPB3MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MAX	R	0h	Post Processing Block 3 Oversampling Final Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only when a count-match event occurs). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

**18.16.2.38 ADCPPB3MAXI Register (Offset = 3Ah) [Reset = 0000h]**

 ADCPPB3MAXI is shown in [Figure 18-82](#) and described in [Table 18-58](#).

 Return to the [Summary Table](#).

ADC PPB 3 Final Max Index Result Register

**Figure 18-82. ADCPPB3MAXI Register**

15	14	13	12	11	10	9	8
RESERVED						MAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MAXI							
R-0h							

**Table 18-58. ADCPPB3MAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MAXI	R	0h	Post Processing Block 3 Oversampling Final Index of the Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 18.16.2.39 ADCPPB3MIN Register (Offset = 3Ch) [Reset = 0000000h]

ADCPPB3MIN is shown in [Figure 18-83](#) and described in [Table 18-59](#).

Return to the [Summary Table](#).

ADC PPB 3 Final Min Result Register

**Figure 18-83. ADCPPB3MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MIN															
R-0h																R-0h															

**Table 18-59. ADCPPB3MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MIN	R	0h	Post Processing Block 3 Oversampling Final Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

**18.16.2.40 ADCPPB3MINI Register (Offset = 3Eh) [Reset = 0000h]**

 ADCPPB3MINI is shown in [Figure 18-84](#) and described in [Table 18-60](#).

 Return to the [Summary Table](#).

ADC PPB 3 Final Min Index Result Register

**Figure 18-84. ADCPPB3MINI Register**

15	14	13	12	11	10	9	8
RESERVED						MINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MINI							
R-0h							

**Table 18-60. ADCPPB3MINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MINI	R	0h	Post Processing Block 3 Oversampling Final Index of the Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn



### 18.16.2.41 ADCPPB4MAX Register (Offset = 40h) [Reset = 0000000h]

ADCPPB4MAX is shown in [Figure 18-85](#) and described in [Table 18-61](#).

Return to the [Summary Table](#).

ADC PPB 4 Final Max Result Register

**Figure 18-85. ADCPPB4MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MAX															
R-0h																R-0h															

**Table 18-61. ADCPPB4MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MAX	R	0h	Post Processing Block 4 Oversampling Final Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PMAX is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only when a count-match event occurs). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

**18.16.2.42 ADCPPB4MAXI Register (Offset = 42h) [Reset = 0000h]**

 ADCPPB4MAXI is shown in [Figure 18-86](#) and described in [Table 18-62](#).

 Return to the [Summary Table](#).

ADC PPB 4 Final Max Index Result Register

**Figure 18-86. ADCPPB4MAXI Register**

15	14	13	12	11	10	9	8
RESERVED						MAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MAXI							
R-0h							

**Table 18-62. ADCPPB4MAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MAXI	R	0h	Post Processing Block 4 Oversampling Final Index of the Max. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PMAXI is loaded into this register. In the case of a count-match event, the max index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 18.16.2.43 ADCPPB4MIN Register (Offset = 44h) [Reset = 00000000h]

ADCPPB4MIN is shown in [Figure 18-87](#) and described in [Table 18-63](#).

Return to the [Summary Table](#).

ADC PPB 4 Final Min Result Register

**Figure 18-87. ADCPPB4MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																MIN															
R-0h																R-0h															

**Table 18-63. ADCPPB4MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	MIN	R	0h	Post Processing Block 4 Oversampling Final Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PMIN is loaded into this register. In the case of a count-match event, the max loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

**18.16.2.44 ADCPPB4MINI Register (Offset = 46h) [Reset = 0000h]**

 ADCPPB4MINI is shown in [Figure 18-88](#) and described in [Table 18-64](#).

 Return to the [Summary Table](#).

ADC PPB 4 Final Min Index Result Register

**Figure 18-88. ADCPPB4MINI Register**

15	14	13	12	11	10	9	8
RESERVED						MINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
MINI							
R-0h							

**Table 18-64. ADCPPB4MINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	MINI	R	0h	Post Processing Block 4 Oversampling Final Index of the Min. When either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event, the value of PMINI is loaded into this register. In the case of a count-match event, the min index loaded into this register includes the value from the most recent conversion. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available (only in case of a count-match event). This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 18.16.3 ADC\_REGS Registers

Table 18-65 lists the memory-mapped registers for the ADC\_REGS registers. All register offset addresses not listed in Table 18-65 should be considered as reserved locations and the register contents should not be modified.

**Table 18-65. ADC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ADCCTL1	ADC Control 1 Register	EALLOW	<a href="#">Go</a>
1h	ADCCTL2	ADC Control 2 Register	EALLOW	<a href="#">Go</a>
2h	ADCBURSTCTL	ADC Burst Control Register	EALLOW	<a href="#">Go</a>
3h	ADCINTFLG	ADC Interrupt Flag Register		<a href="#">Go</a>
4h	ADCINTFLGCLR	ADC Interrupt Flag Clear Register		<a href="#">Go</a>
5h	ADCINTOVF	ADC Interrupt Overflow Register		<a href="#">Go</a>
6h	ADCINTOVFCLR	ADC Interrupt Overflow Clear Register		<a href="#">Go</a>
7h	ADCINTSEL1N2	ADC Interrupt 1 and 2 Selection Register	EALLOW	<a href="#">Go</a>
8h	ADCINTSEL3N4	ADC Interrupt 3 and 4 Selection Register	EALLOW	<a href="#">Go</a>
9h	ADCSOCPRICTL	ADC SOC Priority Control Register	EALLOW	<a href="#">Go</a>
Ah	ADCINTSOCSEL1	ADC Interrupt SOC Selection 1 Register	EALLOW	<a href="#">Go</a>
Bh	ADCINTSOCSEL2	ADC Interrupt SOC Selection 2 Register	EALLOW	<a href="#">Go</a>
Ch	ADCSOCFLG1	ADC SOC Flag 1 Register		<a href="#">Go</a>
Dh	ADCSOCFRC1	ADC SOC Force 1 Register		<a href="#">Go</a>
Eh	ADCSOCOVF1	ADC SOC Overflow 1 Register		<a href="#">Go</a>
Fh	ADCSOCOVFCLR1	ADC SOC Overflow Clear 1 Register		<a href="#">Go</a>
10h	ADCSOC0CTL	ADC SOC0 Control Register	EALLOW	<a href="#">Go</a>
12h	ADCSOC1CTL	ADC SOC1 Control Register	EALLOW	<a href="#">Go</a>
14h	ADCSOC2CTL	ADC SOC2 Control Register	EALLOW	<a href="#">Go</a>
16h	ADCSOC3CTL	ADC SOC3 Control Register	EALLOW	<a href="#">Go</a>
18h	ADCSOC4CTL	ADC SOC4 Control Register	EALLOW	<a href="#">Go</a>
1Ah	ADCSOC5CTL	ADC SOC5 Control Register	EALLOW	<a href="#">Go</a>
1Ch	ADCSOC6CTL	ADC SOC6 Control Register	EALLOW	<a href="#">Go</a>
1Eh	ADCSOC7CTL	ADC SOC7 Control Register	EALLOW	<a href="#">Go</a>
20h	ADCSOC8CTL	ADC SOC8 Control Register	EALLOW	<a href="#">Go</a>
22h	ADCSOC9CTL	ADC SOC9 Control Register	EALLOW	<a href="#">Go</a>
24h	ADCSOC10CTL	ADC SOC10 Control Register	EALLOW	<a href="#">Go</a>
26h	ADCSOC11CTL	ADC SOC11 Control Register	EALLOW	<a href="#">Go</a>
28h	ADCSOC12CTL	ADC SOC12 Control Register	EALLOW	<a href="#">Go</a>
2Ah	ADCSOC13CTL	ADC SOC13 Control Register	EALLOW	<a href="#">Go</a>
2Ch	ADCSOC14CTL	ADC SOC14 Control Register	EALLOW	<a href="#">Go</a>
2Eh	ADCSOC15CTL	ADC SOC15 Control Register	EALLOW	<a href="#">Go</a>
30h	ADCEVTSTAT	ADC Event Status Register		<a href="#">Go</a>
32h	ADCEVTCLR	ADC Event Clear Register		<a href="#">Go</a>
34h	ADCEVTSEL	ADC Event Selection Register	EALLOW	<a href="#">Go</a>
36h	ADCEVTINTSEL	ADC Event Interrupt Selection Register	EALLOW	<a href="#">Go</a>
38h	ADCOSDETECT	ADC Open and Shorts Detect Register	EALLOW	<a href="#">Go</a>
39h	ADCCOUNTER	ADC Counter Register		<a href="#">Go</a>
3Ah	ADCREV	ADC Revision Register		<a href="#">Go</a>
3Bh	ADCOFFTRIM	ADC Offset Trim Register	EALLOW	<a href="#">Go</a>

**Table 18-65. ADC\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
3Ch	ADCOFFTRIM2	ADC Offset Trim Register	EALLOW	<a href="#">Go</a>
3Dh	ADCOFFTRIM3	ADC Offset Trim Register	EALLOW	<a href="#">Go</a>
40h	ADCPPB1CONFIG	ADC PPB1 Config Register	EALLOW	<a href="#">Go</a>
41h	ADCPPB1STAMP	ADC PPB1 Sample Delay Time Stamp Register		<a href="#">Go</a>
42h	ADCPPB1OFFCAL	ADC PPB1 Offset Calibration Register	EALLOW	<a href="#">Go</a>
43h	ADCPPB1OFFREF	ADC PPB1 Offset Reference Register		<a href="#">Go</a>
44h	ADCPPB1TRIPHI	ADC PPB1 Trip High Register	EALLOW	<a href="#">Go</a>
46h	ADCPPB1TRIPLO	ADC PPB1 Trip Low/Trigger Time Stamp Register	EALLOW	<a href="#">Go</a>
48h	ADCPPB2CONFIG	ADC PPB2 Config Register	EALLOW	<a href="#">Go</a>
49h	ADCPPB2STAMP	ADC PPB2 Sample Delay Time Stamp Register		<a href="#">Go</a>
4Ah	ADCPPB2OFFCAL	ADC PPB2 Offset Calibration Register	EALLOW	<a href="#">Go</a>
4Bh	ADCPPB2OFFREF	ADC PPB2 Offset Reference Register		<a href="#">Go</a>
4Ch	ADCPPB2TRIPHI	ADC PPB2 Trip High Register	EALLOW	<a href="#">Go</a>
4Eh	ADCPPB2TRIPLO	ADC PPB2 Trip Low/Trigger Time Stamp Register	EALLOW	<a href="#">Go</a>
50h	ADCPPB3CONFIG	ADC PPB3 Config Register	EALLOW	<a href="#">Go</a>
51h	ADCPPB3STAMP	ADC PPB3 Sample Delay Time Stamp Register		<a href="#">Go</a>
52h	ADCPPB3OFFCAL	ADC PPB3 Offset Calibration Register	EALLOW	<a href="#">Go</a>
53h	ADCPPB3OFFREF	ADC PPB3 Offset Reference Register		<a href="#">Go</a>
54h	ADCPPB3TRIPHI	ADC PPB3 Trip High Register	EALLOW	<a href="#">Go</a>
56h	ADCPPB3TRIPLO	ADC PPB3 Trip Low/Trigger Time Stamp Register	EALLOW	<a href="#">Go</a>
58h	ADCPPB4CONFIG	ADC PPB4 Config Register	EALLOW	<a href="#">Go</a>
59h	ADCPPB4STAMP	ADC PPB4 Sample Delay Time Stamp Register		<a href="#">Go</a>
5Ah	ADCPPB4OFFCAL	ADC PPB4 Offset Calibration Register	EALLOW	<a href="#">Go</a>
5Bh	ADCPPB4OFFREF	ADC PPB4 Offset Reference Register		<a href="#">Go</a>
5Ch	ADCPPB4TRIPHI	ADC PPB4 Trip High Register	EALLOW	<a href="#">Go</a>
5Eh	ADCPPB4TRIPLO	ADC PPB4 Trip Low/Trigger Time Stamp Register	EALLOW	<a href="#">Go</a>
60h	ADCSAFECHECKRESEN	ADC Safe Check Result Enable Register		<a href="#">Go</a>
6Fh	ADCINTCYCLE	ADC Early Interrupt Generation Cycle	EALLOW	<a href="#">Go</a>
70h	ADCINLTRIM1	ADC Linearity Trim 1 Register	EALLOW	<a href="#">Go</a>
72h	ADCINLTRIM2	ADC Linearity Trim 2 Register	EALLOW	<a href="#">Go</a>
74h	ADCINLTRIM3	ADC Linearity Trim 3 Register	EALLOW	<a href="#">Go</a>
76h	ADCINLTRIM4	ADC Linearity Trim 4 Register	EALLOW	<a href="#">Go</a>
78h	ADCINLTRIM5	ADC Linearity Trim 5 Register	EALLOW	<a href="#">Go</a>
7Ah	ADCINLTRIM6	ADC Linearity Trim 6 Register	EALLOW	<a href="#">Go</a>
7Dh	ADCREV2	ADC Wrapper Revision Register		<a href="#">Go</a>
80h	REP1CTL	ADC Trigger Repeater 1 Control Register	EALLOW	<a href="#">Go</a>
82h	REP1N	ADC Trigger Repeater 1 N Select Register	EALLOW	<a href="#">Go</a>
84h	REP1PHASE	ADC Trigger Repeater 1 Phase Select Register	EALLOW	<a href="#">Go</a>
86h	REP1SPREAD	ADC Trigger Repeater 1 Spread Select Register	EALLOW	<a href="#">Go</a>
88h	REP1FRC	ADC Trigger Repeater 1 Software Force Register	EALLOW	<a href="#">Go</a>
90h	REP2CTL	ADC Trigger Repeater 2 Control Register	EALLOW	<a href="#">Go</a>
92h	REP2N	ADC Trigger Repeater 2 N Select Register	EALLOW	<a href="#">Go</a>
94h	REP2PHASE	ADC Trigger Repeater 2 Phase Select Register	EALLOW	<a href="#">Go</a>
96h	REP2SPREAD	ADC Trigger Repeater 2 Spread Select Register	EALLOW	<a href="#">Go</a>
98h	REP2FRC	ADC Trigger Repeater 2 Software Force Register	EALLOW	<a href="#">Go</a>

**Table 18-65. ADC\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
A0h	ADCPPB1LIMIT	ADC PPB1Conversion Count Limit Register	EALLOW	<a href="#">Go</a>
A2h	ADCPPBP1PCOUNT	ADC PPB1 Partial Conversion Count Register		<a href="#">Go</a>
A4h	ADCPPB1CONFIG2	ADC PPB1 Sum Shift Register		<a href="#">Go</a>
A6h	ADCPPB1PSUM	ADC PPB1 Partial Sum Register		<a href="#">Go</a>
A8h	ADCPPB1PMAX	ADC PPB1 Partial Max Register		<a href="#">Go</a>
AAh	ADCPPB1PMAXI	ADC PPB1 Partial Max Index Register		<a href="#">Go</a>
ACh	ADCPPB1PMIN	ADC PPB1 Partial MIN Register		<a href="#">Go</a>
AEh	ADCPPB1PMINI	ADC PPB1 Partial Min Index Register		<a href="#">Go</a>
B0h	ADCPPB1TRIPLO2	ADC PPB1 Extended Trip Low Register		<a href="#">Go</a>
BAh	ADCPPB2LIMIT	ADC PPB2Conversion Count Limit Register	EALLOW	<a href="#">Go</a>
BCh	ADCPPBP2PCOUNT	ADC PPB2 Partial Conversion Count Register		<a href="#">Go</a>
BEh	ADCPPB2CONFIG2	ADC PPB2 Sum Shift Register		<a href="#">Go</a>
C0h	ADCPPB2PSUM	ADC PPB2 Partial Sum Register		<a href="#">Go</a>
C2h	ADCPPB2PMAX	ADC PPB2 Partial Max Register		<a href="#">Go</a>
C4h	ADCPPB2PMAXI	ADC PPB2 Partial Max Index Register		<a href="#">Go</a>
C6h	ADCPPB2PMIN	ADC PPB2 Partial MIN Register		<a href="#">Go</a>
C8h	ADCPPB2PMINI	ADC PPB2 Partial Min Index Register		<a href="#">Go</a>
CAh	ADCPPB2TRIPLO2	ADC PPB2 Extended Trip Low Register		<a href="#">Go</a>
D4h	ADCPPB3LIMIT	ADC PPB3Conversion Count Limit Register	EALLOW	<a href="#">Go</a>
D6h	ADCPPBP3PCOUNT	ADC PPB3 Partial Conversion Count Register		<a href="#">Go</a>
D8h	ADCPPB3CONFIG2	ADC PPB3 Sum Shift Register		<a href="#">Go</a>
DAh	ADCPPB3PSUM	ADC PPB3 Partial Sum Register		<a href="#">Go</a>
DCh	ADCPPB3PMAX	ADC PPB3 Partial Max Register		<a href="#">Go</a>
DEh	ADCPPB3PMAXI	ADC PPB3 Partial Max Index Register		<a href="#">Go</a>
E0h	ADCPPB3PMIN	ADC PPB3 Partial MIN Register		<a href="#">Go</a>
E2h	ADCPPB3PMINI	ADC PPB3 Partial Min Index Register		<a href="#">Go</a>
E4h	ADCPPB3TRIPLO2	ADC PPB3 Extended Trip Low Register		<a href="#">Go</a>
EEh	ADCPPB4LIMIT	ADC PPB4Conversion Count Limit Register	EALLOW	<a href="#">Go</a>
F0h	ADCPPBP4PCOUNT	ADC PPB4 Partial Conversion Count Register		<a href="#">Go</a>
F2h	ADCPPB4CONFIG2	ADC PPB4 Sum Shift Register		<a href="#">Go</a>
F4h	ADCPPB4PSUM	ADC PPB4 Partial Sum Register		<a href="#">Go</a>
F6h	ADCPPB4PMAX	ADC PPB4 Partial Max Register		<a href="#">Go</a>
F8h	ADCPPB4PMAXI	ADC PPB4 Partial Max Index Register		<a href="#">Go</a>
FAh	ADCPPB4PMIN	ADC PPB4 Partial MIN Register		<a href="#">Go</a>
FCh	ADCPPB4PMINI	ADC PPB4 Partial Min Index Register		<a href="#">Go</a>
FEh	ADCPPB4TRIPLO2	ADC PPB4 Extended Trip Low Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 18-66](#) shows the codes that are used for access types in this section.

**Table 18-66. ADC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s

**Table 18-66. ADC\_REGS Access Type Codes (continued)**

Access Type	Code	Description
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 18.16.3.1 ADCCTL1 Register (Offset = 0h) [Reset = 0000h]

ADCCTL1 is shown in [Figure 18-89](#) and described in [Table 18-67](#).

Return to the [Summary Table](#).

ADC Control 1 Register

**Figure 18-89. ADCCTL1 Register**

15		14		13		12		11		10		9		8	
TDMAEN		EXTMUXPRES ELECTEN		ADCBSY		RESERVED		ADCBSYCHN							
R/W-0h		R/W-0h		R-0h		R-0h		R-0h							
7		6		5		4		3		2		1		0	
ADCPWDNZ		RESERVED								INTPULSEPOS		RESERVED			
R/W-0h		R-0h								R/W-0h		R-0h			

**Table 18-67. ADCCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	TDMAEN	R/W	0h	Enable Alternate DMA Timings. This bit controls when the DMA is triggered. 0 DMA is triggered at the same time as the CPU interrupt 1 DMA is always triggered at tDMA regardless of whether the ADC is in early interrupt mode or late interrupt mode Reset type: SYSRSn
14	EXTMUXPRESELECTEN	R/W	0h	If th the ADC SOC sequence is deterministic, the ADCEXTMUX pins can be set earlier: at the end of the S+H window of the previous conversion instead of the beginning of the S+H window of the current conversion. This allows some of the external mux settling time to be pipelined with the previous conversion's conversion time. However, this will not work in the case where high-priority SOCs can arrive asynchronously. 0 ADCEXTMUX pins only change at beginning of S+H window 1 ADCEXTMUX pins are set after the end of S+H window based on pending SOCs Reset type: SYSRSn
13	ADCBSY	R	0h	ADC Busy. Set when ADC SOC is generated, cleared by hardware four ADC clocks after negative edge of S/H pulse. Used by the ADC state machine to determine if ADC is available to sample. 0 ADC is available to sample next channel 1 ADC is busy and cannot sample another channel Reset type: SYSRSn
12	RESERVED	R	0h	Reserved

**Table 18-67. ADCCTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11-8	ADCBSYCHN	R	0h	<p>ADC Busy Channel. Set when an ADC Start of Conversion (SOC) is generated.</p> <p>When ADCBSY=0: holds the value of the last converted SOC            When ADCBSY=1: reflects the SOC currently being processed</p> <p>0h SOC0 is currently processing or was last SOC converted            1h SOC1 is currently processing or was last SOC converted            2h SOC2 is currently processing or was last SOC converted            3h SOC3 is currently processing or was last SOC converted            4h SOC4 is currently processing or was last SOC converted            5h SOC5 is currently processing or was last SOC converted            6h SOC6 is currently processing or was last SOC converted            7h SOC7 is currently processing or was last SOC converted            8h SOC8 is currently processing or was last SOC converted            9h SOC9 is currently processing or was last SOC converted            Ah SOC10 is currently processing or was last SOC converted            Bh SOC11 is currently processing or was last SOC converted            Ch SOC12 is currently processing or was last SOC converted            Dh SOC13 is currently processing or was last SOC converted            Eh SOC14 is currently processing or was last SOC converted            Fh SOC15 is currently processing or was last SOC converted</p> <p>Reset type: SYSRSn</p>
7	ADCPWDNZ	R/W	0h	<p>ADC Power Down (active low). This bit controls the power up and power down of all the analog circuitry inside the analog core.</p> <p>0 All analog circuitry inside the core is powered down            1 All analog circuitry inside the core is powered up</p> <p>Reset type: SYSRSn</p>
6-3	RESERVED	R	0h	Reserved
2	INTPULSEPOS	R/W	0h	<p>ADC Interrupt Pulse Position.</p> <p>0 Interrupt pulse generation occurs when ADC begins conversion (at the end of the acquisition window) plus a number of SYSCLK cycles as specified in the ADCINTCYCLE.OFFSET register.            1 Interrupt pulse generation occurs at the end of the conversion, 1 cycle prior to the ADC result latching into its result register</p> <p>Reset type: SYSRSn</p>
1-0	RESERVED	R	0h	Reserved

### 18.16.3.2 ADCCTL2 Register (Offset = 1h) [Reset = 0000h]

ADCCTL2 is shown in [Figure 18-90](#) and described in [Table 18-68](#).

Return to the [Summary Table](#).

ADC Control 2 Register

**Figure 18-90. ADCCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED				RESERVED			OFFTRIMMODE
R-0h				R-0h			R/W-0h
7	6	5	4	3	2	1	0
SIGNALMODE	RESOLUTION	RESERVED		PRESCALE			
R/W-0h	R/W-0h	R-0h		R/W-0h			

**Table 18-68. ADCCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-9	RESERVED	R	0h	Reserved
8	OFFTRIMMODE	R/W	0h	ADC offset trim mode. 0 = Offset trim supplied by ADCOFFTRIM.OFFTRIM regardless of resolution or signal mode 1 = Offset trim for each combination of resolution, signalmode, and even or odd is supplied by a different field in ADCOFFTRIM, ADCOFFTRIM2, or ADCOFFTRIM3 Reset type: SYSRSn
7	SIGNALMODE	R/W	0h	SOC Signaling Mode. Selects the input mode of the converter. Use the AdcSetMode function to change the signal mode. 0 Single-ended 1 Differential Reset type: SYSRSn
6	RESOLUTION	R/W	0h	SOC Conversion Resolution. Selects the resolution of the converter. Use the AdcSetMode function to change the resolution. 0 12-bit resolution 1 16-bit resolution Reset type: SYSRSn
5-4	RESERVED	R	0h	Reserved
3-0	PRESCALE	R/W	0h	ADC Clock Prescaler. 0000 ADCCLK = Input Clock / 1.0 0001 Invalid 0010 ADCCLK = Input Clock / 2.0 0011 ADCCLK = Input Clock / 2.5 0100 ADCCLK = Input Clock / 3.0 0101 ADCCLK = Input Clock / 3.5 0110 ADCCLK = Input Clock / 4.0 0111 ADCCLK = Input Clock / 4.5 1000 ADCCLK = Input Clock / 5.0 1001 ADCCLK = Input Clock / 5.5 1010 ADCCLK = Input Clock / 6.0 1011 ADCCLK = Input Clock / 6.5 1100 ADCCLK = Input Clock / 7.0 1101 ADCCLK = Input Clock / 7.5 1110 ADCCLK = Input Clock / 8.0 1111 ADCCLK = Input Clock / 8.5 Reset type: SYSRSn

### 18.16.3.3 ADCBURSTCTL Register (Offset = 2h) [Reset = 0000h]

ADCBURSTCTL is shown in [Figure 18-91](#) and described in [Table 18-69](#).

Return to the [Summary Table](#).

ADC Burst Control Register

**Figure 18-91. ADCBURSTCTL Register**

15	14	13	12	11	10	9	8
BURSTEN	RESERVED			BURSTSIZE			
R/W-0h	R-0h			R/W-0h			
7	6	5	4	3	2	1	0
RESERVED	BURSTTRIGSEL						
R-0h	R/W-0h						

**Table 18-69. ADCBURSTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	BURSTEN	R/W	0h	SOC Burst Mode Enable. This bit enables the SOC Burst Mode of operation. 0 Burst mode is disabled. 1 Burst mode is enabled. Reset type: SYSRSn
14-12	RESERVED	R	0h	Reserved
11-8	BURSTSIZE	R/W	0h	SOC Burst Size Select. This bit field determines how many SOC's are converted when a burst conversion sequence is started. The first SOC converted is defined by the round robin pointer, which is advanced as each SOC is converted. 0h 1 SOC converted 1h 2 SOC's converted 2h 3 SOC's converted 3h 4 SOC's converted 4h 5 SOC's converted 5h 6 SOC's converted 6h 7 SOC's converted 7h 8 SOC's converted 8h 9 SOC's converted 9h 10 SOC's converted Ah 11 SOC's converted Bh 12 SOC's converted Ch 13 SOC's converted Dh 14 SOC's converted Eh 15 SOC's converted Fh 16 SOC's converted Note: If the burst causes SOC's to be set for conversion that were already pending, the corresponding bits in the ADCSOCOVF register will be set. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved

**Table 18-69. ADCBURSTCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6-0	BURSTTRIGSEL	R/W	0h	SOC Burst Trigger Source Select. Configures which trigger will start a burst conversion sequence. Note: SOCFRC1 register can always be used to software trigger SOC's in addition to any hardware trigger configuration. 00h BURSTTRIG0 - Software only 01h BURSTTRIG1 - CPU1 Timer 0, TINT0n 02h BURSTTRIG2 - CPU1 Timer 1, TINT1n 03h BURSTTRIG3 - CPU1 Timer 2, TINT2n 04h BURSTTRIG4 - GPIO, Input X-Bar INPUT5 05h BURSTTRIG5 - ePWM1, ADCSOCA 06h BURSTTRIG6 - ePWM1, ADCSOCA 07h BURSTTRIG7 - ePWM2, ADCSOCA 08h BURSTTRIG8 - ePWM2, ADCSOCA 09h BURSTTRIG9 - ePWM3, ADCSOCA 0Ah BURSTTRIG10 - ePWM3, ADCSOCA 0Bh BURSTTRIG11 - ePWM4, ADCSOCA 0Ch BURSTTRIG12 - ePWM4, ADCSOCA 0Dh BURSTTRIG13 - ePWM5, ADCSOCA 0Eh BURSTTRIG14 - ePWM5, ADCSOCA 0Fh BURSTTRIG15 - ePWM6, ADCSOCA 10h BURSTTRIG16 - ePWM6, ADCSOCA 11h BURSTTRIG17 - ePWM7, ADCSOCA 12h BURSTTRIG18 - ePWM7, ADCSOCA 13h BURSTTRIG19 - ePWM8, ADCSOCA 14h BURSTTRIG20 - ePWM8, ADCSOCA 15h BURSTTRIG21 - ePWM9, ADCSOCA 16h BURSTTRIG22 - ePWM9, ADCSOCA 17h BURSTTRIG23 - ePWM10, ADCSOCA 18h BURSTTRIG24 - ePWM10, ADCSOCA 19h BURSTTRIG25 - ePWM11, ADCSOCA 1Ah BURSTTRIG26 - ePWM11, ADCSOCA 1Bh BURSTTRIG27 - ePWM12, ADCSOCA 1Ch BURSTTRIG28 - ePWM12, ADCSOCA 1Dh BURSTTRIG29 - CPU2 Timer 0, TINT0n 1Eh BURSTTRIG30 - CPU2 Timer 1, TINT1n 1Fh BURSTTRIG31 - CPU2 Timer 2, TINT2n 20h - 27h - Reserved 28h BURSTTRIG40 - REP1TRIG 29h BURSTTRIG41 - REP2TRIG 2Ah - 4Fh - Reserved 50h BURSTTRIG80 eCAP1 51h BURSTTRIG81 eCAP2 52h BURSTTRIG82 eCAP3 53h BURSTTRIG83 eCAP4 54h BURSTTRIG84 eCAP5 55h BURSTTRIG85 eCAP6 56h BURSTTRIG86 eCAP7 57h BURSTTRIG87 eCAP8 58h BURSTTRIG88 - ePWM13, ADCSOCA 59h BURSTTRIG89 - ePWM13, ADCSOCA 5Ah BURSTTRIG90 - ePWM14, ADCSOCA 5Bh BURSTTRIG91 - ePWM14, ADCSOCA 5Ch BURSTTRIG92 - ePWM15, ADCSOCA 5Dh BURSTTRIG93 - ePWM15, ADCSOCA 5Eh BURSTTRIG94 - ePWM16, ADCSOCA 5Fh BURSTTRIG95 - ePWM16, ADCSOCA 60h BURSTTRIG96 - ePWM17, ADCSOCA 61h BURSTTRIG97 - ePWM17, ADCSOCA 62h BURSTTRIG98 - ePWM18, ADCSOCA 63h BURSTTRIG99 - ePWM18, ADCSOCA 64h - 7Fh - Reserved Reset type: SYSRSn

### 18.16.3.4 ADCINTFLG Register (Offset = 3h) [Reset = 0000h]

ADCINTFLG is shown in [Figure 18-92](#) and described in [Table 18-70](#).

Return to the [Summary Table](#).

ADC Interrupt Flag Register

**Figure 18-92. ADCINTFLG Register**

15		14		13		12		11		10		9		8	
RESERVED															
R-0h															
7		6		5		4		3		2		1		0	
ADCINT4RESU LT	ADCINT3RESU LT	ADCINT2RESU LT	ADCINT1RESU LT	ADCINT4	ADCINT3	ADCINT2	ADCINT1								
R-0h		R-0h		R-0h		R-0h		R-0h		R-0h		R-0h		R-0h	

**Table 18-70. ADCINTFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	ADCINT4RESULT	R	0h	<p>ADC Interrupt 4 Results Ready Flag. This flag is set when the conversions results associated with ADCINT4 latch into the corresponding results register.</p> <p>0 Conversion results have not latched 1 Conversion results have latched</p> <p>This flag can be used in an ISR that is entered in early interrupt mode to ensure that the corresponding results are ready before proceeding to read the result register.</p> <p>This flag can be cleared via the ACK bit in the ADCINTFLGCLR that also clears the ADCINT4 flag.</p> <p>In case results latch and this flag is already set, the corresponding flag in ADCINTOVF is NOT set. This flag does NOT have to be cleared in order for ADCINT ISRs to propagate to the PIE.</p> <p>In case the associated SOC is associated with a PPB or PPBs, the flag will not be set until all associated PPB results latch.</p> <p>Reset type: SYSRSn</p>
6	ADCINT3RESULT	R	0h	<p>ADC Interrupt 3 Results Ready Flag. This flag is set when the conversions results associated with ADCINT3 latch into the corresponding results register.</p> <p>0 Conversion results have not latched 1 Conversion results have latched</p> <p>This flag can be used in an ISR that is entered in early interrupt mode to ensure that the corresponding results are ready before proceeding to read the result register.</p> <p>This flag can be cleared via the ACK bit in the ADCINTFLGCLR that also clears the ADCINT3 flag.</p> <p>In case results latch and this flag is already set, the corresponding flag in ADCINTOVF is NOT set. This flag does NOT have to be cleared in order for ADCINT ISRs to propagate to the PIE.</p> <p>In case the associated SOC is associated with a PPB or PPBs, the flag will not be set until all associated PPB results latch.</p> <p>Reset type: SYSRSn</p>

**Table 18-70. ADCINTFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	ADCINT2RESULT	R	0h	<p>ADC Interrupt 2 Results Ready Flag. This flag is set when the conversions results associated with ADCINT2 latch into the corresponding results register.</p> <p>0 Conversion results have not latched 1 Conversion results have latched</p> <p>This flag can be used in an ISR that is entered in early interrupt mode to ensure that the corresponding results are ready before proceeding to read the result register.</p> <p>This flag can be cleared via the ACK bit in the ADCINTFLGCLR that also clears the ADCINT2 flag.</p> <p>In case results latch and this flag is already set, the corresponding flag in ADCINTOVF is NOT set. This flag does NOT have to be cleared in order for ADCINT ISRs to propagate to the PIE.</p> <p>In case the associated SOC is associated with a PPB or PPBs, the flag will not be set until all associated PPB results latch.</p> <p>Reset type: SYSRSn</p>
4	ADCINT1RESULT	R	0h	<p>ADC Interrupt 1 Results Ready Flag. This flag is set when the conversions results associated with ADCINT1 latch into the corresponding results register.</p> <p>0 Conversion results have not latched 1 Conversion results have latched</p> <p>This flag can be used in an ISR that is entered in early interrupt mode to ensure that the corresponding results are ready before proceeding to read the result register.</p> <p>This flag can be cleared via the ACK bit in the ADCINTFLGCLR that also clears the ADCINT1 flag.</p> <p>In case results latch and this flag is already set, the corresponding flag in ADCINTOVF is NOT set. This flag does NOT have to be cleared in order for ADCINT ISRs to propagate to the PIE.</p> <p>In case the associated SOC is associated with a PPB or PPBs, the flag will not be set until all associated PPB results latch.</p> <p>Reset type: SYSRSn</p>
3	ADCINT4	R	0h	<p>ADC Interrupt 4 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear.</p> <p>0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated</p> <p>If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set.</p> <p>If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register.</p> <p>Reset type: SYSRSn</p>
2	ADCINT3	R	0h	<p>ADC Interrupt 3 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear.</p> <p>0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated</p> <p>If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set.</p> <p>If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register.</p> <p>Reset type: SYSRSn</p>

**Table 18-70. ADCINTFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	ADCINT2	R	0h	<p>ADC Interrupt 2 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear.</p> <p>0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated</p> <p>If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set. If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register.</p> <p>Reset type: SYSRSn</p>
0	ADCINT1	R	0h	<p>ADC Interrupt 1 Flag. Reading these flags indicates if the associated ADCINT pulse was generated since the last clear.</p> <p>0 No ADC interrupt pulse generated 1 ADC interrupt pulse generated</p> <p>If the ADC interrupt is placed in continue to interrupt mode (INTSELxNy register) then further interrupt pulses are generated whenever a selected EOC event occurs even if the flag bit is set. If the continuous mode is not enabled, then no further interrupt pulses are generated until the user clears this flag bit using the ADCINTFLGCLR register. Rather, an ADC interrupt overflow event occurs in the ADCINTOVF register.</p> <p>Reset type: SYSRSn</p>



### 18.16.3.5 ADCINTFLGCLR Register (Offset = 4h) [Reset = 0000h]

ADCINTFLGCLR is shown in [Figure 18-93](#) and described in [Table 18-71](#).

Return to the [Summary Table](#).

ADC Interrupt Flag Clear Register

**Figure 18-93. ADCINTFLGCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				ADCINT4	ADCINT3	ADCINT2	ADCINT1
R-0h				R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h

**Table 18-71. ADCINTFLGCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	ADCINT4	R-0/W1C	0h	ADC Interrupt 4 Flag Clear. Reads return 0. 0 No action 1 Clears ADCINT4 and ADCINT4RESULT flags in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
2	ADCINT3	R-0/W1C	0h	ADC Interrupt 3 Flag Clear. Reads return 0. 0 No action 1 Clears ADCINT3 and ADCINT3RESULT flags in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
1	ADCINT2	R-0/W1C	0h	ADC Interrupt 2 Flag Clear. Reads return 0. 0 No action 1 Clears ADCINT2 and ADCINT2RESULT flags in the ADCINTFLG register. . If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
0	ADCINT1	R-0/W1C	0h	ADC Interrupt 1 Flag Clear. Reads return 0. 0 No action 1 Clears ADCINT1 and ADCINT1RESULT flags in the ADCINTFLG register. If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn

### 18.16.3.6 ADCINTOVF Register (Offset = 5h) [Reset = 0000h]

ADCINTOVF is shown in [Figure 18-94](#) and described in [Table 18-72](#).

Return to the [Summary Table](#).

ADC Interrupt Overflow Register

**Figure 18-94. ADCINTOVF Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				ADCINT4	ADCINT3	ADCINT2	ADCINT1
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 18-72. ADCINTOVF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	ADCINT4	R	0h	<p>ADC Interrupt 4 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected.</p> <p>1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p>
2	ADCINT3	R	0h	<p>ADC Interrupt 3 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected.</p> <p>1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p>
1	ADCINT2	R	0h	<p>ADC Interrupt 2 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected.</p> <p>1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p>
0	ADCINT1	R	0h	<p>ADC Interrupt 1 Overflow Flags</p> <p>Indicates if an overflow occurred when generating ADCINT pulses. If the respective ADCINTFLG bit is set and a selected additional EOC trigger is generated, then an overflow condition occurs.</p> <p>0 No ADC interrupt overflow event detected.</p> <p>1 ADC Interrupt overflow event detected.</p> <p>The overflow bit does not care about the continuous mode bit state. An overflow condition is generated irrespective of this mode selection.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.7 ADCINTOVFCLR Register (Offset = 6h) [Reset = 0000h]

ADCINTOVFCLR is shown in [Figure 18-95](#) and described in [Table 18-73](#).

Return to the [Summary Table](#).

ADC Interrupt Overflow Clear Register

**Figure 18-95. ADCINTOVFCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				ADCINT4	ADCINT3	ADCINT2	ADCINT1
R-0h				R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h

**Table 18-73. ADCINTOVFCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	ADCINT4	R-0/W1C	0h	ADC Interrupt 4 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn
2	ADCINT3	R-0/W1C	0h	ADC Interrupt 3 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn
1	ADCINT2	R-0/W1C	0h	ADC Interrupt 2 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn
0	ADCINT1	R-0/W1C	0h	ADC Interrupt 1 Overflow Clear Bits 0 No action. 1 Clears the respective overflow bit in the ADCINTOVF register. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCINTOVF register, then hardware has priority and the ADCINTOVF bit will be set. Reset type: SYSRSn

### 18.16.3.8 ADCINTSEL1N2 Register (Offset = 7h) [Reset = 0000h]

ADCINTSEL1N2 is shown in [Figure 18-96](#) and described in [Table 18-74](#).

Return to the [Summary Table](#).

ADC Interrupt 1 and 2 Selection Register

**Figure 18-96. ADCINTSEL1N2 Register**

15	14	13	12	11	10	9	8
RESERVED	INT2CONT	INT2E	INT2SEL				
R-0h	R/W-0h	R/W-0h	R/W-0h				
7	6	5	4	3	2	1	0
RESERVED	INT1CONT	INT1E	INT1SEL				
R-0h	R/W-0h	R/W-0h	R/W-0h				

**Table 18-74. ADCINTSEL1N2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	INT2CONT	R/W	0h	ADCINT2 Continue to Interrupt Mode 0 No further ADCINT2 pulses are generated until ADCINT2 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT2 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn
13	INT2E	R/W	0h	ADCINT2 Interrupt Enable 0 ADCINT2 is disabled 1 ADCINT2 is enabled Reset type: SYSRSn
12-8	INT2SEL	R/W	0h	ADCINT2 EOC Source Select 00h EOC0 is trigger for ADCINT2 01h EOC1 is trigger for ADCINT2 02h EOC2 is trigger for ADCINT2 03h EOC3 is trigger for ADCINT2 04h EOC4 is trigger for ADCINT2 05h EOC5 is trigger for ADCINT2 06h EOC6 is trigger for ADCINT2 07h EOC7 is trigger for ADCINT2 08h EOC8 is trigger for ADCINT2 09h EOC9 is trigger for ADCINT2 0Ah EOC10 is trigger for ADCINT2 0Bh EOC11 is trigger for ADCINT2 0Ch EOC12 is trigger for ADCINT2 0Dh EOC13 is trigger for ADCINT2 0Eh EOC14 is trigger for ADCINT2 0Fh EOC15 is trigger for ADCINT2 10h OSINT1 is trigger for ADCINT2 11h OSINT2 is trigger for ADCINT2 12h OSINT3 is trigger for ADCINT2 13h OSINT4 is trigger for ADCINT2 Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	INT1CONT	R/W	0h	ADCINT1 Continue to Interrupt Mode 0 No further ADCINT1 pulses are generated until ADCINT1 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT1 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn

**Table 18-74. ADCINTSEL1N2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	INT1E	R/W	0h	ADCINT1 Interrupt Enable 0 ADCINT1 is disabled 1 ADCINT1 is enabled Reset type: SYSRSn
4-0	INT1SEL	R/W	0h	ADCINT1 EOC Source Select 00h EOC0 is trigger for ADCINT1 01h EOC1 is trigger for ADCINT1 02h EOC2 is trigger for ADCINT1 03h EOC3 is trigger for ADCINT1 04h EOC4 is trigger for ADCINT1 05h EOC5 is trigger for ADCINT1 06h EOC6 is trigger for ADCINT1 07h EOC7 is trigger for ADCINT1 08h EOC8 is trigger for ADCINT1 09h EOC9 is trigger for ADCINT1 0Ah EOC10 is trigger for ADCINT1 0Bh EOC11 is trigger for ADCINT1 0Ch EOC12 is trigger for ADCINT1 0Dh EOC13 is trigger for ADCINT1 0Eh EOC14 is trigger for ADCINT1 0Fh EOC15 is trigger for ADCINT1 10h OSINT1 is trigger for ADCINT1 11h OSINT2 is trigger for ADCINT1 12h OSINT3 is trigger for ADCINT1 13h OSINT4 is trigger for ADCINT1 Reset type: SYSRSn

### 18.16.3.9 ADCINTSEL3N4 Register (Offset = 8h) [Reset = 0000h]

ADCINTSEL3N4 is shown in [Figure 18-97](#) and described in [Table 18-75](#).

Return to the [Summary Table](#).

ADC Interrupt 3 and 4 Selection Register

**Figure 18-97. ADCINTSEL3N4 Register**

15	14	13	12	11	10	9	8
RESERVED	INT4CONT	INT4E					INT4SEL
R-0h	R/W-0h	R/W-0h					R/W-0h
7	6	5	4	3	2	1	0
RESERVED	INT3CONT	INT3E					INT3SEL
R-0h	R/W-0h	R/W-0h					R/W-0h

**Table 18-75. ADCINTSEL3N4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	INT4CONT	R/W	0h	ADCINT4 Continue to Interrupt Mode 0 No further ADCINT4 pulses are generated until ADCINT4 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT4 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn
13	INT4E	R/W	0h	ADCINT4 Interrupt Enable 0 ADCINT4 is disabled 1 ADCINT4 is enabled Reset type: SYSRSn
12-8	INT4SEL	R/W	0h	ADCINT4 EOC Source Select 00h EOC0 is trigger for ADCINT4 01h EOC1 is trigger for ADCINT4 02h EOC2 is trigger for ADCINT4 03h EOC3 is trigger for ADCINT4 04h EOC4 is trigger for ADCINT4 05h EOC5 is trigger for ADCINT4 06h EOC6 is trigger for ADCINT4 07h EOC7 is trigger for ADCINT4 08h EOC8 is trigger for ADCINT4 09h EOC9 is trigger for ADCINT4 0Ah EOC10 is trigger for ADCINT4 0Bh EOC11 is trigger for ADCINT4 0Ch EOC12 is trigger for ADCINT4 0Dh EOC13 is trigger for ADCINT4 0Eh EOC14 is trigger for ADCINT4 0Fh EOC15 is trigger for ADCINT4 10h OSINT1 is trigger for ADCINT4 11h OSINT2 is trigger for ADCINT4 12h OSINT3 is trigger for ADCINT4 13h OSINT4 is trigger for ADCINT4 Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	INT3CONT	R/W	0h	ADCINT3 Continue to Interrupt Mode 0 No further ADCINT3 pulses are generated until ADCINT3 flag (in ADCINTFLG register) is cleared by user. 1 ADCINT3 pulses are generated whenever an EOC pulse is generated irrespective of whether the flag bit is cleared or not. Reset type: SYSRSn

**Table 18-75. ADCINTSEL3N4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	INT3E	R/W	0h	ADCINT3 Interrupt Enable 0 ADCINT3 is disabled 1 ADCINT3 is enabled Reset type: SYSRSn
4-0	INT3SEL	R/W	0h	ADCINT3 EOC Source Select 00h EOC0 is trigger for ADCINT3 01h EOC1 is trigger for ADCINT3 02h EOC2 is trigger for ADCINT3 03h EOC3 is trigger for ADCINT3 04h EOC4 is trigger for ADCINT3 05h EOC5 is trigger for ADCINT3 06h EOC6 is trigger for ADCINT3 07h EOC7 is trigger for ADCINT3 08h EOC8 is trigger for ADCINT3 09h EOC9 is trigger for ADCINT3 0Ah EOC10 is trigger for ADCINT3 0Bh EOC11 is trigger for ADCINT3 0Ch EOC12 is trigger for ADCINT3 0Dh EOC13 is trigger for ADCINT3 0Eh EOC14 is trigger for ADCINT3 0Fh EOC15 is trigger for ADCINT3 10h OSINT1 is trigger for ADCINT3 11h OSINT2 is trigger for ADCINT3 12h OSINT3 is trigger for ADCINT3 13h OSINT4 is trigger for ADCINT3 Reset type: SYSRSn

### 18.16.3.10 ADCSOCPRICTL Register (Offset = 9h) [Reset = 0200h]

ADCSOCPRICTL is shown in [Figure 18-98](#) and described in [Table 18-76](#).

Return to the [Summary Table](#).

ADC SOC Priority Control Register

**Figure 18-98. ADCSOCPRICTL Register**

15	14	13	12	11	10	9	8
RESERVED						RRPOINTER	
R-0h						R-10h	
7	6	5	4	3	2	1	0
RRPOINTER				SOCPRIORITY			
R-10h				R/W-0h			

**Table 18-76. ADCSOCPRICTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-5	RRPOINTER	R	10h	Round Robin Pointer. Holds the value of the last converted round robin SOCx to be used by the round robin scheme to determine order of conversions. 00h SOC0 was last round robin SOC to convert, SOC1 is highest round robin priority. 01h SOC1 was last round robin SOC to convert, SOC2 is highest round robin priority. 02h SOC2 was last round robin SOC to convert, SOC3 is highest round robin priority. 03h SOC3 was last round robin SOC to convert, SOC4 is highest round robin priority. 04h SOC4 was last round robin SOC to convert, SOC5 is highest round robin priority. 05h SOC5 was last round robin SOC to convert, SOC6 is highest round robin priority. 06h SOC6 was last round robin SOC to convert, SOC7 is highest round robin priority. 07h SOC7 was last round robin SOC to convert, SOC8 is highest round robin priority. 08h SOC8 was last round robin SOC to convert, SOC9 is highest round robin priority. 09h SOC9 was last round robin SOC to convert, SOC10 is highest round robin priority. 0Ah SOC10 was last round robin SOC to convert, SOC11 is highest round robin priority. 0Bh SOC11 was last round robin SOC to convert, SOC12 is highest round robin priority. 0Ch SOC12 was last round robin SOC to convert, SOC13 is highest round robin priority. 0Dh SOC13 was last round robin SOC to convert, SOC14 is highest round robin priority. 0Eh SOC14 was last round robin SOC to convert, SOC15 is highest round robin priority. 0Fh SOC15 was last round robin SOC to convert, SOC0 is highest round robin priority. 10h Reset value to indicate no SOC has been converted. SOC0 is highest round robin priority. Set to this value when the ADC module is reset by SOFTPRES or when the ADCSOCPRICTL register is written. In the latter case, if a conversion is currently in progress, it will complete and then the new priority will take effect. Others Invalid value. Reset type: SYSRSn



**Table 18-76. ADCSOCPRCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	SOC PRIORITY	R/W	0h	<p>SOC Priority</p> <p>Determines the cutoff point for priority mode and round robin arbitration for SOCx</p> <p>00h SOC priority is handled in round robin mode for all channels.</p> <p>01h SOC0 is high priority, rest of channels are in round robin mode.</p> <p>02h SOC0-SOC1 are high priority, SOC2-SOC15 are in round robin mode.</p> <p>03h SOC0-SOC2 are high priority, SOC3-SOC15 are in round robin mode.</p> <p>04h SOC0-SOC3 are high priority, SOC4-SOC15 are in round robin mode.</p> <p>05h SOC0-SOC4 are high priority, SOC5-SOC15 are in round robin mode.</p> <p>06h SOC0-SOC5 are high priority, SOC6-SOC15 are in round robin mode.</p> <p>07h SOC0-SOC6 are high priority, SOC7-SOC15 are in round robin mode.</p> <p>08h SOC0-SOC7 are high priority, SOC8-SOC15 are in round robin mode.</p> <p>09h SOC0-SOC8 are high priority, SOC9-SOC15 are in round robin mode.</p> <p>0Ah SOC0-SOC9 are high priority, SOC10-SOC15 are in round robin mode.</p> <p>0Bh SOC0-SOC10 are high priority, SOC11-SOC15 are in round robin mode.</p> <p>0Ch SOC0-SOC11 are high priority, SOC12-SOC15 are in round robin mode.</p> <p>0Dh SOC0-SOC12 are high priority, SOC13-SOC15 are in round robin mode.</p> <p>0Eh SOC0-SOC13 are high priority, SOC14-SOC15 are in round robin mode.</p> <p>0Fh SOC0-SOC14 are high priority, SOC15 is in round robin mode.</p> <p>10h All SOCx are in high priority mode, arbitrated by SOC number.</p> <p>Others Invalid selection.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.11 ADCINTSOCSEL1 Register (Offset = Ah) [Reset = 0000h]

ADCINTSOCSEL1 is shown in [Figure 18-99](#) and described in [Table 18-77](#).

Return to the [Summary Table](#).

ADC Interrupt SOC Selection 1 Register

**Figure 18-99. ADCINTSOCSEL1 Register**

15	14	13	12	11	10	9	8
SOC7		SOC6		SOC5		SOC4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
SOC3		SOC2		SOC1		SOC0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 18-77. ADCINTSOCSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	SOC7	R/W	0h	SOC7 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC7. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC7. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC7. 10 ADCINT2 will trigger SOC7. 11 Invalid selection. Reset type: SYSRSn
13-12	SOC6	R/W	0h	SOC6 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC6. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC6. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC6. 10 ADCINT2 will trigger SOC6. 11 Invalid selection. Reset type: SYSRSn
11-10	SOC5	R/W	0h	SOC5 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC5. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC5. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC5. 10 ADCINT2 will trigger SOC5. 11 Invalid selection. Reset type: SYSRSn
9-8	SOC4	R/W	0h	SOC4 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC4. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC4. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC4. 10 ADCINT2 will trigger SOC4. 11 Invalid selection. Reset type: SYSRSn

**Table 18-77. ADCINTSOCSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	SOC3	R/W	0h	SOC3 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC3. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC3. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC3. 10 ADCINT2 will trigger SOC3. 11 Invalid selection. Reset type: SYSRSn
5-4	SOC2	R/W	0h	SOC2 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC2. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC2. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC2. 10 ADCINT2 will trigger SOC2. 11 Invalid selection. Reset type: SYSRSn
3-2	SOC1	R/W	0h	SOC1 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC1. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC1. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC1. 10 ADCINT2 will trigger SOC1. 11 Invalid selection. Reset type: SYSRSn
1-0	SOC0	R/W	0h	SOC0 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC0. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC0. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC0. 10 ADCINT2 will trigger SOC0. 11 Invalid selection. Reset type: SYSRSn

### 18.16.3.12 ADCINTSOCSEL2 Register (Offset = Bh) [Reset = 0000h]

ADCINTSOCSEL2 is shown in [Figure 18-100](#) and described in [Table 18-78](#).

Return to the [Summary Table](#).

ADC Interrupt SOC Selection 2 Register

**Figure 18-100. ADCINTSOCSEL2 Register**

15	14	13	12	11	10	9	8
SOC15		SOC14		SOC13		SOC12	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
SOC11		SOC10		SOC9		SOC8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 18-78. ADCINTSOCSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	SOC15	R/W	0h	SOC15 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC15. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC15. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC15. 10 ADCINT2 will trigger SOC15. 11 Invalid selection. Reset type: SYSRSn
13-12	SOC14	R/W	0h	SOC14 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC14. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC14. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC14. 10 ADCINT2 will trigger SOC14. 11 Invalid selection. Reset type: SYSRSn
11-10	SOC13	R/W	0h	SOC13 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC13. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC13. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC13. 10 ADCINT2 will trigger SOC13. 11 Invalid selection. Reset type: SYSRSn
9-8	SOC12	R/W	0h	SOC12 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC12. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC12. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC12. 10 ADCINT2 will trigger SOC12. 11 Invalid selection. Reset type: SYSRSn

**Table 18-78. ADCINTSOCSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-6	SOC11	R/W	0h	SOC11 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC11. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC11. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC11. 10 ADCINT2 will trigger SOC11. 11 Invalid selection. Reset type: SYSRSn
5-4	SOC10	R/W	0h	SOC10 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC10. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC10. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC10. 10 ADCINT2 will trigger SOC10. 11 Invalid selection. Reset type: SYSRSn
3-2	SOC9	R/W	0h	SOC9 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC9. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC9. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC9. 10 ADCINT2 will trigger SOC9. 11 Invalid selection. Reset type: SYSRSn
1-0	SOC8	R/W	0h	SOC8 ADC Interrupt Trigger Select. Selects which, if any, ADCINT triggers SOC8. The trigger selected in this field is in addition to the TRIGSEL field in the ADCSOCxCTL register. 00 No ADCINT will trigger SOC8. TRIGSEL field alone determines SOC0 trigger. 01 ADCINT1 will trigger SOC8. 10 ADCINT2 will trigger SOC8. 11 Invalid selection. Reset type: SYSRSn

### 18.16.3.13 ADCSOCFLG1 Register (Offset = Ch) [Reset = 0000h]

ADCSOCFLG1 is shown in [Figure 18-101](#) and described in [Table 18-79](#).

Return to the [Summary Table](#).

ADC SOC Flag 1 Register

**Figure 18-101. ADCSOCFLG1 Register**

15	14	13	12	11	10	9	8
SOC15	SOC14	SOC13	SOC12	SOC11	SOC10	SOC9	SOC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SOC7	SOC6	SOC5	SOC4	SOC3	SOC2	SOC1	SOC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 18-79. ADCSOCFLG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOC15	R	0h	<p>SOC15 Start of Conversion Flag. Indicates the state of SOC15 conversions.</p> <p>0 No sample pending for SOC15.</p> <p>1 Trigger has been received and sample is pending for SOC15.</p> <p>This bit will be automatically cleared when the SOC15 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
14	SOC14	R	0h	<p>SOC14 Start of Conversion Flag. Indicates the state of SOC14 conversions.</p> <p>0 No sample pending for SOC14.</p> <p>1 Trigger has been received and sample is pending for SOC14.</p> <p>This bit will be automatically cleared when the SOC14 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
13	SOC13	R	0h	<p>SOC13 Start of Conversion Flag. Indicates the state of SOC13 conversions.</p> <p>0 No sample pending for SOC13.</p> <p>1 Trigger has been received and sample is pending for SOC13.</p> <p>This bit will be automatically cleared when the SOC13 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 18-79. ADCSOCFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	SOC12	R	0h	<p>SOC12 Start of Conversion Flag. Indicates the state of SOC12 conversions.</p> <p>0 No sample pending for SOC12. 1 Trigger has been received and sample is pending for SOC12.</p> <p>This bit will be automatically cleared when the SOC12 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
11	SOC11	R	0h	<p>SOC11 Start of Conversion Flag. Indicates the state of SOC11 conversions.</p> <p>0 No sample pending for SOC11. 1 Trigger has been received and sample is pending for SOC11.</p> <p>This bit will be automatically cleared when the SOC11 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
10	SOC10	R	0h	<p>SOC10 Start of Conversion Flag. Indicates the state of SOC10 conversions.</p> <p>0 No sample pending for SOC10. 1 Trigger has been received and sample is pending for SOC10.</p> <p>This bit will be automatically cleared when the SOC10 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
9	SOC9	R	0h	<p>SOC9 Start of Conversion Flag. Indicates the state of SOC9 conversions.</p> <p>0 No sample pending for SOC9. 1 Trigger has been received and sample is pending for SOC9.</p> <p>This bit will be automatically cleared when the SOC9 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
8	SOC8	R	0h	<p>SOC8 Start of Conversion Flag. Indicates the state of SOC8 conversions.</p> <p>0 No sample pending for SOC8. 1 Trigger has been received and sample is pending for SOC8.</p> <p>This bit will be automatically cleared when the SOC8 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 18-79. ADCSOCFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	SOC7	R	0h	<p>SOC7 Start of Conversion Flag. Indicates the state of SOC7 conversions.</p> <p>0 No sample pending for SOC7. 1 Trigger has been received and sample is pending for SOC7.</p> <p>This bit will be automatically cleared when the SOC7 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
6	SOC6	R	0h	<p>SOC6 Start of Conversion Flag. Indicates the state of SOC6 conversions.</p> <p>0 No sample pending for SOC6. 1 Trigger has been received and sample is pending for SOC6.</p> <p>This bit will be automatically cleared when the SOC6 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
5	SOC5	R	0h	<p>SOC5 Start of Conversion Flag. Indicates the state of SOC5 conversions.</p> <p>0 No sample pending for SOC5. 1 Trigger has been received and sample is pending for SOC5.</p> <p>This bit will be automatically cleared when the SOC5 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
4	SOC4	R	0h	<p>SOC4 Start of Conversion Flag. Indicates the state of SOC4 conversions.</p> <p>0 No sample pending for SOC4. 1 Trigger has been received and sample is pending for SOC4.</p> <p>This bit will be automatically cleared when the SOC4 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
3	SOC3	R	0h	<p>SOC3 Start of Conversion Flag. Indicates the state of SOC3 conversions.</p> <p>0 No sample pending for SOC3. 1 Trigger has been received and sample is pending for SOC3.</p> <p>This bit will be automatically cleared when the SOC3 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>



**Table 18-79. ADCSOCFLG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SOC2	R	0h	<p>SOC2 Start of Conversion Flag. Indicates the state of SOC2 conversions.</p> <p>0 No sample pending for SOC2. 1 Trigger has been received and sample is pending for SOC2.</p> <p>This bit will be automatically cleared when the SOC2 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
1	SOC1	R	0h	<p>SOC1 Start of Conversion Flag. Indicates the state of SOC1 conversions.</p> <p>0 No sample pending for SOC1. 1 Trigger has been received and sample is pending for SOC1.</p> <p>This bit will be automatically cleared when the SOC1 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
0	SOC0	R	0h	<p>SOC0 Start of Conversion Flag. Indicates the state of SOC0 conversions.</p> <p>0 No sample pending for SOC0. 1 Trigger has been received and sample is pending for SOC0.</p> <p>This bit will be automatically cleared when the SOC0 conversion is started. If contention exists where this bit receives both a request to set and a request to clear on the same cycle, regardless of the source of either, this bit will be set and the request to clear will be ignored. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether this bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.14 ADCSOCFRC1 Register (Offset = Dh) [Reset = 0000h]

ADCSOCFRC1 is shown in [Figure 18-102](#) and described in [Table 18-80](#).

Return to the [Summary Table](#).

ADC SOC Force 1 Register

**Figure 18-102. ADCSOCFRC1 Register**

15		14		13		12		11		10		9		8	
SOC15		SOC14		SOC13		SOC12		SOC11		SOC10		SOC9		SOC8	
R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h	
7		6		5		4		3		2		1		0	
SOC7		SOC6		SOC5		SOC4		SOC3		SOC2		SOC1		SOC0	
R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h	

**Table 18-80. ADCSOCFRC1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOC15	R-0/W1S	0h	<p>SOC15 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC15 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC15 flag bit to 1. This will cause a conversion to start once priority is given to SOC15.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC15 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
14	SOC14	R-0/W1S	0h	<p>SOC14 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC14 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC14 flag bit to 1. This will cause a conversion to start once priority is given to SOC14.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC14 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
13	SOC13	R-0/W1S	0h	<p>SOC13 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC13 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC13 flag bit to 1. This will cause a conversion to start once priority is given to SOC13.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC13 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 18-80. ADCSOCFRC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	SOC12	R-0/W1S	0h	<p>SOC12 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC12 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC12 flag bit to 1. This will cause a conversion to start once priority is given to SOC12.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC12 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
11	SOC11	R-0/W1S	0h	<p>SOC11 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC11 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC11 flag bit to 1. This will cause a conversion to start once priority is given to SOC11.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC11 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
10	SOC10	R-0/W1S	0h	<p>SOC10 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC10 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC10 flag bit to 1. This will cause a conversion to start once priority is given to SOC10.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC10 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
9	SOC9	R-0/W1S	0h	<p>SOC9 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC9 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC9 flag bit to 1. This will cause a conversion to start once priority is given to SOC9.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC9 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 18-80. ADCSOCFRC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	SOC8	R-0/W1S	0h	<p>SOC8 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC8 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC8 flag bit to 1. This will cause a conversion to start once priority is given to SOC8.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC8 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
7	SOC7	R-0/W1S	0h	<p>SOC7 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC7 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC7 flag bit to 1. This will cause a conversion to start once priority is given to SOC7.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC7 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
6	SOC6	R-0/W1S	0h	<p>SOC6 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC6 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC6 flag bit to 1. This will cause a conversion to start once priority is given to SOC6.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC6 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
5	SOC5	R-0/W1S	0h	<p>SOC5 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC5 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC5 flag bit to 1. This will cause a conversion to start once priority is given to SOC5.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC5 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 18-80. ADCSOCFRC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	SOC4	R-0/W1S	0h	<p>SOC4 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC4 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC4 flag bit to 1. This will cause a conversion to start once priority is given to SOC4.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC4 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
3	SOC3	R-0/W1S	0h	<p>SOC3 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC3 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC3 flag bit to 1. This will cause a conversion to start once priority is given to SOC3.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC3 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
2	SOC2	R-0/W1S	0h	<p>SOC2 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC2 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC2 flag bit to 1. This will cause a conversion to start once priority is given to SOC2.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC2 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>
1	SOC1	R-0/W1S	0h	<p>SOC1 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC1 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC1 flag bit to 1. This will cause a conversion to start once priority is given to SOC1.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC1 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

**Table 18-80. ADCSOCFRC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SOC0	R-0/W1S	0h	<p>SOC0 Force Start of Conversion Bit. Writing a 1 will force to 1 the SOC0 flag in the ADCSOCFLG1 register. This can be used to initiate a software initiated conversion. Writes of 0 are ignored. This bit will always read as a 0.</p> <p>0 No action.</p> <p>1 Force SOC0 flag bit to 1. This will cause a conversion to start once priority is given to SOC0.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to clear the SOC0 bit in the ADCSOCFLG1 register, then software has priority and the ADCSOCFLG1 bit will be set. In this case the overflow bit in the ADCSOCOVF1 register will not be affected regardless of whether the ADCSOCFLG1 bit was previously set or not.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.15 ADCSOCOVF1 Register (Offset = Eh) [Reset = 0000h]

ADCSOCOVF1 is shown in [Figure 18-103](#) and described in [Table 18-81](#).

Return to the [Summary Table](#).

ADC SOC Overflow 1 Register

**Figure 18-103. ADCSOCOVF1 Register**

15	14	13	12	11	10	9	8
SOC15	SOC14	SOC13	SOC12	SOC11	SOC10	SOC9	SOC8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
SOC7	SOC6	SOC5	SOC4	SOC3	SOC2	SOC1	SOC0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 18-81. ADCSOCOVF1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOC15	R	0h	SOC15 Start of Conversion Overflow Flag. Indicates an SOC15 event was generated in hardware while an existing SOC15 event was already pending. 0 No SOC15 event overflow. 1 SOC15 event overflow. An overflow condition does not stop SOC15 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
14	SOC14	R	0h	SOC14 Start of Conversion Overflow Flag. Indicates an SOC14 event was generated in hardware while an existing SOC14 event was already pending. 0 No SOC14 event overflow. 1 SOC14 event overflow. An overflow condition does not stop SOC14 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
13	SOC13	R	0h	SOC13 Start of Conversion Overflow Flag. Indicates an SOC13 event was generated in hardware while an existing SOC13 event was already pending. 0 No SOC13 event overflow. 1 SOC13 event overflow. An overflow condition does not stop SOC13 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
12	SOC12	R	0h	SOC12 Start of Conversion Overflow Flag. Indicates an SOC12 event was generated in hardware while an existing SOC12 event was already pending. 0 No SOC12 event overflow. 1 SOC12 event overflow. An overflow condition does not stop SOC12 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn

**Table 18-81. ADCSOCOVF1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	SOC11	R	0h	SOC11 Start of Conversion Overflow Flag. Indicates an SOC11 event was generated in hardware while an existing SOC11 event was already pending. 0 No SOC11 event overflow. 1 SOC11 event overflow. An overflow condition does not stop SOC11 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
10	SOC10	R	0h	SOC10 Start of Conversion Overflow Flag. Indicates an SOC10 event was generated in hardware while an existing SOC10 event was already pending. 0 No SOC10 event overflow. 1 SOC10 event overflow. An overflow condition does not stop SOC10 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
9	SOC9	R	0h	SOC9 Start of Conversion Overflow Flag. Indicates an SOC9 event was generated in hardware while an existing SOC9 event was already pending. 0 No SOC9 event overflow. 1 SOC9 event overflow. An overflow condition does not stop SOC9 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
8	SOC8	R	0h	SOC8 Start of Conversion Overflow Flag. Indicates an SOC8 event was generated in hardware while an existing SOC8 event was already pending. 0 No SOC8 event overflow. 1 SOC8 event overflow. An overflow condition does not stop SOC8 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
7	SOC7	R	0h	SOC7 Start of Conversion Overflow Flag. Indicates an SOC7 event was generated in hardware while an existing SOC7 event was already pending. 0 No SOC7 event overflow. 1 SOC7 event overflow. An overflow condition does not stop SOC7 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn
6	SOC6	R	0h	SOC6 Start of Conversion Overflow Flag. Indicates an SOC6 event was generated in hardware while an existing SOC6 event was already pending. 0 No SOC6 event overflow. 1 SOC6 event overflow. An overflow condition does not stop SOC6 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit. Reset type: SYSRSn



**Table 18-81. ADCSOCOVF1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	SOC5	R	0h	<p>SOC5 Start of Conversion Overflow Flag. Indicates an SOC5 event was generated in hardware while an existing SOC5 event was already pending.</p> <p>0 No SOC5 event overflow. 1 SOC5 event overflow.</p> <p>An overflow condition does not stop SOC5 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
4	SOC4	R	0h	<p>SOC4 Start of Conversion Overflow Flag. Indicates an SOC4 event was generated in hardware while an existing SOC4 event was already pending.</p> <p>0 No SOC4 event overflow. 1 SOC4 event overflow.</p> <p>An overflow condition does not stop SOC4 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
3	SOC3	R	0h	<p>SOC3 Start of Conversion Overflow Flag. Indicates an SOC3 event was generated in hardware while an existing SOC3 event was already pending.</p> <p>0 No SOC3 event overflow. 1 SOC3 event overflow.</p> <p>An overflow condition does not stop SOC3 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
2	SOC2	R	0h	<p>SOC2 Start of Conversion Overflow Flag. Indicates an SOC2 event was generated in hardware while an existing SOC2 event was already pending.</p> <p>0 No SOC2 event overflow. 1 SOC2 event overflow.</p> <p>An overflow condition does not stop SOC2 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
1	SOC1	R	0h	<p>SOC1 Start of Conversion Overflow Flag. Indicates an SOC1 event was generated in hardware while an existing SOC1 event was already pending.</p> <p>0 No SOC1 event overflow. 1 SOC1 event overflow.</p> <p>An overflow condition does not stop SOC1 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>
0	SOC0	R	0h	<p>SOC0 Start of Conversion Overflow Flag. Indicates an SOC0 event was generated in hardware while an existing SOC0 event was already pending.</p> <p>0 No SOC0 event overflow. 1 SOC0 event overflow.</p> <p>An overflow condition does not stop SOC0 events from being processed. It simply is an indication that a hardware trigger was missed. A write to the ADCSOCFRC1 register does not affect this bit.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.16 ADCSOCOVFCLR1 Register (Offset = Fh) [Reset = 0000h]

ADCSOCOVFCLR1 is shown in [Figure 18-104](#) and described in [Table 18-82](#).

Return to the [Summary Table](#).

ADC SOC Overflow Clear 1 Register

**Figure 18-104. ADCSOCOVFCLR1 Register**

15		14		13		12		11		10		9		8	
SOC15		SOC14		SOC13		SOC12		SOC11		SOC10		SOC9		SOC8	
R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h	
7		6		5		4		3		2		1		0	
SOC7		SOC6		SOC5		SOC4		SOC3		SOC2		SOC1		SOC0	
R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h	

**Table 18-82. ADCSOCOVFCLR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOC15	R-0/W1S	0h	SOC15 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC15 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC15 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn
14	SOC14	R-0/W1S	0h	SOC14 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC14 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC14 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn
13	SOC13	R-0/W1S	0h	SOC13 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC13 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC13 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn
12	SOC12	R-0/W1S	0h	SOC12 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC12 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0. 0 No action. 1 Clear SOC12 overflow flag. If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set.. Reset type: SYSRSn

**Table 18-82. ADCSOCOVFCLR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	SOC11	R-0/W1S	0h	<p>SOC11 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC11 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC11 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
10	SOC10	R-0/W1S	0h	<p>SOC10 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC10 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC10 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
9	SOC9	R-0/W1S	0h	<p>SOC9 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC9 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC9 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
8	SOC8	R-0/W1S	0h	<p>SOC8 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC8 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC8 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
7	SOC7	R-0/W1S	0h	<p>SOC7 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC7 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC7 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
6	SOC6	R-0/W1S	0h	<p>SOC6 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC6 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC6 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>

**Table 18-82. ADCSOCOVFCLR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	SOC5	R-0/W1S	0h	<p>SOC5 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC5 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC5 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
4	SOC4	R-0/W1S	0h	<p>SOC4 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC4 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC4 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
3	SOC3	R-0/W1S	0h	<p>SOC3 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC3 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC3 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
2	SOC2	R-0/W1S	0h	<p>SOC2 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC2 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC2 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
1	SOC1	R-0/W1S	0h	<p>SOC1 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC1 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC1 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>
0	SOC0	R-0/W1S	0h	<p>SOC0 Clear Start of Conversion Overflow Bit. Writing a 1 will clear the SOC0 overflow flag in the ADCSOCOVF1 register. Writes of 0 are ignored. Reads will always return a 0.</p> <p>0 No action. 1 Clear SOC0 overflow flag.</p> <p>If software tries to set this bit on the same clock cycle that hardware tries to set the overflow bit in the ADCSOCOVF1 register, then hardware has priority and the ADCSOCOVF1 bit will be set..</p> <p>Reset type: SYSRSn</p>

**18.16.3.17 ADCSOC0CTL Register (Offset = 10h) [Reset = 0000000h]**

 ADCSOC0CTL is shown in [Figure 18-105](#) and described in [Table 18-83](#).

 Return to the [Summary Table](#).

ADC SOC0 Control Register

**Figure 18-105. ADCSOC0CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-83. ADCSOC0CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC0 External Channel Mux Select. Selects the external mux combination to output when SOC0 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-83. ADCSOC0CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC0 Trigger Source Select. Along with the SOC0 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC0 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC0s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only            01h ADCTRIG1 - CPU1 Timer 0, TINT0n            02h ADCTRIG2 - CPU1 Timer 1, TINT1n            03h ADCTRIG3 - CPU1 Timer 2, TINT2n            04h ADCTRIG4 - GPIO, Input X-Bar INPUT5            05h ADCTRIG5 - ePWM1, ADCSOCA            06h ADCTRIG6 - ePWM1, ADCSOCA            07h ADCTRIG7 - ePWM2, ADCSOCA            08h ADCTRIG8 - ePWM2, ADCSOCA            09h ADCTRIG9 - ePWM3, ADCSOCA            0Ah ADCTRIG10 - ePWM3, ADCSOCA            0Bh ADCTRIG11 - ePWM4, ADCSOCA            0Ch ADCTRIG12 - ePWM4, ADCSOCA            0Dh ADCTRIG13 - ePWM5, ADCSOCA            0Eh ADCTRIG14 - ePWM5, ADCSOCA            0Fh ADCTRIG15 - ePWM6, ADCSOCA            10h ADCTRIG16 - ePWM6, ADCSOCA            11h ADCTRIG17 - ePWM7, ADCSOCA            12h ADCTRIG18 - ePWM7, ADCSOCA            13h ADCTRIG19 - ePWM8, ADCSOCA            14h ADCTRIG20 - ePWM8, ADCSOCA            15h ADCTRIG21 - ePWM9, ADCSOCA            16h ADCTRIG22 - ePWM9, ADCSOCA            17h ADCTRIG23 - ePWM10, ADCSOCA            18h ADCTRIG24 - ePWM10, ADCSOCA            19h ADCTRIG25 - ePWM11, ADCSOCA            1Ah ADCTRIG26 - ePWM11, ADCSOCA            1Bh ADCTRIG27 - ePWM12, ADCSOCA            1Ch ADCTRIG28 - ePWM12, ADCSOCA            1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n            1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n            1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n            20h - 27h - Reserved            28h ADCTRIG40 - REP1TRIG            29h ADCTRIG41 - REP2TRIG            2Ah - 4Fh - Reserved            50h ADCTRIG80 eCAP1            51h ADCTRIG81 eCAP2            52h ADCTRIG82 eCAP3            53h ADCTRIG83 eCAP4            54h ADCTRIG84 eCAP5            55h ADCTRIG85 eCAP6            56h ADCTRIG86 eCAP7            57h ADCTRIG87 eCAP8            58h ADCTRIG88 - ePWM13, ADCSOCA            59h ADCTRIG89 - ePWM13, ADCSOCA            5Ah ADCTRIG90 - ePWM14, ADCSOCA            5Bh ADCTRIG91 - ePWM14, ADCSOCA            5Ch ADCTRIG92 - ePWM15, ADCSOCA            5Dh ADCTRIG93 - ePWM15, ADCSOCA            5Eh ADCTRIG94 - ePWM16, ADCSOCA            5Fh ADCTRIG95 - ePWM16, ADCSOCA            60h ADCTRIG96 - ePWM17, ADCSOCA            61h ADCTRIG97 - ePWM17, ADCSOCA            62h ADCTRIG98 - ePWM18, ADCSOCA            63h ADCTRIG99 - ePWM18, ADCSOCA            64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-83. ADCSOC0CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC0 Channel Select. Selects the channel to be converted when SOC0 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	SOC0 Acquisition Prescale. Controls the sample and hold window for this SOC. 000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration. Reset type: SYSRSn

### 18.16.3.18 ADCSOC1CTL Register (Offset = 12h) [Reset = 0000000h]

ADCSOC1CTL is shown in [Figure 18-106](#) and described in [Table 18-84](#).

Return to the [Summary Table](#).

ADC SOC1 Control Register

**Figure 18-106. ADCSOC1CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-84. ADCSOC1CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC1 External Channel Mux Select. Selects the external mux combination to output when SOC1 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved



**Table 18-84. ADCSOC1CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC1 Trigger Source Select. Along with the SOC1 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC1 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCA                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCA                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCA                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCA                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCA                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCA                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCA                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCA                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCA                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCA                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCA                      1Bh ADCTRIG27 - ePWM12, ADCSOCA                      1Ch ADCTRIG28 - ePWM12, ADCSOCA                      1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n                      1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n                      1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n                      20h - 27h - Reserved                      28h ADCTRIG40 - REP1TRIG                      29h ADCTRIG41 - REP2TRIG                      2Ah - 4Fh - Reserved                      50h ADCTRIG80 eCAP1                      51h ADCTRIG81 eCAP2                      52h ADCTRIG82 eCAP3                      53h ADCTRIG83 eCAP4                      54h ADCTRIG84 eCAP5                      55h ADCTRIG85 eCAP6                      56h ADCTRIG86 eCAP7                      57h ADCTRIG87 eCAP8                      58h ADCTRIG88 - ePWM13, ADCSOCA                      59h ADCTRIG89 - ePWM13, ADCSOCA                      5Ah ADCTRIG90 - ePWM14, ADCSOCA                      5Bh ADCTRIG91 - ePWM14, ADCSOCA                      5Ch ADCTRIG92 - ePWM15, ADCSOCA                      5Dh ADCTRIG93 - ePWM15, ADCSOCA                      5Eh ADCTRIG94 - ePWM16, ADCSOCA                      5Fh ADCTRIG95 - ePWM16, ADCSOCA                      60h ADCTRIG96 - ePWM17, ADCSOCA                      61h ADCTRIG97 - ePWM17, ADCSOCA                      62h ADCTRIG98 - ePWM18, ADCSOCA                      63h ADCTRIG99 - ePWM18, ADCSOCA                      64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-84. ADCSOC1CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC1 Channel Select. Selects the channel to be converted when SOC1 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	<p>SOC1 Acquisition Prescale. Controls the sample and hold window for this SOC.</p> <p>000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSClk cycles long. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>Reset type: SYSRSn</p>

**18.16.3.19 ADCSOC2CTL Register (Offset = 14h) [Reset = 0000000h]**

 ADCSOC2CTL is shown in [Figure 18-107](#) and described in [Table 18-85](#).

 Return to the [Summary Table](#).

ADC SOC2 Control Register

**Figure 18-107. ADCSOC2CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-85. ADCSOC2CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC2 External Channel Mux Select. Selects the external mux combination to output when SOC2 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-85. ADCSOC2CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC2 Trigger Source Select. Along with the SOC2 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC2 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC2s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only  01h ADCTRIG1 - CPU1 Timer 0, TINT0n  02h ADCTRIG2 - CPU1 Timer 1, TINT1n  03h ADCTRIG3 - CPU1 Timer 2, TINT2n  04h ADCTRIG4 - GPIO, Input X-Bar INPUT5  05h ADCTRIG5 - ePWM1, ADCSOCA  06h ADCTRIG6 - ePWM1, ADCSOCA  07h ADCTRIG7 - ePWM2, ADCSOCA  08h ADCTRIG8 - ePWM2, ADCSOCA  09h ADCTRIG9 - ePWM3, ADCSOCA  0Ah ADCTRIG10 - ePWM3, ADCSOCA  0Bh ADCTRIG11 - ePWM4, ADCSOCA  0Ch ADCTRIG12 - ePWM4, ADCSOCA  0Dh ADCTRIG13 - ePWM5, ADCSOCA  0Eh ADCTRIG14 - ePWM5, ADCSOCA  0Fh ADCTRIG15 - ePWM6, ADCSOCA  10h ADCTRIG16 - ePWM6, ADCSOCA  11h ADCTRIG17 - ePWM7, ADCSOCA  12h ADCTRIG18 - ePWM7, ADCSOCA  13h ADCTRIG19 - ePWM8, ADCSOCA  14h ADCTRIG20 - ePWM8, ADCSOCA  15h ADCTRIG21 - ePWM9, ADCSOCA  16h ADCTRIG22 - ePWM9, ADCSOCA  17h ADCTRIG23 - ePWM10, ADCSOCA  18h ADCTRIG24 - ePWM10, ADCSOCA  19h ADCTRIG25 - ePWM11, ADCSOCA  1Ah ADCTRIG26 - ePWM11, ADCSOCA  1Bh ADCTRIG27 - ePWM12, ADCSOCA  1Ch ADCTRIG28 - ePWM12, ADCSOCA  1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n  1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n  1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n  20h - 27h - Reserved  28h ADCTRIG40 - REP1TRIG  29h ADCTRIG41 - REP2TRIG  2Ah - 4Fh - Reserved  50h ADCTRIG80 eCAP1  51h ADCTRIG81 eCAP2  52h ADCTRIG82 eCAP3  53h ADCTRIG83 eCAP4  54h ADCTRIG84 eCAP5  55h ADCTRIG85 eCAP6  56h ADCTRIG86 eCAP7  57h ADCTRIG87 eCAP8  58h ADCTRIG88 - ePWM13, ADCSOCA  59h ADCTRIG89 - ePWM13, ADCSOCA  5Ah ADCTRIG90 - ePWM14, ADCSOCA  5Bh ADCTRIG91 - ePWM14, ADCSOCA  5Ch ADCTRIG92 - ePWM15, ADCSOCA  5Dh ADCTRIG93 - ePWM15, ADCSOCA  5Eh ADCTRIG94 - ePWM16, ADCSOCA  5Fh ADCTRIG95 - ePWM16, ADCSOCA  60h ADCTRIG96 - ePWM17, ADCSOCA  61h ADCTRIG97 - ePWM17, ADCSOCA  62h ADCTRIG98 - ePWM18, ADCSOCA  63h ADCTRIG99 - ePWM18, ADCSOCA  64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-85. ADCSOC2CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC2 Channel Select. Selects the channel to be converted when SOC2 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	SOC2 Acquisition Prescale. Controls the sample and hold window for this SOC. 000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration. Reset type: SYSRSn

### 18.16.3.20 ADCSOC3CTL Register (Offset = 16h) [Reset = 0000000h]

ADCSOC3CTL is shown in [Figure 18-108](#) and described in [Table 18-86](#).

Return to the [Summary Table](#).

ADC SOC3 Control Register

**Figure 18-108. ADCSOC3CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-86. ADCSOC3CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC3 External Channel Mux Select. Selects the external mux combination to output when SOC3 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-86. ADCSOC3CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC3 Trigger Source Select. Along with the SOC3 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC3 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCA                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCA                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCA                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCA                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCA                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCA                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCA                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCA                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCA                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCA                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCA                      1Bh ADCTRIG27 - ePWM12, ADCSOCA                      1Ch ADCTRIG28 - ePWM12, ADCSOCA                      1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n                      1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n                      1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n                      20h - 27h - Reserved                      28h ADCTRIG40 - REP1TRIG                      29h ADCTRIG41 - REP2TRIG                      2Ah - 4Fh - Reserved                      50h ADCTRIG80 eCAP1                      51h ADCTRIG81 eCAP2                      52h ADCTRIG82 eCAP3                      53h ADCTRIG83 eCAP4                      54h ADCTRIG84 eCAP5                      55h ADCTRIG85 eCAP6                      56h ADCTRIG86 eCAP7                      57h ADCTRIG87 eCAP8                      58h ADCTRIG88 - ePWM13, ADCSOCA                      59h ADCTRIG89 - ePWM13, ADCSOCA                      5Ah ADCTRIG90 - ePWM14, ADCSOCA                      5Bh ADCTRIG91 - ePWM14, ADCSOCA                      5Ch ADCTRIG92 - ePWM15, ADCSOCA                      5Dh ADCTRIG93 - ePWM15, ADCSOCA                      5Eh ADCTRIG94 - ePWM16, ADCSOCA                      5Fh ADCTRIG95 - ePWM16, ADCSOCA                      60h ADCTRIG96 - ePWM17, ADCSOCA                      61h ADCTRIG97 - ePWM17, ADCSOCA                      62h ADCTRIG98 - ePWM18, ADCSOCA                      63h ADCTRIG99 - ePWM18, ADCSOCA                      64h - 7Fh - Reserved                      Reset type: SYSRSn</p>

**Table 18-86. ADCSOC3CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC3 Channel Select. Selects the channel to be converted when SOC3 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	<p>SOC3 Acquisition Prescale. Controls the sample and hold window for this SOC.</p> <p>000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSClk cycles long. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>Reset type: SYSRSn</p>



**18.16.3.21 ADCSOC4CTL Register (Offset = 18h) [Reset = 0000000h]**

 ADCSOC4CTL is shown in [Figure 18-109](#) and described in [Table 18-87](#).

 Return to the [Summary Table](#).

ADC SOC4 Control Register

**Figure 18-109. ADCSOC4CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-87. ADCSOC4CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC4 External Channel Mux Select. Selects the external mux combination to output when SOC4 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-87. ADCSOC4CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC4 Trigger Source Select. Along with the SOC4 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC4 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC4s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only            01h ADCTRIG1 - CPU1 Timer 0, TINT0n            02h ADCTRIG2 - CPU1 Timer 1, TINT1n            03h ADCTRIG3 - CPU1 Timer 2, TINT2n            04h ADCTRIG4 - GPIO, Input X-Bar INPUT5            05h ADCTRIG5 - ePWM1, ADCSOCA            06h ADCTRIG6 - ePWM1, ADCSOCA            07h ADCTRIG7 - ePWM2, ADCSOCA            08h ADCTRIG8 - ePWM2, ADCSOCA            09h ADCTRIG9 - ePWM3, ADCSOCA            0Ah ADCTRIG10 - ePWM3, ADCSOCA            0Bh ADCTRIG11 - ePWM4, ADCSOCA            0Ch ADCTRIG12 - ePWM4, ADCSOCA            0Dh ADCTRIG13 - ePWM5, ADCSOCA            0Eh ADCTRIG14 - ePWM5, ADCSOCA            0Fh ADCTRIG15 - ePWM6, ADCSOCA            10h ADCTRIG16 - ePWM6, ADCSOCA            11h ADCTRIG17 - ePWM7, ADCSOCA            12h ADCTRIG18 - ePWM7, ADCSOCA            13h ADCTRIG19 - ePWM8, ADCSOCA            14h ADCTRIG20 - ePWM8, ADCSOCA            15h ADCTRIG21 - ePWM9, ADCSOCA            16h ADCTRIG22 - ePWM9, ADCSOCA            17h ADCTRIG23 - ePWM10, ADCSOCA            18h ADCTRIG24 - ePWM10, ADCSOCA            19h ADCTRIG25 - ePWM11, ADCSOCA            1Ah ADCTRIG26 - ePWM11, ADCSOCA            1Bh ADCTRIG27 - ePWM12, ADCSOCA            1Ch ADCTRIG28 - ePWM12, ADCSOCA            1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n            1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n            1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n            20h - 27h - Reserved            28h ADCTRIG40 - REP1TRIG            29h ADCTRIG41 - REP2TRIG            2Ah - 4Fh - Reserved            50h ADCTRIG80 eCAP1            51h ADCTRIG81 eCAP2            52h ADCTRIG82 eCAP3            53h ADCTRIG83 eCAP4            54h ADCTRIG84 eCAP5            55h ADCTRIG85 eCAP6            56h ADCTRIG86 eCAP7            57h ADCTRIG87 eCAP8            58h ADCTRIG88 - ePWM13, ADCSOCA            59h ADCTRIG89 - ePWM13, ADCSOCA            5Ah ADCTRIG90 - ePWM14, ADCSOCA            5Bh ADCTRIG91 - ePWM14, ADCSOCA            5Ch ADCTRIG92 - ePWM15, ADCSOCA            5Dh ADCTRIG93 - ePWM15, ADCSOCA            5Eh ADCTRIG94 - ePWM16, ADCSOCA            5Fh ADCTRIG95 - ePWM16, ADCSOCA            60h ADCTRIG96 - ePWM17, ADCSOCA            61h ADCTRIG97 - ePWM17, ADCSOCA            62h ADCTRIG98 - ePWM18, ADCSOCA            63h ADCTRIG99 - ePWM18, ADCSOCA            64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-87. ADCSOC4CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC4 Channel Select. Selects the channel to be converted when SOC4 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	SOC4 Acquisition Prescale. Controls the sample and hold window for this SOC. 000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration. Reset type: SYSRSn

### 18.16.3.22 ADCSOC5CTL Register (Offset = 1Ah) [Reset = 0000000h]

ADCSOC5CTL is shown in [Figure 18-110](#) and described in [Table 18-88](#).

Return to the [Summary Table](#).

ADC SOC5 Control Register

**Figure 18-110. ADCSOC5CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-88. ADCSOC5CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC5 External Channel Mux Select. Selects the external mux combination to output when SOC5 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-88. ADCSOC5CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC5 Trigger Source Select. Along with the SOC5 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC5 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC5s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCA                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCA                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCA                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCA                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCA                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCA                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCA                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCA                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCA                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCA                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCA                      1Bh ADCTRIG27 - ePWM12, ADCSOCA                      1Ch ADCTRIG28 - ePWM12, ADCSOCA                      1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n                      1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n                      1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n                      20h - 27h - Reserved                      28h ADCTRIG40 - REP1TRIG                      29h ADCTRIG41 - REP2TRIG                      2Ah - 4Fh - Reserved                      50h ADCTRIG80 eCAP1                      51h ADCTRIG81 eCAP2                      52h ADCTRIG82 eCAP3                      53h ADCTRIG83 eCAP4                      54h ADCTRIG84 eCAP5                      55h ADCTRIG85 eCAP6                      56h ADCTRIG86 eCAP7                      57h ADCTRIG87 eCAP8                      58h ADCTRIG88 - ePWM13, ADCSOCA                      59h ADCTRIG89 - ePWM13, ADCSOCA                      5Ah ADCTRIG90 - ePWM14, ADCSOCA                      5Bh ADCTRIG91 - ePWM14, ADCSOCA                      5Ch ADCTRIG92 - ePWM15, ADCSOCA                      5Dh ADCTRIG93 - ePWM15, ADCSOCA                      5Eh ADCTRIG94 - ePWM16, ADCSOCA                      5Fh ADCTRIG95 - ePWM16, ADCSOCA                      60h ADCTRIG96 - ePWM17, ADCSOCA                      61h ADCTRIG97 - ePWM17, ADCSOCA                      62h ADCTRIG98 - ePWM18, ADCSOCA                      63h ADCTRIG99 - ePWM18, ADCSOCA                      64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-88. ADCSOC5CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC5 Channel Select. Selects the channel to be converted when SOC5 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	<p>SOC5 Acquisition Prescale. Controls the sample and hold window for this SOC.</p> <p>000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.23 ADCSOC6CTL Register (Offset = 1Ch) [Reset = 0000000h]

ADCSOC6CTL is shown in [Figure 18-111](#) and described in [Table 18-89](#).

Return to the [Summary Table](#).

ADC SOC6 Control Register

**Figure 18-111. ADCSOC6CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-89. ADCSOC6CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC6 External Channel Mux Select. Selects the external mux combination to output when SOC6 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-89. ADCSOC6CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC6 Trigger Source Select. Along with the SOC6 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC6 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC6s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only            01h ADCTRIG1 - CPU1 Timer 0, TINT0n            02h ADCTRIG2 - CPU1 Timer 1, TINT1n            03h ADCTRIG3 - CPU1 Timer 2, TINT2n            04h ADCTRIG4 - GPIO, Input X-Bar INPUT5            05h ADCTRIG5 - ePWM1, ADCSOCA            06h ADCTRIG6 - ePWM1, ADCSOCA            07h ADCTRIG7 - ePWM2, ADCSOCA            08h ADCTRIG8 - ePWM2, ADCSOCA            09h ADCTRIG9 - ePWM3, ADCSOCA            0Ah ADCTRIG10 - ePWM3, ADCSOCA            0Bh ADCTRIG11 - ePWM4, ADCSOCA            0Ch ADCTRIG12 - ePWM4, ADCSOCA            0Dh ADCTRIG13 - ePWM5, ADCSOCA            0Eh ADCTRIG14 - ePWM5, ADCSOCA            0Fh ADCTRIG15 - ePWM6, ADCSOCA            10h ADCTRIG16 - ePWM6, ADCSOCA            11h ADCTRIG17 - ePWM7, ADCSOCA            12h ADCTRIG18 - ePWM7, ADCSOCA            13h ADCTRIG19 - ePWM8, ADCSOCA            14h ADCTRIG20 - ePWM8, ADCSOCA            15h ADCTRIG21 - ePWM9, ADCSOCA            16h ADCTRIG22 - ePWM9, ADCSOCA            17h ADCTRIG23 - ePWM10, ADCSOCA            18h ADCTRIG24 - ePWM10, ADCSOCA            19h ADCTRIG25 - ePWM11, ADCSOCA            1Ah ADCTRIG26 - ePWM11, ADCSOCA            1Bh ADCTRIG27 - ePWM12, ADCSOCA            1Ch ADCTRIG28 - ePWM12, ADCSOCA            1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n            1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n            1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n            20h - 27h - Reserved            28h ADCTRIG40 - REP1TRIG            29h ADCTRIG41 - REP2TRIG            2Ah - 4Fh - Reserved            50h ADCTRIG80 eCAP1            51h ADCTRIG81 eCAP2            52h ADCTRIG82 eCAP3            53h ADCTRIG83 eCAP4            54h ADCTRIG84 eCAP5            55h ADCTRIG85 eCAP6            56h ADCTRIG86 eCAP7            57h ADCTRIG87 eCAP8            58h ADCTRIG88 - ePWM13, ADCSOCA            59h ADCTRIG89 - ePWM13, ADCSOCA            5Ah ADCTRIG90 - ePWM14, ADCSOCA            5Bh ADCTRIG91 - ePWM14, ADCSOCA            5Ch ADCTRIG92 - ePWM15, ADCSOCA            5Dh ADCTRIG93 - ePWM15, ADCSOCA            5Eh ADCTRIG94 - ePWM16, ADCSOCA            5Fh ADCTRIG95 - ePWM16, ADCSOCA            60h ADCTRIG96 - ePWM17, ADCSOCA            61h ADCTRIG97 - ePWM17, ADCSOCA            62h ADCTRIG98 - ePWM18, ADCSOCA            63h ADCTRIG99 - ePWM18, ADCSOCA            64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>



**Table 18-89. ADCSOC6CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC6 Channel Select. Selects the channel to be converted when SOC6 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	SOC6 Acquisition Prescale. Controls the sample and hold window for this SOC. 000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration. Reset type: SYSRSn

### 18.16.3.24 ADCSOC7CTL Register (Offset = 1Eh) [Reset = 0000000h]

ADCSOC7CTL is shown in [Figure 18-112](#) and described in [Table 18-90](#).

Return to the [Summary Table](#).

ADC SOC7 Control Register

**Figure 18-112. ADCSOC7CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-90. ADCSOC7CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC7 External Channel Mux Select. Selects the external mux combination to output when SOC7 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-90. ADCSOC7CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC7 Trigger Source Select. Along with the SOC7 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC7 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCA                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCA                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCA                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCA                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCA                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCA                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCA                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCA                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCA                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCA                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCA                      1Bh ADCTRIG27 - ePWM12, ADCSOCA                      1Ch ADCTRIG28 - ePWM12, ADCSOCA                      1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n                      1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n                      1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n                      20h - 27h - Reserved                      28h ADCTRIG40 - REP1TRIG                      29h ADCTRIG41 - REP2TRIG                      2Ah - 4Fh - Reserved                      50h ADCTRIG80 eCAP1                      51h ADCTRIG81 eCAP2                      52h ADCTRIG82 eCAP3                      53h ADCTRIG83 eCAP4                      54h ADCTRIG84 eCAP5                      55h ADCTRIG85 eCAP6                      56h ADCTRIG86 eCAP7                      57h ADCTRIG87 eCAP8                      58h ADCTRIG88 - ePWM13, ADCSOCA                      59h ADCTRIG89 - ePWM13, ADCSOCA                      5Ah ADCTRIG90 - ePWM14, ADCSOCA                      5Bh ADCTRIG91 - ePWM14, ADCSOCA                      5Ch ADCTRIG92 - ePWM15, ADCSOCA                      5Dh ADCTRIG93 - ePWM15, ADCSOCA                      5Eh ADCTRIG94 - ePWM16, ADCSOCA                      5Fh ADCTRIG95 - ePWM16, ADCSOCA                      60h ADCTRIG96 - ePWM17, ADCSOCA                      61h ADCTRIG97 - ePWM17, ADCSOCA                      62h ADCTRIG98 - ePWM18, ADCSOCA                      63h ADCTRIG99 - ePWM18, ADCSOCA                      64h - 7Fh - Reserved                      Reset type: SYSRSn</p>

**Table 18-90. ADCSOC7CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC7 Channel Select. Selects the channel to be converted when SOC7 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	<p>SOC7 Acquisition Prescale. Controls the sample and hold window for this SOC.</p> <p>000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSClk cycles long. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>Reset type: SYSRSn</p>

**18.16.3.25 ADCSOC8CTL Register (Offset = 20h) [Reset = 0000000h]**

 ADCSOC8CTL is shown in [Figure 18-113](#) and described in [Table 18-91](#).

 Return to the [Summary Table](#).

ADC SOC8 Control Register

**Figure 18-113. ADCSOC8CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-91. ADCSOC8CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC8 External Channel Mux Select. Selects the external mux combination to output when SOC8 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-91. ADCSOC8CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC8 Trigger Source Select. Along with the SOC8 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC8 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC8s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only            01h ADCTRIG1 - CPU1 Timer 0, TINT0n            02h ADCTRIG2 - CPU1 Timer 1, TINT1n            03h ADCTRIG3 - CPU1 Timer 2, TINT2n            04h ADCTRIG4 - GPIO, Input X-Bar INPUT5            05h ADCTRIG5 - ePWM1, ADCSOCA            06h ADCTRIG6 - ePWM1, ADCSOCA            07h ADCTRIG7 - ePWM2, ADCSOCA            08h ADCTRIG8 - ePWM2, ADCSOCA            09h ADCTRIG9 - ePWM3, ADCSOCA            0Ah ADCTRIG10 - ePWM3, ADCSOCA            0Bh ADCTRIG11 - ePWM4, ADCSOCA            0Ch ADCTRIG12 - ePWM4, ADCSOCA            0Dh ADCTRIG13 - ePWM5, ADCSOCA            0Eh ADCTRIG14 - ePWM5, ADCSOCA            0Fh ADCTRIG15 - ePWM6, ADCSOCA            10h ADCTRIG16 - ePWM6, ADCSOCA            11h ADCTRIG17 - ePWM7, ADCSOCA            12h ADCTRIG18 - ePWM7, ADCSOCA            13h ADCTRIG19 - ePWM8, ADCSOCA            14h ADCTRIG20 - ePWM8, ADCSOCA            15h ADCTRIG21 - ePWM9, ADCSOCA            16h ADCTRIG22 - ePWM9, ADCSOCA            17h ADCTRIG23 - ePWM10, ADCSOCA            18h ADCTRIG24 - ePWM10, ADCSOCA            19h ADCTRIG25 - ePWM11, ADCSOCA            1Ah ADCTRIG26 - ePWM11, ADCSOCA            1Bh ADCTRIG27 - ePWM12, ADCSOCA            1Ch ADCTRIG28 - ePWM12, ADCSOCA            1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n            1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n            1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n            20h - 27h - Reserved            28h ADCTRIG40 - REP1TRIG            29h ADCTRIG41 - REP2TRIG            2Ah - 4Fh - Reserved            50h ADCTRIG80 eCAP1            51h ADCTRIG81 eCAP2            52h ADCTRIG82 eCAP3            53h ADCTRIG83 eCAP4            54h ADCTRIG84 eCAP5            55h ADCTRIG85 eCAP6            56h ADCTRIG86 eCAP7            57h ADCTRIG87 eCAP8            58h ADCTRIG88 - ePWM13, ADCSOCA            59h ADCTRIG89 - ePWM13, ADCSOCA            5Ah ADCTRIG90 - ePWM14, ADCSOCA            5Bh ADCTRIG91 - ePWM14, ADCSOCA            5Ch ADCTRIG92 - ePWM15, ADCSOCA            5Dh ADCTRIG93 - ePWM15, ADCSOCA            5Eh ADCTRIG94 - ePWM16, ADCSOCA            5Fh ADCTRIG95 - ePWM16, ADCSOCA            60h ADCTRIG96 - ePWM17, ADCSOCA            61h ADCTRIG97 - ePWM17, ADCSOCA            62h ADCTRIG98 - ePWM18, ADCSOCA            63h ADCTRIG99 - ePWM18, ADCSOCA            64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-91. ADCSOC8CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC8 Channel Select. Selects the channel to be converted when SOC8 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	SOC8 Acquisition Prescale. Controls the sample and hold window for this SOC. 000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration. Reset type: SYSRSn

### 18.16.3.26 ADCSOC9CTL Register (Offset = 22h) [Reset = 0000000h]

ADCSOC9CTL is shown in [Figure 18-114](#) and described in [Table 18-92](#).

Return to the [Summary Table](#).

ADC SOC9 Control Register

**Figure 18-114. ADCSOC9CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-92. ADCSOC9CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC9 External Channel Mux Select. Selects the external mux combination to output when SOC9 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved



**Table 18-92. ADCSOC9CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC9 Trigger Source Select. Along with the SOC9 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC9 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC9s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCA                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCA                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCA                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCA                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCA                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCA                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCA                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCA                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCA                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCA                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCA                      1Bh ADCTRIG27 - ePWM12, ADCSOCA                      1Ch ADCTRIG28 - ePWM12, ADCSOCA                      1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n                      1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n                      1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n                      20h - 27h - Reserved                      28h ADCTRIG40 - REP1TRIG                      29h ADCTRIG41 - REP2TRIG                      2Ah - 4Fh - Reserved                      50h ADCTRIG80 eCAP1                      51h ADCTRIG81 eCAP2                      52h ADCTRIG82 eCAP3                      53h ADCTRIG83 eCAP4                      54h ADCTRIG84 eCAP5                      55h ADCTRIG85 eCAP6                      56h ADCTRIG86 eCAP7                      57h ADCTRIG87 eCAP8                      58h ADCTRIG88 - ePWM13, ADCSOCA                      59h ADCTRIG89 - ePWM13, ADCSOCA                      5Ah ADCTRIG90 - ePWM14, ADCSOCA                      5Bh ADCTRIG91 - ePWM14, ADCSOCA                      5Ch ADCTRIG92 - ePWM15, ADCSOCA                      5Dh ADCTRIG93 - ePWM15, ADCSOCA                      5Eh ADCTRIG94 - ePWM16, ADCSOCA                      5Fh ADCTRIG95 - ePWM16, ADCSOCA                      60h ADCTRIG96 - ePWM17, ADCSOCA                      61h ADCTRIG97 - ePWM17, ADCSOCA                      62h ADCTRIG98 - ePWM18, ADCSOCA                      63h ADCTRIG99 - ePWM18, ADCSOCA                      64h - 7Fh - Reserved                      Reset type: SYSRSn</p>

**Table 18-92. ADCSOC9CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC9 Channel Select. Selects the channel to be converted when SOC9 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	<p>SOC9 Acquisition Prescale. Controls the sample and hold window for this SOC.</p> <p>000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSClk cycles long. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>Reset type: SYSRSn</p>

**18.16.3.27 ADCSOC10CTL Register (Offset = 24h) [Reset = 0000000h]**

 ADCSOC10CTL is shown in [Figure 18-115](#) and described in [Table 18-93](#).

 Return to the [Summary Table](#).

ADC SOC10 Control Register

**Figure 18-115. ADCSOC10CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-93. ADCSOC10CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC10 External Channel Mux Select. Selects the external mux combination to output when SOC10 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-93. ADCSOC10CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC10 Trigger Source Select. Along with the SOC10 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC10 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOC10s in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only            01h ADCTRIG1 - CPU1 Timer 0, TINT0n            02h ADCTRIG2 - CPU1 Timer 1, TINT1n            03h ADCTRIG3 - CPU1 Timer 2, TINT2n            04h ADCTRIG4 - GPIO, Input X-Bar INPUT5            05h ADCTRIG5 - ePWM1, ADCSOCA            06h ADCTRIG6 - ePWM1, ADCSOCA            07h ADCTRIG7 - ePWM2, ADCSOCA            08h ADCTRIG8 - ePWM2, ADCSOCA            09h ADCTRIG9 - ePWM3, ADCSOCA            0Ah ADCTRIG10 - ePWM3, ADCSOCA            0Bh ADCTRIG11 - ePWM4, ADCSOCA            0Ch ADCTRIG12 - ePWM4, ADCSOCA            0Dh ADCTRIG13 - ePWM5, ADCSOCA            0Eh ADCTRIG14 - ePWM5, ADCSOCA            0Fh ADCTRIG15 - ePWM6, ADCSOCA            10h ADCTRIG16 - ePWM6, ADCSOCA            11h ADCTRIG17 - ePWM7, ADCSOCA            12h ADCTRIG18 - ePWM7, ADCSOCA            13h ADCTRIG19 - ePWM8, ADCSOCA            14h ADCTRIG20 - ePWM8, ADCSOCA            15h ADCTRIG21 - ePWM9, ADCSOCA            16h ADCTRIG22 - ePWM9, ADCSOCA            17h ADCTRIG23 - ePWM10, ADCSOCA            18h ADCTRIG24 - ePWM10, ADCSOCA            19h ADCTRIG25 - ePWM11, ADCSOCA            1Ah ADCTRIG26 - ePWM11, ADCSOCA            1Bh ADCTRIG27 - ePWM12, ADCSOCA            1Ch ADCTRIG28 - ePWM12, ADCSOCA            1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n            1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n            1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n            20h - 27h - Reserved            28h ADCTRIG40 - REP1TRIG            29h ADCTRIG41 - REP2TRIG            2Ah - 4Fh - Reserved            50h ADCTRIG80 eCAP1            51h ADCTRIG81 eCAP2            52h ADCTRIG82 eCAP3            53h ADCTRIG83 eCAP4            54h ADCTRIG84 eCAP5            55h ADCTRIG85 eCAP6            56h ADCTRIG86 eCAP7            57h ADCTRIG87 eCAP8            58h ADCTRIG88 - ePWM13, ADCSOCA            59h ADCTRIG89 - ePWM13, ADCSOCA            5Ah ADCTRIG90 - ePWM14, ADCSOCA            5Bh ADCTRIG91 - ePWM14, ADCSOCA            5Ch ADCTRIG92 - ePWM15, ADCSOCA            5Dh ADCTRIG93 - ePWM15, ADCSOCA            5Eh ADCTRIG94 - ePWM16, ADCSOCA            5Fh ADCTRIG95 - ePWM16, ADCSOCA            60h ADCTRIG96 - ePWM17, ADCSOCA            61h ADCTRIG97 - ePWM17, ADCSOCA            62h ADCTRIG98 - ePWM18, ADCSOCA            63h ADCTRIG99 - ePWM18, ADCSOCA            64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-93. ADCSOC10CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC10 Channel Select. Selects the channel to be converted when SOC10 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	SOC10 Acquisition Prescale. Controls the sample and hold window for this SOC. 000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration. Reset type: SYSRSn

### 18.16.3.28 ADCSOC11CTL Register (Offset = 26h) [Reset = 0000000h]

ADCSOC11CTL is shown in [Figure 18-116](#) and described in [Table 18-94](#).

Return to the [Summary Table](#).

ADC SOC11 Control Register

**Figure 18-116. ADCSOC11CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-94. ADCSOC11CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC11 External Channel Mux Select. Selects the external mux combination to output when SOC11 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-94. ADCSOC11CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC11 Trigger Source Select. Along with the SOC11 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC11 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCA                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCA                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCA                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCA                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCA                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCA                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCA                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCA                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCA                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCA                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCA                      1Bh ADCTRIG27 - ePWM12, ADCSOCA                      1Ch ADCTRIG28 - ePWM12, ADCSOCA                      1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n                      1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n                      1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n                      20h - 27h - Reserved                      28h ADCTRIG40 - REP1TRIG                      29h ADCTRIG41 - REP2TRIG                      2Ah - 4Fh - Reserved                      50h ADCTRIG80 eCAP1                      51h ADCTRIG81 eCAP2                      52h ADCTRIG82 eCAP3                      53h ADCTRIG83 eCAP4                      54h ADCTRIG84 eCAP5                      55h ADCTRIG85 eCAP6                      56h ADCTRIG86 eCAP7                      57h ADCTRIG87 eCAP8                      58h ADCTRIG88 - ePWM13, ADCSOCA                      59h ADCTRIG89 - ePWM13, ADCSOCA                      5Ah ADCTRIG90 - ePWM14, ADCSOCA                      5Bh ADCTRIG91 - ePWM14, ADCSOCA                      5Ch ADCTRIG92 - ePWM15, ADCSOCA                      5Dh ADCTRIG93 - ePWM15, ADCSOCA                      5Eh ADCTRIG94 - ePWM16, ADCSOCA                      5Fh ADCTRIG95 - ePWM16, ADCSOCA                      60h ADCTRIG96 - ePWM17, ADCSOCA                      61h ADCTRIG97 - ePWM17, ADCSOCA                      62h ADCTRIG98 - ePWM18, ADCSOCA                      63h ADCTRIG99 - ePWM18, ADCSOCA                      64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-94. ADCSOC11CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC11 Channel Select. Selects the channel to be converted when SOC11 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	<p>SOC11 Acquisition Prescale. Controls the sample and hold window for this SOC.</p> <p>000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>Reset type: SYSRSn</p>



**18.16.3.29 ADCSOC12CTL Register (Offset = 28h) [Reset = 0000000h]**

 ADCSOC12CTL is shown in [Figure 18-117](#) and described in [Table 18-95](#).

 Return to the [Summary Table](#).

ADC SOC12 Control Register

**Figure 18-117. ADCSOC12CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-95. ADCSOC12CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC12 External Channel Mux Select. Selects the external mux combination to output when SOC12 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-95. ADCSOC12CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC12 Trigger Source Select. Along with the SOC12 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC12 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only  01h ADCTRIG1 - CPU1 Timer 0, TINT0n  02h ADCTRIG2 - CPU1 Timer 1, TINT1n  03h ADCTRIG3 - CPU1 Timer 2, TINT2n  04h ADCTRIG4 - GPIO, Input X-Bar INPUT5  05h ADCTRIG5 - ePWM1, ADCSOCA  06h ADCTRIG6 - ePWM1, ADCSOCB  07h ADCTRIG7 - ePWM2, ADCSOCA  08h ADCTRIG8 - ePWM2, ADCSOCB  09h ADCTRIG9 - ePWM3, ADCSOCA  0Ah ADCTRIG10 - ePWM3, ADCSOCB  0Bh ADCTRIG11 - ePWM4, ADCSOCA  0Ch ADCTRIG12 - ePWM4, ADCSOCB  0Dh ADCTRIG13 - ePWM5, ADCSOCA  0Eh ADCTRIG14 - ePWM5, ADCSOCB  0Fh ADCTRIG15 - ePWM6, ADCSOCA  10h ADCTRIG16 - ePWM6, ADCSOCB  11h ADCTRIG17 - ePWM7, ADCSOCA  12h ADCTRIG18 - ePWM7, ADCSOCB  13h ADCTRIG19 - ePWM8, ADCSOCA  14h ADCTRIG20 - ePWM8, ADCSOCB  15h ADCTRIG21 - ePWM9, ADCSOCA  16h ADCTRIG22 - ePWM9, ADCSOCB  17h ADCTRIG23 - ePWM10, ADCSOCA  18h ADCTRIG24 - ePWM10, ADCSOCB  19h ADCTRIG25 - ePWM11, ADCSOCA  1Ah ADCTRIG26 - ePWM11, ADCSOCB  1Bh ADCTRIG27 - ePWM12, ADCSOCA  1Ch ADCTRIG28 - ePWM12, ADCSOCB  1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n  1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n  1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n  20h - 27h - Reserved  28h ADCTRIG40 - REP1TRIG  29h ADCTRIG41 - REP2TRIG  2Ah - 4Fh - Reserved  50h ADCTRIG80 eCAP1  51h ADCTRIG81 eCAP2  52h ADCTRIG82 eCAP3  53h ADCTRIG83 eCAP4  54h ADCTRIG84 eCAP5  55h ADCTRIG85 eCAP6  56h ADCTRIG86 eCAP7  57h ADCTRIG87 eCAP8  58h ADCTRIG88 - ePWM13, ADCSOCA  59h ADCTRIG89 - ePWM13, ADCSOCB  5Ah ADCTRIG90 - ePWM14, ADCSOCA  5Bh ADCTRIG91 - ePWM14, ADCSOCB  5Ch ADCTRIG92 - ePWM15, ADCSOCA  5Dh ADCTRIG93 - ePWM15, ADCSOCB  5Eh ADCTRIG94 - ePWM16, ADCSOCA  5Fh ADCTRIG95 - ePWM16, ADCSOCB  60h ADCTRIG96 - ePWM17, ADCSOCA  61h ADCTRIG97 - ePWM17, ADCSOCB  62h ADCTRIG98 - ePWM18, ADCSOCA  63h ADCTRIG99 - ePWM18, ADCSOCB  64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-95. ADCSOC12CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC12 Channel Select. Selects the channel to be converted when SOC12 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	SOC12 Acquisition Prescale. Controls the sample and hold window for this SOC. 000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration. Reset type: SYSRSn

### 18.16.3.30 ADCSOC13CTL Register (Offset = 2Ah) [Reset = 0000000h]

ADCSOC13CTL is shown in [Figure 18-118](#) and described in [Table 18-96](#).

Return to the [Summary Table](#).

ADC SOC13 Control Register

**Figure 18-118. ADCSOC13CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-96. ADCSOC13CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC13 External Channel Mux Select. Selects the external mux combination to output when SOC13 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-96. ADCSOC13CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC13 Trigger Source Select. Along with the SOC13 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC13 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCA                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCA                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCA                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCA                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCA                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCA                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCA                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCA                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCA                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCA                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCA                      1Bh ADCTRIG27 - ePWM12, ADCSOCA                      1Ch ADCTRIG28 - ePWM12, ADCSOCA                      1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n                      1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n                      1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n                      20h - 27h - Reserved                      28h ADCTRIG40 - REP1TRIG                      29h ADCTRIG41 - REP2TRIG                      2Ah - 4Fh - Reserved                      50h ADCTRIG80 eCAP1                      51h ADCTRIG81 eCAP2                      52h ADCTRIG82 eCAP3                      53h ADCTRIG83 eCAP4                      54h ADCTRIG84 eCAP5                      55h ADCTRIG85 eCAP6                      56h ADCTRIG86 eCAP7                      57h ADCTRIG87 eCAP8                      58h ADCTRIG88 - ePWM13, ADCSOCA                      59h ADCTRIG89 - ePWM13, ADCSOCA                      5Ah ADCTRIG90 - ePWM14, ADCSOCA                      5Bh ADCTRIG91 - ePWM14, ADCSOCA                      5Ch ADCTRIG92 - ePWM15, ADCSOCA                      5Dh ADCTRIG93 - ePWM15, ADCSOCA                      5Eh ADCTRIG94 - ePWM16, ADCSOCA                      5Fh ADCTRIG95 - ePWM16, ADCSOCA                      60h ADCTRIG96 - ePWM17, ADCSOCA                      61h ADCTRIG97 - ePWM17, ADCSOCA                      62h ADCTRIG98 - ePWM18, ADCSOCA                      63h ADCTRIG99 - ePWM18, ADCSOCA                      64h - 7Fh - Reserved                      Reset type: SYSRSn</p>

**Table 18-96. ADCSOC13CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC13 Channel Select. Selects the channel to be converted when SOC13 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	<p>SOC13 Acquisition Prescale. Controls the sample and hold window for this SOC.</p> <p>000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>Reset type: SYSRSn</p>

**18.16.3.31 ADCSOC14CTL Register (Offset = 2Ch) [Reset = 0000000h]**

 ADCSOC14CTL is shown in [Figure 18-119](#) and described in [Table 18-97](#).

 Return to the [Summary Table](#).

ADC SOC14 Control Register

**Figure 18-119. ADCSOC14CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-97. ADCSOC14CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC14 External Channel Mux Select. Selects the external mux combination to output when SOC14 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-97. ADCSOC14CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC14 Trigger Source Select. Along with the SOC14 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC14 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only            01h ADCTRIG1 - CPU1 Timer 0, TINT0n            02h ADCTRIG2 - CPU1 Timer 1, TINT1n            03h ADCTRIG3 - CPU1 Timer 2, TINT2n            04h ADCTRIG4 - GPIO, Input X-Bar INPUT5            05h ADCTRIG5 - ePWM1, ADCSOCA            06h ADCTRIG6 - ePWM1, ADCSOCB            07h ADCTRIG7 - ePWM2, ADCSOCA            08h ADCTRIG8 - ePWM2, ADCSOCB            09h ADCTRIG9 - ePWM3, ADCSOCA            0Ah ADCTRIG10 - ePWM3, ADCSOCB            0Bh ADCTRIG11 - ePWM4, ADCSOCA            0Ch ADCTRIG12 - ePWM4, ADCSOCB            0Dh ADCTRIG13 - ePWM5, ADCSOCA            0Eh ADCTRIG14 - ePWM5, ADCSOCB            0Fh ADCTRIG15 - ePWM6, ADCSOCA            10h ADCTRIG16 - ePWM6, ADCSOCB            11h ADCTRIG17 - ePWM7, ADCSOCA            12h ADCTRIG18 - ePWM7, ADCSOCB            13h ADCTRIG19 - ePWM8, ADCSOCA            14h ADCTRIG20 - ePWM8, ADCSOCB            15h ADCTRIG21 - ePWM9, ADCSOCA            16h ADCTRIG22 - ePWM9, ADCSOCB            17h ADCTRIG23 - ePWM10, ADCSOCA            18h ADCTRIG24 - ePWM10, ADCSOCB            19h ADCTRIG25 - ePWM11, ADCSOCA            1Ah ADCTRIG26 - ePWM11, ADCSOCB            1Bh ADCTRIG27 - ePWM12, ADCSOCA            1Ch ADCTRIG28 - ePWM12, ADCSOCB            1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n            1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n            1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n            20h - 27h - Reserved            28h ADCTRIG40 - REP1TRIG            29h ADCTRIG41 - REP2TRIG            2Ah - 4Fh - Reserved            50h ADCTRIG80 eCAP1            51h ADCTRIG81 eCAP2            52h ADCTRIG82 eCAP3            53h ADCTRIG83 eCAP4            54h ADCTRIG84 eCAP5            55h ADCTRIG85 eCAP6            56h ADCTRIG86 eCAP7            57h ADCTRIG87 eCAP8            58h ADCTRIG88 - ePWM13, ADCSOCA            59h ADCTRIG89 - ePWM13, ADCSOCB            5Ah ADCTRIG90 - ePWM14, ADCSOCA            5Bh ADCTRIG91 - ePWM14, ADCSOCB            5Ch ADCTRIG92 - ePWM15, ADCSOCA            5Dh ADCTRIG93 - ePWM15, ADCSOCB            5Eh ADCTRIG94 - ePWM16, ADCSOCA            5Fh ADCTRIG95 - ePWM16, ADCSOCB            60h ADCTRIG96 - ePWM17, ADCSOCA            61h ADCTRIG97 - ePWM17, ADCSOCB            62h ADCTRIG98 - ePWM18, ADCSOCA            63h ADCTRIG99 - ePWM18, ADCSOCB            64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>



**Table 18-97. ADCSOC14CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	SOC14 Channel Select. Selects the channel to be converted when SOC14 is received by the ADC. Single-ended Signaling Mode (SIGNALMODE = 0): 00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31 Differential Signaling Mode (SIGNALMODE = 1): 00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting) Reset type: SYSRSn
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	SOC14 Acquisition Prescale. Controls the sample and hold window for this SOC. 000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration. Reset type: SYSRSn

### 18.16.3.32 ADCSOC15CTL Register (Offset = 2Eh) [Reset = 0000000h]

ADCSOC15CTL is shown in [Figure 18-120](#) and described in [Table 18-98](#).

Return to the [Summary Table](#).

ADC SOC15 Control Register

**Figure 18-120. ADCSOC15CTL Register**

31	30	29	28	27	26	25	24
EXTCHSEL				RESERVED	TRIGSEL		
R/W-0h				R-0h	R/W-0h		
23	22	21	20	19	18	17	16
TRIGSEL				CHSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
CHSEL	RESERVED			RESERVED		RESERVED	ACQPS
R/W-0h	R/W-0h			R/W-0h		R-0h	R/W-0h
7	6	5	4	3	2	1	0
ACQPS							
R/W-0h							

**Table 18-98. ADCSOC15CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EXTCHSEL	R/W	0h	SOC15 External Channel Mux Select. Selects the external mux combination to output when SOC15 is received by the ADC. Some or all of the ADCEXTMUX lines can be enabled via the device GPIO mux to control an external analog mux. 0h ADCEXTMUX[3:0] = 0000 1h ADCEXTMUX[3:0] = 0001 2h ADCEXTMUX[3:0] = 0010 3h ADCEXTMUX[3:0] = 0011 4h ADCEXTMUX[3:0] = 0100 5h ADCEXTMUX[3:0] = 0101 6h ADCEXTMUX[3:0] = 0110 7h ADCEXTMUX[3:0] = 0111 8h ADCEXTMUX[3:0] = 1000 9h ADCEXTMUX[3:0] = 1001 Ah ADCEXTMUX[3:0] = 1010 Bh ADCEXTMUX[3:0] = 1011 Ch ADCEXTMUX[3:0] = 1100 Dh ADCEXTMUX[3:0] = 1101 Eh ADCEXTMUX[3:0] = 1110 Fh ADCEXTMUX[3:0] = 1111 Reset type: SYSRSn
27	RESERVED	R	0h	Reserved

**Table 18-98. ADCSOC15CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26-20	TRIGSEL	R/W	0h	<p>SOC15 Trigger Source Select. Along with the SOC15 field in the ADCINTSOCSEL1 register, this bit field configures which trigger will set the SOC15 flag in the ADCSOCFLG1 register to initiate a conversion to start once priority is given to it.</p> <p>Note: SOCFRC1 register can always be used to software trigger SOCs in addition to any hardware trigger configuration.</p> <p>00h ADCTRIG0 - Software only                      01h ADCTRIG1 - CPU1 Timer 0, TINT0n                      02h ADCTRIG2 - CPU1 Timer 1, TINT1n                      03h ADCTRIG3 - CPU1 Timer 2, TINT2n                      04h ADCTRIG4 - GPIO, Input X-Bar INPUT5                      05h ADCTRIG5 - ePWM1, ADCSOCA                      06h ADCTRIG6 - ePWM1, ADCSOCB                      07h ADCTRIG7 - ePWM2, ADCSOCA                      08h ADCTRIG8 - ePWM2, ADCSOCB                      09h ADCTRIG9 - ePWM3, ADCSOCA                      0Ah ADCTRIG10 - ePWM3, ADCSOCB                      0Bh ADCTRIG11 - ePWM4, ADCSOCA                      0Ch ADCTRIG12 - ePWM4, ADCSOCB                      0Dh ADCTRIG13 - ePWM5, ADCSOCA                      0Eh ADCTRIG14 - ePWM5, ADCSOCB                      0Fh ADCTRIG15 - ePWM6, ADCSOCA                      10h ADCTRIG16 - ePWM6, ADCSOCB                      11h ADCTRIG17 - ePWM7, ADCSOCA                      12h ADCTRIG18 - ePWM7, ADCSOCB                      13h ADCTRIG19 - ePWM8, ADCSOCA                      14h ADCTRIG20 - ePWM8, ADCSOCB                      15h ADCTRIG21 - ePWM9, ADCSOCA                      16h ADCTRIG22 - ePWM9, ADCSOCB                      17h ADCTRIG23 - ePWM10, ADCSOCA                      18h ADCTRIG24 - ePWM10, ADCSOCB                      19h ADCTRIG25 - ePWM11, ADCSOCA                      1Ah ADCTRIG26 - ePWM11, ADCSOCB                      1Bh ADCTRIG27 - ePWM12, ADCSOCA                      1Ch ADCTRIG28 - ePWM12, ADCSOCB                      1Dh ADCTRIG29 - CPU2 Timer 0, TINT0n                      1Eh ADCTRIG30 - CPU2 Timer 1, TINT1n                      1Fh ADCTRIG31 - CPU2 Timer 2, TINT2n                      20h - 27h - Reserved                      28h ADCTRIG40 - REP1TRIG                      29h ADCTRIG41 - REP2TRIG                      2Ah - 4Fh - Reserved                      50h ADCTRIG80 eCAP1                      51h ADCTRIG81 eCAP2                      52h ADCTRIG82 eCAP3                      53h ADCTRIG83 eCAP4                      54h ADCTRIG84 eCAP5                      55h ADCTRIG85 eCAP6                      56h ADCTRIG86 eCAP7                      57h ADCTRIG87 eCAP8                      58h ADCTRIG88 - ePWM13, ADCSOCA                      59h ADCTRIG89 - ePWM13, ADCSOCB                      5Ah ADCTRIG90 - ePWM14, ADCSOCA                      5Bh ADCTRIG91 - ePWM14, ADCSOCB                      5Ch ADCTRIG92 - ePWM15, ADCSOCA                      5Dh ADCTRIG93 - ePWM15, ADCSOCB                      5Eh ADCTRIG94 - ePWM16, ADCSOCA                      5Fh ADCTRIG95 - ePWM16, ADCSOCB                      60h ADCTRIG96 - ePWM17, ADCSOCA                      61h ADCTRIG97 - ePWM17, ADCSOCB                      62h ADCTRIG98 - ePWM18, ADCSOCA                      63h ADCTRIG99 - ePWM18, ADCSOCB                      64h - 7Fh - Reserved                      Reset type: SYSRSn</p>

**Table 18-98. ADCSOC15CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19-15	CHSEL	R/W	0h	<p>SOC15 Channel Select. Selects the channel to be converted when SOC15 is received by the ADC.</p> <p>Single-ended Signaling Mode (SIGNALMODE = 0):</p> <p>00h ADCIN0 01h ADCIN1 02h ADCIN2 03h ADCIN3 ... 1Dh ADCIN29 1Eh ADCIN30 1Fh ADCIN31</p> <p>Differential Signaling Mode (SIGNALMODE = 1):</p> <p>00h ADCIN0 (non-inverting) and ADCIN1 (inverting) 01h ADCIN0 (non-inverting) and ADCIN1 (inverting) 02h ADCIN2 (non-inverting) and ADCIN3 (inverting) 03h ADCIN2 (non-inverting) and ADCIN3 (inverting) 04h ADCIN4 (non-inverting) and ADCIN5 (inverting) 05h ADCIN4 (non-inverting) and ADCIN5 (inverting) ... 0Eh ADCIN26 (non-inverting) and ADCIN27 (inverting) 0Fh ADCIN26 (non-inverting) and ADCIN27 (inverting) 10h ADCIN28 (non-inverting) and ADCIN29 (inverting) 11h ADCIN28 (non-inverting) and ADCIN29 (inverting) 1Eh ADCIN30 (non-inverting) and ADCIN31 (inverting) 1Fh ADCIN30 (non-inverting) and ADCIN31 (inverting)</p> <p>Reset type: SYSRSn</p>
14-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9	RESERVED	R	0h	Reserved
8-0	ACQPS	R/W	0h	<p>SOC15 Acquisition Prescale. Controls the sample and hold window for this SOC.</p> <p>000h Reserved 001h Reserved 002h Sample window is 3 system clock cycles wide 003h Sample window is 4 system clock cycles wide ... 1FFh Sample window is 512 system clock cycles wide</p> <p>The configured acquisition time must be at least as long as one ADCCLK cycle for correct ADC operation. The configured acquisition time must also be at least 3 SYSCCLK cycles long. The device datasheet will also specify a minimum sample and hold window duration.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.33 ADCEVTSTAT Register (Offset = 30h) [Reset = 0000h]

ADCEVTSTAT is shown in [Figure 18-121](#) and described in [Table 18-99](#).

Return to the [Summary Table](#).

ADC Event Status Register

**Figure 18-121. ADCEVTSTAT Register**

15	14	13	12	11	10	9	8
RESERVED	PPB4ZERO	PPB4TRIPLO	PPB4TRIPHI	RESERVED	PPB3ZERO	PPB3TRIPLO	PPB3TRIPHI
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	PPB2ZERO	PPB2TRIPLO	PPB2TRIPHI	RESERVED	PPB1ZERO	PPB1TRIPLO	PPB1TRIPHI
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 18-99. ADCEVTSTAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	PPB4ZERO	R	0h	Post Processing Block 4 Zero Crossing Flag. When set indicates the ADCPPB4RESULT register has changed sign. This bit is gated by EOC signal. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
13	PPB4TRIPLO	R	0h	Post Processing Block 4 Trip Low Flag. When set indicates a digital compare trip low event has occurred. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
12	PPB4TRIPHI	R	0h	Post Processing Block 4 Trip High Flag. When set indicates a digital compare trip high event has occurred. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	PPB3ZERO	R	0h	Post Processing Block 3 Zero Crossing Flag. When set indicates the ADCPPB3RESULT register has changed sign. This bit is gated by EOC signal. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn

**Table 18-99. ADCEVTSTAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	PPB3TRIPLO	R	0h	<p>Post Processing Block 3 Trip Low Flag. When set indicates a digital compare trip low event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
8	PPB3TRIPHI	R	0h	<p>Post Processing Block 3 Trip High Flag. When set indicates a digital compare trip high event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
7	RESERVED	R	0h	Reserved
6	PPB2ZERO	R	0h	<p>Post Processing Block 2 Zero Crossing Flag. When set indicates the ADCPPB2RESULT register has changed sign. This bit is gated by EOC signal.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
5	PPB2TRIPLO	R	0h	<p>Post Processing Block 2 Trip Low Flag. When set indicates a digital compare trip low event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
4	PPB2TRIPHI	R	0h	<p>Post Processing Block 2 Trip High Flag. When set indicates a digital compare trip high event has occurred.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>
3	RESERVED	R	0h	Reserved
2	PPB1ZERO	R	0h	<p>Post Processing Block 1 Zero Crossing Flag. When set indicates the ADCPPB1RESULT register has changed sign. This bit is gated by EOC signal.</p> <p>Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt.</p> <p>Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority</p> <p>Reset type: SYSRSn</p>

**Table 18-99. ADCEVTSTAT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	PPB1TRIPLO	R	0h	Post Processing Block 1 Trip Low Flag. When set indicates a digital compare trip low event has occurred. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
0	PPB1TRIPHI	R	0h	Post Processing Block 1 Trip High Flag. When set indicates a digital compare trip high event has occurred. Note: these bits are set even when the corresponding enable in ADCEVTINTSEL is not set. Because of this, an ISR may need to examine both the ADCEVTSTAT and ADCEVTINTSEL registers to determine the source of the interrupt. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn

### 18.16.3.34 ADCEVTCLR Register (Offset = 32h) [Reset = 0000h]

ADCEVTCLR is shown in [Figure 18-122](#) and described in [Table 18-100](#).

Return to the [Summary Table](#).

ADC Event Clear Register

**Figure 18-122. ADCEVTCLR Register**

15	14	13	12	11	10	9	8
RESERVED	PPB4ZERO	PPB4TRIPLO	PPB4TRIPHI	RESERVED	PPB3ZERO	PPB3TRIPLO	PPB3TRIPHI
R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED	PPB2ZERO	PPB2TRIPLO	PPB2TRIPHI	RESERVED	PPB1ZERO	PPB1TRIPLO	PPB1TRIPHI
R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 18-100. ADCEVTCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	PPB4ZERO	R-0/W1S	0h	Post Processing Block 4 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
13	PPB4TRIPLO	R-0/W1S	0h	Post Processing Block 4 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
12	PPB4TRIPHI	R-0/W1S	0h	Post Processing Block 4 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	PPB3ZERO	R-0/W1S	0h	Post Processing Block 3 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
9	PPB3TRIPLO	R-0/W1S	0h	Post Processing Block 3 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
8	PPB3TRIPHI	R-0/W1S	0h	Post Processing Block 3 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	PPB2ZERO	R-0/W1S	0h	Post Processing Block 2 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn



**Table 18-100. ADCEVTCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	PPB2TRIPLO	R-0/W1S	0h	Post Processing Block 2 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
4	PPB2TRIPHI	R-0/W1S	0h	Post Processing Block 2 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	PPB1ZERO	R-0/W1S	0h	Post Processing Block 1 Zero Crossing Clear. Clears the corresponding zero crossing flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
1	PPB1TRIPLO	R-0/W1S	0h	Post Processing Block 1 Trip Low Clear. Clears the corresponding trip low flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn
0	PPB1TRIPHI	R-0/W1S	0h	Post Processing Block 1 Trip High Clear. Clears the corresponding trip high flag in the ADCEVTSTAT register. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority Reset type: SYSRSn

### 18.16.3.35 ADCEVTSEL Register (Offset = 34h) [Reset = 0000h]

ADCEVTSEL is shown in [Figure 18-123](#) and described in [Table 18-101](#).

Return to the [Summary Table](#).

ADC Event Selection Register

**Figure 18-123. ADCEVTSEL Register**

15	14	13	12	11	10	9	8
RESERVED	PPB4ZERO	PPB4TRIPLO	PPB4TRIPHI	RESERVED	PPB3ZERO	PPB3TRIPLO	PPB3TRIPHI
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	PPB2ZERO	PPB2TRIPLO	PPB2TRIPHI	RESERVED	PPB1ZERO	PPB1TRIPLO	PPB1TRIPHI
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-101. ADCEVTSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	PPB4ZERO	R/W	0h	Post Processing Block 4 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
13	PPB4TRIPLO	R/W	0h	Post Processing Block 4 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
12	PPB4TRIPHI	R/W	0h	Post Processing Block 4 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	PPB3ZERO	R/W	0h	Post Processing Block 3 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
9	PPB3TRIPLO	R/W	0h	Post Processing Block 3 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
8	PPB3TRIPHI	R/W	0h	Post Processing Block 3 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	PPB2ZERO	R/W	0h	Post Processing Block 2 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn

**Table 18-101. ADCEVTSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	PPB2TRIPLO	R/W	0h	Post Processing Block 2 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
4	PPB2TRIPHI	R/W	0h	Post Processing Block 2 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	PPB1ZERO	R/W	0h	Post Processing Block 1 Zero Crossing Event Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
1	PPB1TRIPLO	R/W	0h	Post Processing Block 1 Trip Low Event Enable. Setting this bit allows the corresponding rising trip low flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn
0	PPB1TRIPHI	R/W	0h	Post Processing Block 1 Trip High Event Enable. Setting this bit allows the corresponding rising trip high flag to activate the event signal to the PWM blocks. The flag must be cleared before it can produce additional events to the PWM blocks. Reset type: SYSRSn

### 18.16.3.36 ADCEVTINTSEL Register (Offset = 36h) [Reset = 0000h]

ADCEVTINTSEL is shown in [Figure 18-124](#) and described in [Table 18-102](#).

Return to the [Summary Table](#).

ADC Event Interrupt Selection Register

**Figure 18-124. ADCEVTINTSEL Register**

15	14	13	12	11	10	9	8
RESERVED	PPB4ZERO	PPB4TRIPLO	PPB4TRIPHI	RESERVED	PPB3ZERO	PPB3TRIPLO	PPB3TRIPHI
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	PPB2ZERO	PPB2TRIPLO	PPB2TRIPHI	RESERVED	PPB1ZERO	PPB1TRIPLO	PPB1TRIPHI
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-102. ADCEVTINTSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	PPB4ZERO	R/W	0h	Post Processing Block 4 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
13	PPB4TRIPLO	R/W	0h	Post Processing Block 4 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
12	PPB4TRIPHI	R/W	0h	Post Processing Block 4 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	PPB3ZERO	R/W	0h	Post Processing Block 3 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
9	PPB3TRIPLO	R/W	0h	Post Processing Block 3 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
8	PPB3TRIPHI	R/W	0h	Post Processing Block 3 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	PPB2ZERO	R/W	0h	Post Processing Block 2 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn

**Table 18-102. ADCEVTINTSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	PPB2TRIPLO	R/W	0h	Post Processing Block 2 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
4	PPB2TRIPHI	R/W	0h	Post Processing Block 2 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	PPB1ZERO	R/W	0h	Post Processing Block 1 Zero Crossing Interrupt Enable. Setting this bit allows the corresponding rising zero crossing flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
1	PPB1TRIPLO	R/W	0h	Post Processing Block 1 Trip Low Interrupt Enable. Setting this bit allows the corresponding rising trip low flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn
0	PPB1TRIPHI	R/W	0h	Post Processing Block 1 Trip High Interrupt Enable. Setting this bit allows the corresponding rising trip high flag to activate the event interrupt signal to the PIE. The flag must be cleared before it can produce additional interrupts to the PIE. Reset type: SYSRSn

### 18.16.3.37 ADCOSDETECT Register (Offset = 38h) [Reset = 0000h]

ADCOSDETECT is shown in [Figure 18-125](#) and described in [Table 18-103](#).

Return to the [Summary Table](#).

ADC Open and Shorts Detect Register

**Figure 18-125. ADCOSDETECT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					DETECTCFG		
R-0h					R/W-0h		

**Table 18-103. ADCOSDETECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R	0h	Reserved
2-0	DETECTCFG	R/W	0h	<p>ADC Opens and Shorts Detect Configuration. This bit field defines the open/shorts detection circuit state.</p> <p>0h Open/Shorts detection circuit is disabled.</p> <p>1h Open/Shorts detection circuit is enabled at zero scale.</p> <p>2h Open/Shorts detection circuit is enabled at full scale.</p> <p>3h Open/Shorts detection circuit is enabled at (nominal) 5/12 scale.</p> <p>4h Open/Shorts detection circuit is enabled at (nominal) 7/12 scale.</p> <p>5h Open/Shorts detection circuit is enabled with a (nominal) 5K pulldown to VSSA.</p> <p>6h Open/Shorts detection circuit is enabled with a (nominal) 5K pullup to VDDA.</p> <p>7h Open/Shorts detection circuit is enabled with a (nominal) 7K pulldown to VSSA.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.38 ADCCOUNTER Register (Offset = 39h) [Reset = 0000h]

ADCCOUNTER is shown in [Figure 18-126](#) and described in [Table 18-104](#).

Return to the [Summary Table](#).

ADC Counter Register

**Figure 18-126. ADCCOUNTER Register**

15	14	13	12	11	10	9	8
RESERVED				FREECOUNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
FREECOUNT							
R-0h							

**Table 18-104. ADCCOUNTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	FREECOUNT	R	0h	ADC Free Running Counter Value. This bit field reflects the status of the free running ADC counter. Reset type: SYSRSn

### 18.16.3.39 ADCREV Register (Offset = 3Ah) [Reset = 0105h]

ADCREV is shown in [Figure 18-127](#) and described in [Table 18-105](#).

Return to the [Summary Table](#).

ADC Revision Register

**Figure 18-127. ADCREV Register**

15	14	13	12	11	10	9	8
REV							
R-1h							
7	6	5	4	3	2	1	0
TYPE							
R-5h							

**Table 18-105. ADCREV Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	REV	R	1h	ADC Revision. To allow documentation of differences between revisions. First version is labeled as 00h. Reset type: SYSRSn
7-0	TYPE	R	5h	ADC Type. Always set to 5 for this ADC. Reset type: SYSRSn



### 18.16.3.40 ADCOFFTRIM Register (Offset = 3Bh) [Reset = 0000h]

ADCOFFTRIM is shown in [Figure 18-128](#) and described in [Table 18-106](#).

Return to the [Summary Table](#).

ADC Offset Trim Register

**Figure 18-128. ADCOFFTRIM Register**

15	14	13	12	11	10	9	8
OFFTRIM12BSEODD							
R/W-0h							
7	6	5	4	3	2	1	0
OFFTRIM							
R/W-0h							

**Table 18-106. ADCOFFTRIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	OFFTRIM12BSEODD	R/W	0h	If ADCCLT2.OFFTRIMMODE = 1, then this register will supply offset trim when the ADC is in 12-bit single-ended mode for odd channels. Range is +127 steps to -128 steps (2's complement format). Regardless of the converter resolution, the size of each trim step is (VREFHI-VREFLO)/65536. Reset type: XRSn
7-0	OFFTRIM	R/W	0h	ADC Offset Trim. Adjusts the conversion results of the converter up or down to account for offset error in the ADC. A different offset trim is required for each combination of resolution and signal mode. If ADCCLT2.OFFTRIMMODE = 0, then using the AdcSetMode function to set the resolution and signal mode will ensure that the correct offset trim is loaded into this register. If ADCCLT2.OFFTRIMMODE = 1, then this register will supply offset trim only when the ADC is in 12-bit single-ended mode and only for even channels. Range is +127 steps to -128 steps (2's complement format). Regardless of the converter resolution, the size of each trim step is (VREFHI-VREFLO)/65536. Reset type: XRSn

### 18.16.3.41 ADCOFFTRIM2 Register (Offset = 3Ch) [Reset = 0000h]

ADCOFFTRIM2 is shown in [Figure 18-129](#) and described in [Table 18-107](#).

Return to the [Summary Table](#).

ADC Offset Trim Register

**Figure 18-129. ADCOFFTRIM2 Register**

15	14	13	12	11	10	9	8
OFFTRIM16BSEODD							
R/W-0h							
7	6	5	4	3	2	1	0
OFFTRIM16BSEEVEN							
R/W-0h							

**Table 18-107. ADCOFFTRIM2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	OFFTRIM16BSEODD	R/W	0h	If ADCCLT2.OFFTRIMMODE = 1, then this register will supply offset trim when the ADC is in 16-bit single-ended mode for odd channels. Range is +127 steps to -128 steps (2's complement format). Regardless of the converter resolution, the size of each trim step is (VREFHI-VREFLO)/65536. Reset type: XRSn
7-0	OFFTRIM16BSEEVEN	R/W	0h	If ADCCLT2.OFFTRIMMODE = 1, then this register will supply offset trim when the ADC is in 16-bit single-ended mode for even channels. Range is +127 steps to -128 steps (2's complement format). Regardless of the converter resolution, the size of each trim step is (VREFHI-VREFLO)/65536. Reset type: XRSn

### 18.16.3.42 ADCOFFTRIM3 Register (Offset = 3Dh) [Reset = 0000h]

ADCOFFTRIM3 is shown in [Figure 18-130](#) and described in [Table 18-108](#).

Return to the [Summary Table](#).

ADC Offset Trim Register

**Figure 18-130. ADCOFFTRIM3 Register**

15	14	13	12	11	10	9	8
OFFTRIM16BDE							
R/W-0h							
7	6	5	4	3	2	1	0
OFFTRIM12BDE							
R/W-0h							

**Table 18-108. ADCOFFTRIM3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	OFFTRIM16BDE	R/W	0h	If ADCCLT2.OFFTRIMMODE = 1, then this register will supply offset trim when the ADC is in 16-bit differential mode. Range is +127 steps to -128 steps (2's compliment format). Regardless of the converter resolution, the size of each trim step is (VREFHI-VREFLO)/65536. Reset type: XRSn
7-0	OFFTRIM12BDE	R/W	0h	If ADCCLT2.OFFTRIMMODE = 1, then this register will supply offset trim when the ADC is in 12-bit differential mode. Range is +127 steps to -128 steps (2's compliment format). Regardless of the converter resolution, the size of each trim step is (VREFHI-VREFLO)/65536. Reset type: XRSn

### 18.16.3.43 ADCPPB1CONFIG Register (Offset = 40h) [Reset = 0000h]

ADCPPB1CONFIG is shown in [Figure 18-131](#) and described in [Table 18-109](#).

Return to the [Summary Table](#).

ADC PPB1 Config Register

**Figure 18-131. ADCPPB1CONFIG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	ABSEN	CBCEN	TWOSCOMPEN	CONFIG			
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h			

**Table 18-109. ADCPPB1CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6	ABSEN	R/W	0h	ADC Post Processing Block 1 Absolute Value Enable. When set this bit enables absolute value calculation on the ADCRESULTx associated with ADCPPB1. This occurs before the TWOSCOMPEN logic is evaluated (so enabling both TWOSCOMPEN and ABSEN will always result in a negative value stored in ADCPPBxRESULT) 0 ADCPPB1RESULT = ADCRESULTx - ADCPPB1OFFREF 1 ADCPPB1RESULT = abs(ADCRESULTx - ADCPPB1OFFREF) Reset type: SYSRSn
5	CBCEN	R/W	0h	ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn
4	TWOSCOMPEN	R/W	0h	ADC Post Processing Block 1 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB1RESULT register. 0 ADCPPB1RESULT = ADCRESULTx - ADCPPB1OFFREF 1 ADCPPB1RESULT = ADCPPB1OFFREF - ADCRESULTx Reset type: SYSRSn

**Table 18-109. ADCPPB1CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	CONFIG	R/W	0h	ADC Post Processing Block 1 Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block. 0000 SOC0/EOC0/RESULT0 is associated with post processing block 1 0001 SOC1/EOC1/RESULT1 is associated with post processing block 1 0010 SOC2/EOC2/RESULT2 is associated with post processing block 1 0011 SOC3/EOC3/RESULT3 is associated with post processing block 1 0100 SOC4/EOC4/RESULT4 is associated with post processing block 1 0101 SOC5/EOC5/RESULT5 is associated with post processing block 1 0110 SOC6/EOC6/RESULT6 is associated with post processing block 1 0111 SOC7/EOC7/RESULT7 is associated with post processing block 1 1000 SOC8/EOC8/RESULT8 is associated with post processing block 1 1001 SOC9/EOC9/RESULT9 is associated with post processing block 1 1010 SOC10/EOC10/RESULT10 is associated with post processing block 1 1011 SOC11/EOC11/RESULT11 is associated with post processing block 1 1100 SOC12/EOC12/RESULT12 is associated with post processing block 1 1101 SOC13/EOC13/RESULT13 is associated with post processing block 1 1110 SOC14/EOC14/RESULT14 is associated with post processing block 1 1111 SOC15/EOC15/RESULT15 is associated with post processing block 1 Reset type: SYSRSn

### 18.16.3.44 ADCPPB1STAMP Register (Offset = 41h) [Reset = 0000h]

ADCPPB1STAMP is shown in [Figure 18-132](#) and described in [Table 18-110](#).

Return to the [Summary Table](#).

ADC PPB1 Sample Delay Time Stamp Register

**Figure 18-132. ADCPPB1STAMP Register**

15	14	13	12	11	10	9	8
RESERVED				DLYSTAMP			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DLYSTAMP							
R-0h							

**Table 18-110. ADCPPB1STAMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DLYSTAMP	R	0h	ADC Post Processing Block 1 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn

### 18.16.3.45 ADCPPB1OFFCAL Register (Offset = 42h) [Reset = 0000h]

ADCPPB1OFFCAL is shown in [Figure 18-133](#) and described in [Table 18-111](#).

Return to the [Summary Table](#).

ADC PPB1 Offset Calibration Register

**Figure 18-133. ADCPPB1OFFCAL Register**

15	14	13	12	11	10	9	8
RESERVED						OFFCAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OFFCAL							
R/W-0h							

**Table 18-111. ADCPPB1OFFCAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OFFCAL	R/W	0h	ADC Post Processing Block 1 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register. 000h No change. The ADC output is stored directly into ADCRESULT. 001h ADC output - 1 is stored into ADCRESULT. 002h ADC output - 2 is stored into ADCRESULT. ... 200h ADC output + 512 is stored into ADCRESULT. ... 3FFh ADC output + 1 is stored into ADCRESULT. NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register. Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the lowest numbered PPB will be applied. Reset type: SYSRSn

### 18.16.3.46 ADCPPB1OFFREF Register (Offset = 43h) [Reset = 0000h]

ADCPPB1OFFREF is shown in [Figure 18-134](#) and described in [Table 18-112](#).

Return to the [Summary Table](#).

ADC PPB1 Offset Reference Register

**Figure 18-134. ADCPPB1OFFREF Register**

15	14	13	12	11	10	9	8
OFFREF							
R/W-0h							
7	6	5	4	3	2	1	0
OFFREF							
R/W-0h							

**Table 18-112. ADCPPB1OFFREF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	OFFREF	R/W	0h	<p>ADC Post Processing Block 1 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB1RESULT register. This subtraction is not saturated.</p> <p>0000h No change. The ADCRESULT value is passed on.            0001h ADCRESULT - 1 is passed on.            0002h ADCRESULT - 2 is passed on.            ...            8000h ADCRESULT - 32,768 is passed on.            ...            FFFFh ADCRESULT - 65,535 is passed on.</p> <p>NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode.            Reset type: SYSRSn</p>



### 18.16.3.47 ADCPPB1TRIPHI Register (Offset = 44h) [Reset = 0000000h]

ADCPPB1TRIPHI is shown in [Figure 18-135](#) and described in [Table 18-113](#).

Return to the [Summary Table](#).

ADC PPB1 Trip High Register

**Figure 18-135. ADCPPB1TRIPHI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITHI																							
R-0h								R/W-0h																							

**Table 18-113. ADCPPB1TRIPHI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITHI	R/W	0h	ADC Post Processing Block 1 Trip High Limit. This value sets the digital comparator trip high limit. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPHI[23:17] will be ignored in 16 bit mode - TRIPHI[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 18.16.3.48 ADCPPB1TRIPLO Register (Offset = 46h) [Reset = 0000000h]

ADCPPB1TRIPLO is shown in [Figure 18-136](#) and described in [Table 18-114](#).

Return to the [Summary Table](#).

ADC PPB1 Trip Low/Trigger Time Stamp Register

**Figure 18-136. ADCPPB1TRIPLO Register**

31	30	29	28	27	26	25	24
REQSTAMP							
R-0h							
23	22	21	20	19	18	17	16
REQSTAMP				LIMITLO2EN	RESERVED		LSIGN
R-0h				R/W-0h	R-0h		R/W-0h
15	14	13	12	11	10	9	8
LIMITLO							
R/W-0h							
7	6	5	4	3	2	1	0
LIMITLO							
R/W-0h							

**Table 18-114. ADCPPB1TRIPLO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	REQSTAMP	R	0h	ADC Post Processing Block 1 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn
19	LIMITLO2EN	R/W	0h	Extended Low Limit 2 Enable. 0 = Low limit set by ADCPPB1TRIPLO register. Not compatible with comparison with ADCPPB1PSUM or ADCPPB1SUM 1 = Low limit set by ADCPPB1TRIPLO2 register Reset type: SYSRSn
18-17	RESERVED	R	0h	Reserved
16	LSIGN	R/W	0h	Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn
15-0	LIMITLO	R/W	0h	ADC Post Processing Block 1 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB1RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB1RESULT register. Reset type: SYSRSn

### 18.16.3.49 ADCPPB2CONFIG Register (Offset = 48h) [Reset = 0001h]

ADCPPB2CONFIG is shown in [Figure 18-137](#) and described in [Table 18-115](#).

Return to the [Summary Table](#).

ADC PPB2 Config Register

**Figure 18-137. ADCPPB2CONFIG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	ABSEN	CBCEN	TWOSCOMPEN	CONFIG			
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h			

**Table 18-115. ADCPPB2CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6	ABSEN	R/W	0h	ADC Post Processing Block 2 Absolute Value Enable. When set this bit enables absolute value calculation on the ADCRESULTx associated with ADCPPB2. This occurs before the TWOSCOMPEN logic is evaluated (so enabling both TWOSCOMPEN and ABSEN will always result in a negative value stored in ADCPPBxRESULT) 0 ADCPPB2RESULT = ADCRESULTx - ADCPPB2OFFREF 1 ADCPPB2RESULT = abs(ADCRESULTx - ADCPPB2OFFREF) Reset type: SYSRSn
5	CBCEN	R/W	0h	ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn
4	TWOSCOMPEN	R/W	0h	ADC Post Processing Block 2 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB2RESULT register. 0 ADCPPB2RESULT = ADCRESULTx - ADCPPB2OFFREF 1 ADCPPB2RESULT = ADCPPB2OFFREF - ADCRESULTx Reset type: SYSRSn

**Table 18-115. ADCPPB2CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	CONFIG	R/W	1h	<p>ADC Post Processing Block 2 Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block.</p> <p>0000 SOC0/EOC0/RESULT0 is associated with post processing block 2</p> <p>0001 SOC1/EOC1/RESULT1 is associated with post processing block 2</p> <p>0010 SOC2/EOC2/RESULT2 is associated with post processing block 2</p> <p>0011 SOC3/EOC3/RESULT3 is associated with post processing block 2</p> <p>0100 SOC4/EOC4/RESULT4 is associated with post processing block 2</p> <p>0101 SOC5/EOC5/RESULT5 is associated with post processing block 2</p> <p>0110 SOC6/EOC6/RESULT6 is associated with post processing block 2</p> <p>0111 SOC7/EOC7/RESULT7 is associated with post processing block 2</p> <p>1000 SOC8/EOC8/RESULT8 is associated with post processing block 2</p> <p>1001 SOC9/EOC9/RESULT9 is associated with post processing block 2</p> <p>1010 SOC10/EOC10/RESULT10 is associated with post processing block 2</p> <p>1011 SOC11/EOC11/RESULT11 is associated with post processing block 2</p> <p>1100 SOC12/EOC12/RESULT12 is associated with post processing block 2</p> <p>1101 SOC13/EOC13/RESULT13 is associated with post processing block 2</p> <p>1110 SOC14/EOC14/RESULT14 is associated with post processing block 2</p> <p>1111 SOC15/EOC15/RESULT15 is associated with post processing block 2</p> <p>Reset type: SYSRSn</p>

### 18.16.3.50 ADCPPB2STAMP Register (Offset = 49h) [Reset = 0000h]

ADCPPB2STAMP is shown in [Figure 18-138](#) and described in [Table 18-116](#).

Return to the [Summary Table](#).

ADC PPB2 Sample Delay Time Stamp Register

**Figure 18-138. ADCPPB2STAMP Register**

15	14	13	12	11	10	9	8
RESERVED				DLYSTAMP			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DLYSTAMP							
R-0h							

**Table 18-116. ADCPPB2STAMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DLYSTAMP	R	0h	ADC Post Processing Block 2 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn

### 18.16.3.51 ADCPPB2OFFCAL Register (Offset = 4Ah) [Reset = 0000h]

ADCPPB2OFFCAL is shown in [Figure 18-139](#) and described in [Table 18-117](#).

Return to the [Summary Table](#).

ADC PPB2 Offset Calibration Register

**Figure 18-139. ADCPPB2OFFCAL Register**

15	14	13	12	11	10	9	8
RESERVED						OFFCAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OFFCAL							
R/W-0h							

**Table 18-117. ADCPPB2OFFCAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OFFCAL	R/W	0h	<p>ADC Post Processing Block 2 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register.</p> <p>000h No change. The ADC output is stored directly into ADCRESULT.</p> <p>001h ADC output - 1 is stored into ADCRESULT.</p> <p>002h ADC output - 2 is stored into ADCRESULT.</p> <p>...</p> <p>200h ADC output + 512 is stored into ADCRESULT.</p> <p>...</p> <p>3FFh ADC output + 1 is stored into ADCRESULT.</p> <p>NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register.</p> <p>Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the lowest numbered PPB will be applied.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.52 ADCPPB2OFFREF Register (Offset = 4Bh) [Reset = 0000h]

ADCPPB2OFFREF is shown in [Figure 18-140](#) and described in [Table 18-118](#).

Return to the [Summary Table](#).

ADC PPB2 Offset Reference Register

**Figure 18-140. ADCPPB2OFFREF Register**

15	14	13	12	11	10	9	8
OFFREF							
R/W-0h							
7	6	5	4	3	2	1	0
OFFREF							
R/W-0h							

**Table 18-118. ADCPPB2OFFREF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	OFFREF	R/W	0h	ADC Post Processing Block 2 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB2RESULT register. This subtraction is not saturated. 0000h No change. The ADCRESULT value is passed on. 0001h ADCRESULT - 1 is passed on. 0002h ADCRESULT - 2 is passed on. ... 8000h ADCRESULT - 32,768 is passed on. ... FFFFh ADCRESULT - 65,535 is passed on. NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode. Reset type: SYSRSn

### 18.16.3.53 ADCPPB2TRIPHI Register (Offset = 4Ch) [Reset = 0000000h]

ADCPPB2TRIPHI is shown in [Figure 18-141](#) and described in [Table 18-119](#).

Return to the [Summary Table](#).

ADC PPB2 Trip High Register

**Figure 18-141. ADCPPB2TRIPHI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITHI																							
R-0h								R/W-0h																							

**Table 18-119. ADCPPB2TRIPHI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITHI	R/W	0h	ADC Post Processing Block 2 Trip High Limit. This value sets the digital comparator trip high limit. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPHI[23:17] will be ignored in 16 bit mode - TRIPHI[23:13] will be ignored in 12 bit mode Reset type: SYSRSn



**18.16.3.54 ADCPPB2TRIPLO Register (Offset = 4Eh) [Reset = 0000000h]**

 ADCPPB2TRIPLO is shown in [Figure 18-142](#) and described in [Table 18-120](#).

 Return to the [Summary Table](#).

ADC PPB2 Trip Low/Trigger Time Stamp Register

**Figure 18-142. ADCPPB2TRIPLO Register**

31	30	29	28	27	26	25	24
REQSTAMP							
R-0h							
23	22	21	20	19	18	17	16
REQSTAMP				LIMITLO2EN	RESERVED		LSIGN
R-0h				R/W-0h	R-0h		R/W-0h
15	14	13	12	11	10	9	8
LIMITLO							
R/W-0h							
7	6	5	4	3	2	1	0
LIMITLO							
R/W-0h							

**Table 18-120. ADCPPB2TRIPLO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	REQSTAMP	R	0h	ADC Post Processing Block 2 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn
19	LIMITLO2EN	R/W	0h	Extended Low Limit 2 Enable. 0 = Low limit set by ADCPPB2TRIPLO register. Not compatible with comparison with ADCPPB2PSUM or ADCPPB2SUM 1 = Low limit set by ADCPPB2TRIPLO2 register Reset type: SYSRSn
18-17	RESERVED	R	0h	Reserved
16	LSIGN	R/W	0h	Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn
15-0	LIMITLO	R/W	0h	ADC Post Processing Block 2 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB2RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSLT bit field of the ADCPPB2RESULT register. Reset type: SYSRSn

### 18.16.3.55 ADCPPB3CONFIG Register (Offset = 50h) [Reset = 0002h]

ADCPPB3CONFIG is shown in [Figure 18-143](#) and described in [Table 18-121](#).

Return to the [Summary Table](#).

ADC PPB3 Config Register

**Figure 18-143. ADCPPB3CONFIG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	ABSEN	CBCEN	TWOSCOMPEN	CONFIG			
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-2h			

**Table 18-121. ADCPPB3CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6	ABSEN	R/W	0h	ADC Post Processing Block 3 Absolute Value Enable. When set this bit enables absolute value calculation on the ADCRESULTx associated with ADCPPB3. This occurs before the TWOSCOMPEN logic is evaluated (so enabling both TWOSCOMPEN and ABSEN will always result in a negative value stored in ADCPPBxRESULT) 0 ADCPPB3RESULT = ADCRESULTx - ADCPPB3OFFREF 1 ADCPPB3RESULT = abs(ADCRESULTx - ADCPPB3OFFREF) Reset type: SYSRSn
5	CBCEN	R/W	0h	ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn
4	TWOSCOMPEN	R/W	0h	ADC Post Processing Block 3 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB3RESULT register. 0 ADCPPB3RESULT = ADCRESULTx - ADCPPB3OFFREF 1 ADCPPB3RESULT = ADCPPB3OFFREF - ADCRESULTx Reset type: SYSRSn

**Table 18-121. ADCPPB3CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	CONFIG	R/W	2h	ADC Post Processing Block 3 Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block. 0000 SOC0/EOC0/RESULT0 is associated with post processing block 3 0001 SOC1/EOC1/RESULT1 is associated with post processing block 3 0010 SOC2/EOC2/RESULT2 is associated with post processing block 3 0011 SOC3/EOC3/RESULT3 is associated with post processing block 3 0100 SOC4/EOC4/RESULT4 is associated with post processing block 3 0101 SOC5/EOC5/RESULT5 is associated with post processing block 3 0110 SOC6/EOC6/RESULT6 is associated with post processing block 3 0111 SOC7/EOC7/RESULT7 is associated with post processing block 3 1000 SOC8/EOC8/RESULT8 is associated with post processing block 3 1001 SOC9/EOC9/RESULT9 is associated with post processing block 3 1010 SOC10/EOC10/RESULT10 is associated with post processing block 3 1011 SOC11/EOC11/RESULT11 is associated with post processing block 3 1100 SOC12/EOC12/RESULT12 is associated with post processing block 3 1101 SOC13/EOC13/RESULT13 is associated with post processing block 3 1110 SOC14/EOC14/RESULT14 is associated with post processing block 3 1111 SOC15/EOC15/RESULT15 is associated with post processing block 3 Reset type: SYSRSn

### 18.16.3.56 ADCPPB3STAMP Register (Offset = 51h) [Reset = 0000h]

ADCPPB3STAMP is shown in [Figure 18-144](#) and described in [Table 18-122](#).

Return to the [Summary Table](#).

ADC PPB3 Sample Delay Time Stamp Register

**Figure 18-144. ADCPPB3STAMP Register**

15	14	13	12	11	10	9	8
RESERVED				DLYSTAMP			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DLYSTAMP							
R-0h							

**Table 18-122. ADCPPB3STAMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DLYSTAMP	R	0h	ADC Post Processing Block 3 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn

### 18.16.3.57 ADCPPB3OFFCAL Register (Offset = 52h) [Reset = 0000h]

ADCPPB3OFFCAL is shown in [Figure 18-145](#) and described in [Table 18-123](#).

Return to the [Summary Table](#).

ADC PPB3 Offset Calibration Register

**Figure 18-145. ADCPPB3OFFCAL Register**

15	14	13	12	11	10	9	8
RESERVED						OFFCAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OFFCAL							
R/W-0h							

**Table 18-123. ADCPPB3OFFCAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OFFCAL	R/W	0h	ADC Post Processing Block 3 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register. 000h No change. The ADC output is stored directly into ADCRESULT. 001h ADC output - 1 is stored into ADCRESULT. 002h ADC output - 2 is stored into ADCRESULT. ... 200h ADC output + 512 is stored into ADCRESULT. ... 3FFh ADC output + 1 is stored into ADCRESULT. NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register. Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the lowest numbered PPB will be applied. Reset type: SYSRSn

### 18.16.3.58 ADCPPB3OFFREF Register (Offset = 53h) [Reset = 0000h]

ADCPPB3OFFREF is shown in [Figure 18-146](#) and described in [Table 18-124](#).

Return to the [Summary Table](#).

ADC PPB3 Offset Reference Register

**Figure 18-146. ADCPPB3OFFREF Register**

15	14	13	12	11	10	9	8
OFFREF							
R/W-0h							
7	6	5	4	3	2	1	0
OFFREF							
R/W-0h							

**Table 18-124. ADCPPB3OFFREF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	OFFREF	R/W	0h	<p>ADC Post Processing Block 3 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB3RESULT register. This subtraction is not saturated.</p> <p>0000h No change. The ADCRESULT value is passed on.            0001h ADCRESULT - 1 is passed on.            0002h ADCRESULT - 2 is passed on.            ...            8000h ADCRESULT - 32,768 is passed on.            ...            FFFFh ADCRESULT - 65,535 is passed on.</p> <p>NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode.            Reset type: SYSRSn</p>

### 18.16.3.59 ADCPPB3TRIPHI Register (Offset = 54h) [Reset = 0000000h]

ADCPPB3TRIPHI is shown in [Figure 18-147](#) and described in [Table 18-125](#).

Return to the [Summary Table](#).

ADC PPB3 Trip High Register

**Figure 18-147. ADCPPB3TRIPHI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITHI																							
R-0h								R/W-0h																							

**Table 18-125. ADCPPB3TRIPHI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITHI	R/W	0h	ADC Post Processing Block 3 Trip High Limit. This value sets the digital comparator trip high limit. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPHI[23:17] will be ignored in 16 bit mode - TRIPHI[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 18.16.3.60 ADCPPB3TRIPLO Register (Offset = 56h) [Reset = 0000000h]

ADCPPB3TRIPLO is shown in [Figure 18-148](#) and described in [Table 18-126](#).

Return to the [Summary Table](#).

ADC PPB3 Trip Low/Trigger Time Stamp Register

**Figure 18-148. ADCPPB3TRIPLO Register**

31	30	29	28	27	26	25	24
REQSTAMP							
R-0h							
23	22	21	20	19	18	17	16
REQSTAMP				LIMITLO2EN	RESERVED		LSIGN
R-0h				R/W-0h	R-0h		R/W-0h
15	14	13	12	11	10	9	8
LIMITLO							
R/W-0h							
7	6	5	4	3	2	1	0
LIMITLO							
R/W-0h							

**Table 18-126. ADCPPB3TRIPLO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	REQSTAMP	R	0h	ADC Post Processing Block 3 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn
19	LIMITLO2EN	R/W	0h	Extended Low Limit 2 Enable. 0 = Low limit set by ADCPPB3TRIPLO register. Not compatible with comparison with ADCPPB3PSUM or ADCPPB3SUM 1 = Low limit set by ADCPPB3TRIPLO2 register Reset type: SYSRSn
18-17	RESERVED	R	0h	Reserved
16	LSIGN	R/W	0h	Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn
15-0	LIMITLO	R/W	0h	ADC Post Processing Block 3 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB3RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRSULT bit field of the ADCPPB3RESULT register. Reset type: SYSRSn



**18.16.3.61 ADCPPB4CONFIG Register (Offset = 58h) [Reset = 0003h]**

 ADCPPB4CONFIG is shown in [Figure 18-149](#) and described in [Table 18-127](#).

 Return to the [Summary Table](#).

ADC PPB4 Config Register

**Figure 18-149. ADCPPB4CONFIG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	ABSEN	CBCEN	TWOSCOMPEN	CONFIG			
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-3h			

**Table 18-127. ADCPPB4CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6	ABSEN	R/W	0h	ADC Post Processing Block 4 Absolute Value Enable. When set this bit enables absolute value calculation on the ADCRESULTx associated with ADCPPB4. This occurs before the TWOSCOMPEN logic is evaluated (so enabling both TWOSCOMPEN and ABSEN will always result in a negative value stored in ADCPPBxRESULT) 0 ADCPPB4RESULT = ADCRESULTx - ADCPPB4OFFREF 1 ADCPPB4RESULT = abs(ADCRESULTx - ADCPPB4OFFREF) Reset type: SYSRSn
5	CBCEN	R/W	0h	ADC Post Processing Block Cycle By Cycle Enable. When set, this bit enables the post conversion hardware processing circuit to automatically clear the ADCEVTSTAT on a conversion if the event condition is no longer present. Reset type: SYSRSn
4	TWOSCOMPEN	R/W	0h	ADC Post Processing Block 4 Two's Complement Enable. When set this bit enables the post conversion hardware processing circuit that performs a two's complement on the output of the offset/reference subtraction unit before storing the result in the ADCPPB4RESULT register. 0 ADCPPB4RESULT = ADCRESULTx - ADCPPB4OFFREF 1 ADCPPB4RESULT = ADCPPB4OFFREF - ADCRESULTx Reset type: SYSRSn

**Table 18-127. ADCPPB4CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	CONFIG	R/W	3h	<p>ADC Post Processing Block 4 Configuration. This bit field defines which SOC/EOC/RESULT is associated with this post processing block.</p> <p>0000 SOC0/EOC0/RESULT0 is associated with post processing block 4</p> <p>0001 SOC1/EOC1/RESULT1 is associated with post processing block 4</p> <p>0010 SOC2/EOC2/RESULT2 is associated with post processing block 4</p> <p>0011 SOC3/EOC3/RESULT3 is associated with post processing block 4</p> <p>0100 SOC4/EOC4/RESULT4 is associated with post processing block 4</p> <p>0101 SOC5/EOC5/RESULT5 is associated with post processing block 4</p> <p>0110 SOC6/EOC6/RESULT6 is associated with post processing block 4</p> <p>0111 SOC7/EOC7/RESULT7 is associated with post processing block 4</p> <p>1000 SOC8/EOC8/RESULT8 is associated with post processing block 4</p> <p>1001 SOC9/EOC9/RESULT9 is associated with post processing block 4</p> <p>1010 SOC10/EOC10/RESULT10 is associated with post processing block 4</p> <p>1011 SOC11/EOC11/RESULT11 is associated with post processing block 4</p> <p>1100 SOC12/EOC12/RESULT12 is associated with post processing block 4</p> <p>1101 SOC13/EOC13/RESULT13 is associated with post processing block 4</p> <p>1110 SOC14/EOC14/RESULT14 is associated with post processing block 4</p> <p>1111 SOC15/EOC15/RESULT15 is associated with post processing block 4</p> <p>Reset type: SYSRSn</p>

### 18.16.3.62 ADCPPB4STAMP Register (Offset = 59h) [Reset = 0000h]

ADCPPB4STAMP is shown in [Figure 18-150](#) and described in [Table 18-128](#).

Return to the [Summary Table](#).

ADC PPB4 Sample Delay Time Stamp Register

**Figure 18-150. ADCPPB4STAMP Register**

15	14	13	12	11	10	9	8
RESERVED				DLYSTAMP			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DLYSTAMP							
R-0h							

**Table 18-128. ADCPPB4STAMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DLYSTAMP	R	0h	ADC Post Processing Block 4 Delay Time Stamp. When an SOC starts sampling the value contained in REQSTAMP is subtracted from the value in ADCCOUNTER.FREECOUNT and loaded into this bit field, thereby giving the number of system clock cycles delay between the SOC trigger and the actual start of the sample. Reset type: SYSRSn

### 18.16.3.63 ADCPPB4OFFCAL Register (Offset = 5Ah) [Reset = 0000h]

ADCPPB4OFFCAL is shown in [Figure 18-151](#) and described in [Table 18-129](#).

Return to the [Summary Table](#).

ADC PPB4 Offset Calibration Register

**Figure 18-151. ADCPPB4OFFCAL Register**

15	14	13	12	11	10	9	8
RESERVED						OFFCAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OFFCAL							
R/W-0h							

**Table 18-129. ADCPPB4OFFCAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OFFCAL	R/W	0h	<p>ADC Post Processing Block 4 Offset Correction. This bit field can be used to digitally remove any system level offset inherent in the ADCIN circuit. This 10-bit signed value is subtracted from the ADC output before being stored in the ADCRESULT register.</p> <p>000h No change. The ADC output is stored directly into ADCRESULT.</p> <p>001h ADC output - 1 is stored into ADCRESULT.</p> <p>002h ADC output - 2 is stored into ADCRESULT.</p> <p>...</p> <p>200h ADC output + 512 is stored into ADCRESULT.</p> <p>...</p> <p>3FFh ADC output + 1 is stored into ADCRESULT.</p> <p>NOTE: In 16-bit mode, the subtraction will saturate at 0000h and FFFFh before being stored into the ADCRESULT register. In 12-bit mode, the subtraction will saturate at 0000h and 0FFFh before being stored into the ADCRESULT register.</p> <p>Note: in the case that multiple PPBs point to the same SOC, only the OFFCAL of the lowest numbered PPB will be applied.</p> <p>Reset type: SYSRSn</p>

### 18.16.3.64 ADCPPB4OFFREF Register (Offset = 5Bh) [Reset = 0000h]

ADCPPB4OFFREF is shown in [Figure 18-152](#) and described in [Table 18-130](#).

Return to the [Summary Table](#).

ADC PPB4 Offset Reference Register

**Figure 18-152. ADCPPB4OFFREF Register**

15	14	13	12	11	10	9	8
OFFREF							
R/W-0h							
7	6	5	4	3	2	1	0
OFFREF							
R/W-0h							

**Table 18-130. ADCPPB4OFFREF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	OFFREF	R/W	0h	ADC Post Processing Block 4 Offset Correction. This bit field can be used to either calculate the feedback error or convert a unipolar signal to bipolar by subtracting a reference value. This 16-bit unsigned value is subtracted from the ADCRESULT register before being passed through an optional two's complement function and stored in the ADCPPB4RESULT register. This subtraction is not saturated. 0000h No change. The ADCRESULT value is passed on. 0001h ADCRESULT - 1 is passed on. 0002h ADCRESULT - 2 is passed on. ... 8000h ADCRESULT - 32,768 is passed on. ... FFFFh ADCRESULT - 65,535 is passed on. NOTE: In 12-bit mode the size of this register does not change from 16-bits. It is the user's responsibility to ensure that only a 12-bit value is written to this register when in 12-bit mode. Reset type: SYSRSn

### 18.16.3.65 ADCPPB4TRIPHI Register (Offset = 5Ch) [Reset = 0000000h]

ADCPPB4TRIPHI is shown in [Figure 18-153](#) and described in [Table 18-131](#).

Return to the [Summary Table](#).

ADC PPB4 Trip High Register

**Figure 18-153. ADCPPB4TRIPHI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITHI																							
R-0h								R/W-0h																							

**Table 18-131. ADCPPB4TRIPHI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITHI	R/W	0h	ADC Post Processing Block 4 Trip High Limit. This value sets the digital comparator trip high limit. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPHI[23:17] will be ignored in 16 bit mode - TRIPHI[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 18.16.3.66 ADCPPB4TRIPLO Register (Offset = 5Eh) [Reset = 0000000h]

ADCPPB4TRIPLO is shown in [Figure 18-154](#) and described in [Table 18-132](#).

Return to the [Summary Table](#).

ADC PPB4 Trip Low/Trigger Time Stamp Register

**Figure 18-154. ADCPPB4TRIPLO Register**

31	30	29	28	27	26	25	24
REQSTAMP							
R-0h							
23	22	21	20	19	18	17	16
REQSTAMP				LIMITLO2EN	RESERVED		LSIGN
R-0h				R/W-0h	R-0h		R/W-0h
15	14	13	12	11	10	9	8
LIMITLO							
R/W-0h							
7	6	5	4	3	2	1	0
LIMITLO							
R/W-0h							

**Table 18-132. ADCPPB4TRIPLO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	REQSTAMP	R	0h	ADC Post Processing Block 4 Request Time Stamp. When a trigger sets the associated SOC flag in the ADCSOCFLG1 register the value of ADCCOUNTER.FREECOUNT is loaded into this bit field. Reset type: SYSRSn
19	LIMITLO2EN	R/W	0h	Extended Low Limit 2 Enable. 0 = Low limit set by ADCPPB4TRIPLO register. Not compatible with comparison with ADCPPB4PSUM or ADCPPB4SUM 1 = Low limit set by ADCPPB4TRIPLO2 register Reset type: SYSRSn
18-17	RESERVED	R	0h	Reserved
16	LSIGN	R/W	0h	Low Limit Sign Bit. This is the sign bit (17th bit) to the LIMITLO bit field when in 16-bit ADC mode. Reset type: SYSRSn
15-0	LIMITLO	R/W	0h	ADC Post Processing Block 4 Trip Low Limit. This value sets the digital comparator trip low limit. In 16-bit mode all 17 bits will be compared against the 17 bits of the PPBRESULT bit field of the ADCPPB4RESULT register. In 12-bit mode bits 12:0 will be compared against bits 12:0 of the PPBRRESULT bit field of the ADCPPB4RESULT register. Reset type: SYSRSn

### 18.16.3.67 ADCSAFECHECKRESEN Register (Offset = 60h) [Reset = 0000000h]

ADCSAFECHECKRESEN is shown in [Figure 18-155](#) and described in [Table 18-133](#).

Return to the [Summary Table](#).

ADC Safe Check Result Enable Register

**Figure 18-155. ADCSAFECHECKRESEN Register**

31	30	29	28	27	26	25	24
SOC15CHKEN		SOC14CHKEN		SOC13CHKEN		SOC12CHKEN	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
SOC11CHKEN		SOC10CHKEN		SOC9CHKEN		SOC8CHKEN	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
SOC7CHKEN		SOC6CHKEN		SOC5CHKEN		SOC4CHKEN	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
SOC3CHKEN		SOC2CHKEN		SOC1CHKEN		SOC0CHKEN	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 18-133. ADCSAFECHECKRESEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SOC15CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT15 passed to safety checker 10 PPB Result associated with SOC15 passed to safety checker 11 PPB Sum associated with SOC15 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn
29-28	SOC14CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT14 passed to safety checker 10 PPB Result associated with SOC14 passed to safety checker 11 PPB Sum associated with SOC14 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn
27-26	SOC13CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT13 passed to safety checker 10 PPB Result associated with SOC13 passed to safety checker 11 PPB Sum associated with SOC13 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn



**Table 18-133. ADCSAFECHECKRESEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25-24	SOC12CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT12 passed to safety checker 10 PPB Result associated with SOC12 passed to safety checker 11 PPB Sum associated with SOC12 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn
23-22	SOC11CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT11 passed to safety checker 10 PPB Result associated with SOC11 passed to safety checker 11 PPB Sum associated with SOC11 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn
21-20	SOC10CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT10 passed to safety checker 10 PPB Result associated with SOC10 passed to safety checker 11 PPB Sum associated with SOC10 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn
19-18	SOC9CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT9 passed to safety checker 10 PPB Result associated with SOC9 passed to safety checker 11 PPB Sum associated with SOC9 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn
17-16	SOC8CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT8 passed to safety checker 10 PPB Result associated with SOC8 passed to safety checker 11 PPB Sum associated with SOC8 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn

**Table 18-133. ADCSAFECHECKRESEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15-14	SOC7CHKEN	R/W	0h	<p>Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion.</p> <p>00 No result passed to safety checker            01 ADCRESULT7 passed to safety checker            10 PPB Result associated with SOC7 passed to safety checker            11 PPB Sum associated with SOC7 passed to safety checker</p> <p>Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker</p> <p>Reset type: SYSRSn</p>
13-12	SOC6CHKEN	R/W	0h	<p>Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion.</p> <p>00 No result passed to safety checker            01 ADCRESULT6 passed to safety checker            10 PPB Result associated with SOC6 passed to safety checker            11 PPB Sum associated with SOC6 passed to safety checker</p> <p>Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker</p> <p>Reset type: SYSRSn</p>
11-10	SOC5CHKEN	R/W	0h	<p>Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion.</p> <p>00 No result passed to safety checker            01 ADCRESULT5 passed to safety checker            10 PPB Result associated with SOC5 passed to safety checker            11 PPB Sum associated with SOC5 passed to safety checker</p> <p>Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker</p> <p>Reset type: SYSRSn</p>
9-8	SOC4CHKEN	R/W	0h	<p>Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion.</p> <p>00 No result passed to safety checker            01 ADCRESULT4 passed to safety checker            10 PPB Result associated with SOC4 passed to safety checker            11 PPB Sum associated with SOC4 passed to safety checker</p> <p>Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker</p> <p>Reset type: SYSRSn</p>
7-6	SOC3CHKEN	R/W	0h	<p>Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion.</p> <p>00 No result passed to safety checker            01 ADCRESULT3 passed to safety checker            10 PPB Result associated with SOC3 passed to safety checker            11 PPB Sum associated with SOC3 passed to safety checker</p> <p>Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker</p> <p>Reset type: SYSRSn</p>

**Table 18-133. ADCSAFECHECKRESEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-4	SOC2CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT2 passed to safety checker 10 PPB Result associated with SOC2 passed to safety checker 11 PPB Sum associated with SOC2 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn
3-2	SOC1CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT1 passed to safety checker 10 PPB Result associated with SOC1 passed to safety checker 11 PPB Sum associated with SOC1 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn
1-0	SOC0CHKEN	R/W	0h	Determine which result will be passed to the safety result checker. Only one of the raw ADC result, the PPB result, or the final PPB accumulated SUM can be passed on to the checker for each conversion. 00 No result passed to safety checker 01 ADCRESULT0 passed to safety checker 10 PPB Result associated with SOC0 passed to safety checker 11 PPB Sum associated with SOC0 passed to safety checker Note: if multiple PPBs point to the same SOC, the lowest numbered PPB will have priority to pass its result to the safety checker Reset type: SYSRSn

### 18.16.3.68 ADCINTCYCLE Register (Offset = 6Fh) [Reset = 0000h]

ADCINTCYCLE is shown in [Figure 18-156](#) and described in [Table 18-134](#).

Return to the [Summary Table](#).

ADC Early Interrupt Generation Cycle

**Figure 18-156. ADCINTCYCLE Register**

15	14	13	12	11	10	9	8
DELAY							
R/W-0h							
7	6	5	4	3	2	1	0
DELAY							
R/W-0h							

**Table 18-134. ADCINTCYCLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DELAY	R/W	0h	ADC Early Interrupt Generation Cycle Delay: Defines the delay from the fall edge of ADCSOC in terms of system clock cycles, for the interrupt to be generated. Reset type: SYSRSn

### 18.16.3.69 ADCINLTRIM1 Register (Offset = 70h) [Reset = X000000h]

ADCINLTRIM1 is shown in [Figure 18-157](#) and described in [Table 18-135](#).

Return to the [Summary Table](#).

ADC Linearity Trim 1 Register

**Figure 18-157. ADCINLTRIM1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM31TO0																															
R/W-Xh																															

**Table 18-135. ADCINLTRIM1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM31TO0	R/W	Xh	ADC Linearity Trim Bits 31-0. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 18.16.3.70 ADCINLTRIM2 Register (Offset = 72h) [Reset = X000000h]

ADCINLTRIM2 is shown in [Figure 18-158](#) and described in [Table 18-136](#).

Return to the [Summary Table](#).

ADC Linearity Trim 2 Register

**Figure 18-158. ADCINLTRIM2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM63TO32																															
R/W-Xh																															

**Table 18-136. ADCINLTRIM2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM63TO32	R/W	Xh	ADC Linearity Trim Bits 63-32. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 18.16.3.71 ADCINLTRIM3 Register (Offset = 74h) [Reset = X000000h]

ADCINLTRIM3 is shown in [Figure 18-159](#) and described in [Table 18-137](#).

Return to the [Summary Table](#).

ADC Linearity Trim 3 Register

**Figure 18-159. ADCINLTRIM3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM95TO64																															
R/W-Xh																															

**Table 18-137. ADCINLTRIM3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM95TO64	R/W	Xh	ADC Linearity Trim Bits 95-64. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 18.16.3.72 ADCINLTRIM4 Register (Offset = 76h) [Reset = X000000h]

ADCINLTRIM4 is shown in [Figure 18-160](#) and described in [Table 18-138](#).

Return to the [Summary Table](#).

ADC Linearity Trim 4 Register

**Figure 18-160. ADCINLTRIM4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM127TO96																															
R/W-Xh																															

**Table 18-138. ADCINLTRIM4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM127TO96	R/W	Xh	ADC Linearity Trim Bits 127-96. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn



### 18.16.3.73 ADCINLTRIM5 Register (Offset = 78h) [Reset = X000000h]

ADCINLTRIM5 is shown in [Figure 18-161](#) and described in [Table 18-139](#).

Return to the [Summary Table](#).

ADC Linearity Trim 5 Register

**Figure 18-161. ADCINLTRIM5 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM159TO128																															
R/W-Xh																															

**Table 18-139. ADCINLTRIM5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM159TO128	R/W	Xh	ADC Linearity Trim Bits 159-128. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 18.16.3.74 ADCINLTRIM6 Register (Offset = 7Ah) [Reset = X000000h]

ADCINLTRIM6 is shown in [Figure 18-162](#) and described in [Table 18-140](#).

Return to the [Summary Table](#).

ADC Linearity Trim 6 Register

**Figure 18-162. ADCINLTRIM6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INLTRIM191TO160																															
R/W-Xh																															

**Table 18-140. ADCINLTRIM6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INLTRIM191TO160	R/W	Xh	ADC Linearity Trim Bits 191-160. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: XRSn

### 18.16.3.75 ADCREV2 Register (Offset = 7Dh) [Reset = 0004h]

ADCREV2 is shown in [Figure 18-163](#) and described in [Table 18-141](#).

Return to the [Summary Table](#).

ADC Wrapper Revision Register

**Figure 18-163. ADCREV2 Register**

15	14	13	12	11	10	9	8
WRAPPERREV							
R-0h							
7	6	5	4	3	2	1	0
WRAPPERTYPE							
R-4h							

**Table 18-141. ADCREV2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	WRAPPERREV	R	0h	ADC Revision. To allow documentation of differences between revisions. First version is labeled as 00h. Reset type: SYSRSn
7-0	WRAPPERTYPE	R	4h	ADC Wrapper Type. Always set to 4 for this ADC. Reset type: SYSRSn

### 18.16.3.76 REP1CTL Register (Offset = 80h) [Reset = 0000000h]

REP1CTL is shown in [Figure 18-164](#) and described in [Table 18-142](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 1 Control Register

**Figure 18-164. REP1CTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
SWSYNC	RESERVED			SYNCINSEL			
R-0/W1S-0h	R-0h			R/W-0h			
15	14	13	12	11	10	9	8
RESERVED	TRIGGER						
R-0h	R/W-0h						
7	6	5	4	3	2	1	0
TRIGGEROVF	PHASEOVF	RESERVED	RESERVED	MODULEBUSY	RESERVED	ACTIVEMODE	MODE
R/W1C-0h	R/W1C-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R/W-0h

**Table 18-142. REP1CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	SWSYNC	R-0/W1S	0h	Trigger repeater 1 software force sync. On a sync. event, all registers in repeater 1 are reset to a ready and waiting state. Values of NSEL, PHASE, and MODE are preserved. Note: SOCs associated with repeater 1 are not cleared. Reset type: SYSRSn
22-21	RESERVED	R	0h	Reserved

**Table 18-142. REP1CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20-16	SYNCINSEL	R/W	0h	Trigger repeater 1 sync. input select. On a sync. event, all registers in repeater 1 are reset to a ready and waiting state. Values of NSEL, PHASE, and MODE are preserved. Note: SOCs associated with repeater 1 are not cleared. 0h = Disable Syncin to Repeater 1 1h = EPWM1SYNCOU 2h = EPWM2SYNCOU 3h = EPWM3SYNCOU 4h = EPWM4SYNCOU 5h = EPWM5SYNCOU 6h = EPWM6SYNCOU 7h = EPWM7SYNCOU 8h = EPWM8SYNCOU 9h = EPWM9SYNCOU Ah = EPWM10SYNCOU Bh = EPWM11SYNCOU Ch = EPWM12SYNCOU Dh = EPWM13SYNCOU Eh = EPWM14SYNCOU Fh = EPWM15SYNCOU 10h = EPWM16SYNCOU 11h = EPWM17SYNCOU 12h = EPWM18SYNCOU 13h = ECAP1SYNCOU 14h = ECAP2SYNCOU 15h = ECAP3SYNCOU 16h = ECAP4SYNCOU 17h = ECAP5SYNCOU 18h = ECAP6SYNCOU 19h = ECAP7SYNCOU 1Ah = INPUTXBAROUT5 1Bh = INPUTXBAROUT6 1Ch = EtherCATSYNCO 1Dh = EtherCATSYNCO 1Eh - 1Fh = RSVD Reset type: SYSRSn
15	RESERVED	R	0h	Reserved

**Table 18-142. REP1CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14-8	TRIGGER	R/W	0h	<p>ADC Trigger Repeater 1 Trigger Select. Selects the trigger to modify via oversampling or undersampling.</p> <p>00h REPTRIG0 - Software only            01h REPTRIG1 - CPU1 Timer 0, TINT0n            02h REPTRIG2 - CPU1 Timer 1, TINT1n            03h REPTRIG3 - CPU1 Timer 2, TINT2n            04h REPTRIG4 - GPIO, Input X-Bar INPUT5            05h REPTRIG5 - ePWM1, ADCSOCA            06h REPTRIG6 - ePWM1, ADCSOCA            07h REPTRIG7 - ePWM2, ADCSOCA            08h REPTRIG8 - ePWM2, ADCSOCA            09h REPTRIG9 - ePWM3, ADCSOCA            0Ah REPTRIG10 - ePWM3, ADCSOCA            0Bh REPTRIG11 - ePWM4, ADCSOCA            0Ch REPTRIG12 - ePWM4, ADCSOCA            0Dh REPTRIG13 - ePWM5, ADCSOCA            0Eh REPTRIG14 - ePWM5, ADCSOCA            0Fh REPTRIG15 - ePWM6, ADCSOCA            10h REPTRIG16 - ePWM6, ADCSOCA            11h REPTRIG17 - ePWM7, ADCSOCA            12h REPTRIG18 - ePWM7, ADCSOCA            13h REPTRIG19 - ePWM8, ADCSOCA            14h REPTRIG20 - ePWM8, ADCSOCA            15h REPTRIG21 - ePWM9, ADCSOCA            16h REPTRIG22 - ePWM9, ADCSOCA            17h REPTRIG23 - ePWM10, ADCSOCA            18h REPTRIG24 - ePWM10, ADCSOCA            19h REPTRIG25 - ePWM11, ADCSOCA            1Ah REPTRIG26 - ePWM11, ADCSOCA            1Bh REPTRIG27 - ePWM12, ADCSOCA            1Ch REPTRIG28 - ePWM12, ADCSOCA            1Dh REPTRIG29 - CPU2 Timer 0, TINT0n            1Eh REPTRIG30 - CPU2 Timer 1, TINT1n            1Fh REPTRIG31 - CPU2 Timer 2, TINT2n            20h - 4Fh - Reserved            50h REPTRIG80 eCAP1            51h REPTRIG81 eCAP2            52h REPTRIG82 eCAP3            53h REPTRIG83 eCAP4            54h REPTRIG84 eCAP5            55h REPTRIG85 eCAP6            56h REPTRIG86 eCAP7            57h REPTRIG87 eCAP8            58h REPTRIG88 - ePWM13, ADCSOCA            59h REPTRIG89 - ePWM13, ADCSOCA            5Ah REPTRIG90 - ePWM14, ADCSOCA            5Bh REPTRIG91 - ePWM14, ADCSOCA            5Ch REPTRIG92 - ePWM15, ADCSOCA            5Dh REPTRIG93 - ePWM15, ADCSOCA            5Eh REPTRIG94 - ePWM16, ADCSOCA            5Fh REPTRIG95 - ePWM16, ADCSOCA            60h REPTRIG96 - ePWM17, ADCSOCA            61h REPTRIG97 - ePWM17, ADCSOCA            62h REPTRIG98 - ePWM18, ADCSOCA            63h REPTRIG99 - ePWM18, ADCSOCA            64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-142. REP1CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	TRIGGEROVF	R/W1C	0h	ADC Trigger Repeater 1 Oversampled Trigger Overflow. Indicates that a trigger was dropped because a trigger arrived while the repeater was still generating repeated oversampled triggers (NCOUNT was not 0 or SOCs associated with Repeater 1 were still pending). Writing a 1 will clear this flag. Note: This flag won't be set in undersampling mode or when NSEL = 0 if a trigger arrives before the previous SOCs have completed, the trigger will be passed and the overflow flags of the SOCs that were still pending will be set. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
6	PHASEOVF	R/W1C	0h	ADC Trigger Repeater 1 Phase Delay Overflow. Indicates that a trigger was dropped because a trigger arrived when the phase delay logic was still waiting to send the delayed trigger (PHASECOUNT was not 0). Writing a 1 will clear this flag. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	MODULEBUSY	R	0h	ADC Trigger Repeater 1 Module Busy indicator. In oversampling mode: 0 = Repeater 1 is idle and can accept a new repeated trigger in oversampling mode 1 = Repeater 1 still has repeated triggers remaining (NCOUNT > 0) or associated SOCs are still pending (SOCBUSY is 1) If a new oversampled trigger is received while the module is still busy, the TRIGGEROVF bit will be set and the trigger will be ignored. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	ACTIVEMODE	R	0h	When a trigger is received in oversampling or undersampling mode the value of MODE is copied to ACTIVEMODE. ACTIVEMODE determines if the repeater will repeat of filter triggers. Changes to MODE while the repeater is working therefore won't cause any changes in functionality until the module becomes idle and then a new trigger is received. 0 = module is oversampling 1 = module is undersampling Reset type: SYSRSn
0	MODE	R/W	0h	ADC trigger repeater 1 mode selection. Select either oversampling or undersampling mode. In oversampling mode, when the trigger selected by REP1CTL.TRIGSEL is received, the repeater will repeat the trigger REP1N.NSEL + 1 times. In undersampling mode, when the trigger selected by REP1CTL.TRIGSEL is received the first time, the repeater will pass the trigger through. The next REP1N.NSEL triggers will be ignored. 0 = oversampling 1 = undersampling Reset type: SYSRSn

**18.16.3.77 REP1N Register (Offset = 82h) [Reset = 0000000h]**

 REP1N is shown in [Figure 18-165](#) and described in [Table 18-143](#).

 Return to the [Summary Table](#).

ADC Trigger Repeater 1 N Select Register

**Figure 18-165. REP1N Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								NCOUNT								RESERVED								NSEL							
R-0h								R-0h								R-0h								R/W-0h							

**Table 18-143. REP1N Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-16	NCOUNT	R	0h	ADC trigger repeater 1 trigger count. In oversampling mode, indicates the number of triggers remaining to be generated. If a trigger is received corresponding to REP1CTL.TRIGSEL while NCOUNT is not 0 (the repeater is still busy generating the repeated triggers) then the trigger will be ignored and REP1CTL.TRIGOVF will be set to 1. In undersampling mode, indicates the number of triggers remaining to be suppressed. Reset type: SYSRSn
15-7	RESERVED	R	0h	Reserved
6-0	NSEL	R/W	0h	ADC Trigger Repeater 1 selection of number of triggers. In oversampling mode, selects the number of repeated triggers. For each trigger received corresponding to REP1CTL.TRIGSEL, NSEL + 1 triggers will be generated. 0 = 1 trigger is generated (pass-through) 1 = 2 triggers are generated 2 = 3 triggers are generated ... 127 = 128 triggers are generated In undersampling mode, selects the number triggers to be suppressed. 1 out NSEL + 1 triggers received corresponding to REP1CTL.TRIGSEL will be passed through (the first trigger will be passed through and the subsequent NSEL triggers will be suppressed). 0 = all triggers are passed 1 = 1 out of 2 triggers are passed 2 = 1 out of 3 triggers are passed ... 127 = 1 out of 128 triggers are passed Reset type: SYSRSn



**18.16.3.78 REP1PHASE Register (Offset = 84h) [Reset = 0000000h]**

 REP1PHASE is shown in [Figure 18-166](#) and described in [Table 18-144](#).

 Return to the [Summary Table](#).

ADC Trigger Repeater 1 Phase Select Register

**Figure 18-166. REP1PHASE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PHASECOUNT																PHASE															
R-0h																R/W-0h															

**Table 18-144. REP1PHASE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	PHASECOUNT	R	0h	ADC trigger repeater 1 phase delay status. When the trigger selected by REP1CTL.TRIGSEL is received, this register will start counting down from PHASECOUNT until the counter reaches 0, at which point the trigger will be passed on to the repeater re-trigger logic. If the trigger selected by REP1CTL.TRIGSEL is received when PHASECOUNT is not 0 (the phase delay logic is busy from the previous trigger) then the new trigger will be ignored and REP1CTL.PHASEOVF will be set to 1. Reset type: SYSRSn
15-0	PHASE	R/W	0h	ADC trigger repeater 1 phase delay configuration. Defines the number of SYSCLKs to delay the selected trigger before passing it on to the re-triggering logic. 0 = trigger is passed through without delay 1 = trigger is delayed by 1 SYSCLK 2 = trigger is delayed by 2 SYSCLKs ... 65535 = trigger is delayed by 65535 SYSCLKs Reset type: SYSRSn

### 18.16.3.79 REP1SPREAD Register (Offset = 86h) [Reset = 0000000h]

REP1SPREAD is shown in [Figure 18-167](#) and described in [Table 18-145](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 1 Spread Select Register

**Figure 18-167. REP1SPREAD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPREADCOUNT																SPREAD															
R-0h																R/W-0h															

**Table 18-145. REP1SPREAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SPREADCOUNT	R	0h	ADC trigger repeater 1 spread status. When a trigger is sent to the ADC in oversampling mode, this register will start counting down from SPREAD until SPREADCOUNT equals 0. The next repeated trigger to the ADC in oversampling mode will not occur until SPREADCOUNT is 0 (minimum time is complete) and REP1CTL.BUSY = 0 (SOCs associated with trigger repeater 1 are no longer pending). Reset type: SYSRSn
15-0	SPREAD	R/W	0h	ADC trigger repeater 1 spread delay configuration. In oversampling mode, defines the minimum number of SYSCLKs to wait before creating the next repeated trigger to the ADC. If SPREAD is less than the time needed for all SOCs associated with repeater 1 to sample and convert, then the repeater will generate triggers as fast as the ADC can convert the associated conversions. If SPREAD is greater than the time needed for all SOCs associated with repeater 1 to sample and convert, then repeated triggers to the ADC will be SPREAD SYSCLK cycles apart. 0 = oversampled repeated triggers occur as fast as the ADC can sample and convert associated SOCs 1 = time between repeated triggers is at least 1 SYSCLKs 2 = time between repeated triggers is at least 2 SYSCLKs ... 65535 = time between repeated triggers is at least 65535 SYSCLKs Reset type: SYSRSn

### 18.16.3.80 REP1FRC Register (Offset = 88h) [Reset = 0000h]

REP1FRC is shown in [Figure 18-168](#) and described in [Table 18-146](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 1 Software Force Register

**Figure 18-168. REP1FRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							SWFRC
R-0h							R-0/W1S-0h

**Table 18-146. REP1FRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	SWFRC	R-0/W1S	0h	Write 1 to force a trigger to repeat block 1 input regardless of the value of TRIGGER. Always reads 0. Reset type: SYSRSn

### 18.16.3.81 REP2CTL Register (Offset = 90h) [Reset = 0000000h]

REP2CTL is shown in [Figure 18-169](#) and described in [Table 18-147](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 Control Register

**Figure 18-169. REP2CTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
SWSYNC	RESERVED			SYNCINSEL			
R-0/W1S-0h	R-0h			R/W-0h			
15	14	13	12	11	10	9	8
RESERVED	TRIGGER						
R-0h	R/W-0h						
7	6	5	4	3	2	1	0
TRIGGEROVF	PHASEOVF	RESERVED	RESERVED	MODULEBUSY	RESERVED	ACTIVEMODE	MODE
R/W1C-0h	R/W1C-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R/W-0h

**Table 18-147. REP2CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	SWSYNC	R-0/W1S	0h	Trigger repeater 2 software force sync. On a sync. event, all registers in repeater 2 are reset to a ready and waiting state. Values of NSEL, PHASE, and MODE are preserved. Note: SOCs associated with repeater 2 are not cleared. Reset type: SYSRSn
22-21	RESERVED	R	0h	Reserved

**Table 18-147. REP2CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
20-16	SYNCINSEL	R/W	0h	Trigger repeater 2 sync. input select. On a sync. event, all registers in repeater 2 are reset to a ready and waiting state. Values of NSEL, PHASE, and MODE are preserved. Note: SOCs associated with repeater 2 are not cleared. 0h = Disable Syncin to Repeater 2 1h = EPWM1SYNCOU 2h = EPWM2SYNCOU 3h = EPWM3SYNCOU 4h = EPWM4SYNCOU 5h = EPWM5SYNCOU 6h = EPWM6SYNCOU 7h = EPWM7SYNCOU 8h = EPWM8SYNCOU 9h = EPWM9SYNCOU Ah = EPWM10SYNCOU Bh = EPWM11SYNCOU Ch = EPWM12SYNCOU Dh = EPWM13SYNCOU Eh = EPWM14SYNCOU Fh = EPWM15SYNCOU 10h = EPWM16SYNCOU 11h = EPWM17SYNCOU 12h = EPWM18SYNCOU 13h = ECAP1SYNCOU 14h = ECAP2SYNCOU 15h = ECAP3SYNCOU 16h = ECAP4SYNCOU 17h = ECAP5SYNCOU 18h = ECAP6SYNCOU 19h = ECAP7SYNCOU 1Ah = INPUTXBAROUT5 1Bh = INPUTXBAROUT6 1Ch = EtherCATSYNCO 1Dh = EtherCATSYNCO 1Eh - 1Fh = RSVD Reset type: SYSRSn
15	RESERVED	R	0h	Reserved

**Table 18-147. REP2CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14-8	TRIGGER	R/W	0h	<p>ADC Trigger Repeater 2 Trigger Select. Selects the trigger to modify via oversampling or undersampling.</p> <p>00h REPTRIG0 - Software only  01h REPTRIG1 - CPU1 Timer 0, TINT0n  02h REPTRIG2 - CPU1 Timer 1, TINT1n  03h REPTRIG3 - CPU1 Timer 2, TINT2n  04h REPTRIG4 - GPIO, Input X-Bar INPUT5  05h REPTRIG5 - ePWM1, ADCSOCA  06h REPTRIG6 - ePWM1, ADCSOCA  07h REPTRIG7 - ePWM2, ADCSOCA  08h REPTRIG8 - ePWM2, ADCSOCA  09h REPTRIG9 - ePWM3, ADCSOCA  0Ah REPTRIG10 - ePWM3, ADCSOCA  0Bh REPTRIG11 - ePWM4, ADCSOCA  0Ch REPTRIG12 - ePWM4, ADCSOCA  0Dh REPTRIG13 - ePWM5, ADCSOCA  0Eh REPTRIG14 - ePWM5, ADCSOCA  0Fh REPTRIG15 - ePWM6, ADCSOCA  10h REPTRIG16 - ePWM6, ADCSOCA  11h REPTRIG17 - ePWM7, ADCSOCA  12h REPTRIG18 - ePWM7, ADCSOCA  13h REPTRIG19 - ePWM8, ADCSOCA  14h REPTRIG20 - ePWM8, ADCSOCA  15h REPTRIG21 - ePWM9, ADCSOCA  16h REPTRIG22 - ePWM9, ADCSOCA  17h REPTRIG23 - ePWM10, ADCSOCA  18h REPTRIG24 - ePWM10, ADCSOCA  19h REPTRIG25 - ePWM11, ADCSOCA  1Ah REPTRIG26 - ePWM11, ADCSOCA  1Bh REPTRIG27 - ePWM12, ADCSOCA  1Ch REPTRIG28 - ePWM12, ADCSOCA  1Dh REPTRIG29 - CPU2 Timer 0, TINT0n  1Eh REPTRIG30 - CPU2 Timer 1, TINT1n  1Fh REPTRIG31 - CPU2 Timer 2, TINT2n  20h - 4Fh - Reserved  50h REPTRIG80 eCAP1  51h REPTRIG81 eCAP2  52h REPTRIG82 eCAP3  53h REPTRIG83 eCAP4  54h REPTRIG84 eCAP5  55h REPTRIG85 eCAP6  56h REPTRIG86 eCAP7  57h REPTRIG87 eCAP8  58h REPTRIG88 - ePWM13, ADCSOCA  59h REPTRIG89 - ePWM13, ADCSOCA  5Ah REPTRIG90 - ePWM14, ADCSOCA  5Bh REPTRIG91 - ePWM14, ADCSOCA  5Ch REPTRIG92 - ePWM15, ADCSOCA  5Dh REPTRIG93 - ePWM15, ADCSOCA  5Eh REPTRIG94 - ePWM16, ADCSOCA  5Fh REPTRIG95 - ePWM16, ADCSOCA  60h REPTRIG96 - ePWM17, ADCSOCA  61h REPTRIG97 - ePWM17, ADCSOCA  62h REPTRIG98 - ePWM18, ADCSOCA  63h REPTRIG99 - ePWM18, ADCSOCA  64h - 7Fh - Reserved</p> <p>Reset type: SYSRSn</p>

**Table 18-147. REP2CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	TRIGGEROVF	R/W1C	0h	ADC Trigger Repeater 2 Oversampled Trigger Overflow. Indicates that a trigger was dropped because a trigger arrived while the repeater was still generating repeated oversampled triggers (NCOUNT was not 0 or SOCs associated with Repeater 2 were still pending). Writing a 1 will clear this flag. Note: This flag won't be set in undersampling mode or when NSEL = 0 if a trigger arrives before the previous SOCs have completed, the trigger will be passed and the overflow flags of the SOCs that were still pending will be set. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
6	PHASEOVF	R/W1C	0h	ADC Trigger Repeater 2 Phase Delay Overflow. Indicates that a trigger was dropped because a trigger arrived when the phase delay logic was still waiting to send the delayed trigger (PHASECOUNT was not 0). Writing a 1 will clear this flag. Note: If software sets the clear bit on the same cycle that hardware is trying to set the flag bit, then hardware has priority and the overflow bit will not be set Reset type: SYSRSn
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	MODULEBUSY	R	0h	ADC Trigger Repeater 2 Module Busy indicator. In oversampling mode: 0 = Repeater 2 is idle and can accept a new repeated trigger in oversampling mode 1 = Repeater 2 still has repeated triggers remaining (NCOUNT > 0) or associated SOCs are still pending (SOCBUSY is 1) If a new oversampled trigger is received while the module is still busy, the TRIGGEROVF bit will be set and the trigger will be ignored. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	ACTIVEMODE	R	0h	When a trigger is received in oversampling or undersampling mode the value of MODE is copied to ACTIVEMODE. ACTIVEMODE determines if the repeater will repeat of filter triggers. Changes to MODE while the repeater is working therefore won't cause any changes in functionality until the module becomes idle and then a new trigger is received. 0 = module is oversampling 1 = module is undersampling Reset type: SYSRSn
0	MODE	R/W	0h	ADC trigger repeater 2 mode selection. Select either oversampling or undersampling mode. In oversampling mode, when the trigger selected by REP2CTL.TRIGSEL is received, the repeater will repeat the trigger REP2N.NSEL + 1 times. In undersampling mode, when the trigger selected by REP2CTL.TRIGSEL is received the first time, the repeater will pass the trigger through. The next REP2N.NSEL triggers will be ignored. 0 = oversampling 1 = undersampling Reset type: SYSRSn

### 18.16.3.82 REP2N Register (Offset = 92h) [Reset = 0000000h]

REP2N is shown in [Figure 18-170](#) and described in [Table 18-148](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 N Select Register

**Figure 18-170. REP2N Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								NCOUNT								RESERVED								NSEL							
R-0h								R-0h								R-0h								R/W-0h							

**Table 18-148. REP2N Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-16	NCOUNT	R	0h	ADC trigger repeater 2 trigger count. In oversampling mode, indicates the number of triggers remaining to be generated. If a trigger is received corresponding to REP2CTL.TRIGSEL while NCOUNT is not 0 (the repeater is still busy generating the repeated triggers) then the trigger will be ignored and REP2CTL.TRIGOVF will be set to 1. In undersampling mode, indicates the number of triggers remaining to be suppressed. Reset type: SYSRSn
15-7	RESERVED	R	0h	Reserved
6-0	NSEL	R/W	0h	ADC Trigger Repeater 2 selection of number of triggers. In oversampling mode, selects the number of repeated triggers. For each trigger received corresponding to REP2CTL.TRIGSEL, NSEL + 1 triggers will be generated. 0 = 1 trigger is generated (pass-through) 1 = 2 triggers are generated 2 = 3 triggers are generated ... 127 = 128 triggers are generated In undersampling mode, selects the number triggers to be suppressed. 1 out NSEL + 1 triggers received corresponding to REP2CTL.TRIGSEL will be passed through (the first trigger will be passed through and the subsequent NSEL triggers will be suppressed). 0 = all triggers are passed 1 = 1 out of 2 triggers are passed 2 = 1 out of 3 triggers are passed ... 127 = 1 out of 128 triggers are passed Reset type: SYSRSn



### 18.16.3.83 REP2PHASE Register (Offset = 94h) [Reset = 0000000h]

REP2PHASE is shown in [Figure 18-171](#) and described in [Table 18-149](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 Phase Select Register

**Figure 18-171. REP2PHASE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PHASECOUNT																PHASE															
R-0h																R/W-0h															

**Table 18-149. REP2PHASE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	PHASECOUNT	R	0h	ADC trigger repeater 2 phase delay status. When the trigger selected by REP2CTL.TRIGSEL is received, this register will start counting down from PHASECOUNT until the counter reaches 0, at which point the trigger will be passed on to the repeater re-trigger logic. If the trigger selected by REP2CTL.TRIGSEL is received when PHASECOUNT is not 0 (the phase delay logic is busy from the previous trigger) then the new trigger will be ignored and REP2CTL.PHASEOVF will be set to 1. Reset type: SYSRSn
15-0	PHASE	R/W	0h	ADC trigger repeater 2 phase delay configuration. Defines the number of SYSCLKs to delay the selected trigger before passing it on to the re-triggering logic. 0 = trigger is passed through without delay 1 = trigger is delayed by 1 SYSCLK 2 = trigger is delayed by 2 SYSCLKs ... 65535 = trigger is delayed by 65535 SYSCLKs Reset type: SYSRSn

### 18.16.3.84 REP2SPREAD Register (Offset = 96h) [Reset = 0000000h]

REP2SPREAD is shown in [Figure 18-172](#) and described in [Table 18-150](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 Spread Select Register

**Figure 18-172. REP2SPREAD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPREADCOUNT																SPREAD															
R-0h																R/W-0h															

**Table 18-150. REP2SPREAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	SPREADCOUNT	R	0h	ADC trigger repeater 2 spread status. When a trigger is sent to the ADC in oversampling mode, this register will start counting down from SPREAD until SPREADCOUNT equals 0. The next repeated trigger to the ADC in oversampling mode will not occur until SPREADCOUNT is 0 (minimum time is complete) and REP2CTL.BUSY = 0 (SOCs associated with trigger repeater 2 are no longer pending). Reset type: SYSRSn
15-0	SPREAD	R/W	0h	ADC trigger repeater 2 spread delay configuration. In oversampling mode, defines the minimum number of SYSCLKs to wait before creating the next repeated trigger to the ADC. If SPREAD is less than the time needed for all SOCs associated with repeater 2 to sample and convert, then the repeater will generate triggers as fast as the ADC can convert the associated conversions. If SPREAD is greater than the time needed for all SOCs associated with repeater 2 to sample and convert, then repeated triggers to the ADC will be SPREAD SYSCLK cycles apart. 0 = oversampled repeated triggers occur as fast as the ADC can sample and convert associated SOCs 1 = time between repeated triggers is at least 1 SYSCLKs 2 = time between repeated triggers is at least 2 SYSCLKs ... 65535 = time between repeated triggers is at least 65535 SYSCLKs Reset type: SYSRSn

### 18.16.3.85 REP2FRC Register (Offset = 98h) [Reset = 0000h]

REP2FRC is shown in [Figure 18-173](#) and described in [Table 18-151](#).

Return to the [Summary Table](#).

ADC Trigger Repeater 2 Software Force Register

**Figure 18-173. REP2FRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							SWFRC
R-0h							R-0/W1S-0h

**Table 18-151. REP2FRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	SWFRC	R-0/W1S	0h	Write 1 to force a trigger to repeat block 2 input regardless of the value of TRIGGER. Always reads 0. Reset type: SYSRSn

### 18.16.3.86 ADCPPB1LIMIT Register (Offset = A0h) [Reset = 0000h]

ADCPPB1LIMIT is shown in [Figure 18-174](#) and described in [Table 18-152](#).

Return to the [Summary Table](#).

ADC PPB1Conversion Count Limit Register

**Figure 18-174. ADCPPB1LIMIT Register**

15	14	13	12	11	10	9	8
RESERVED						LIMIT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
LIMIT							
R/W-0h							

**Table 18-152. ADCPPB1LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	LIMIT	R/W	0h	Post Processing Block 1 Oversampling Limit. Defines the number of conversions to accumulate before PSUM is automatically loaded into SUM. To prevent PSUM from overflowing, do not write a value larger than 128 when the ADC is operating in 16-bit mode. Reset type: SYSRSn

### 18.16.3.87 ADCPPBP1PCOUNT Register (Offset = A2h) [Reset = 0000h]

ADCPPBP1PCOUNT is shown in [Figure 18-175](#) and described in [Table 18-153](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Conversion Count Register

**Figure 18-175. ADCPPBP1PCOUNT Register**

15	14	13	12	11	10	9	8
RESERVED						PCOUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PCOUNT							
R-0h							

**Table 18-153. ADCPPBP1PCOUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PCOUNT	R	0h	Post Processing Block 1 Oversampling Partial Count. Each time a new result propagates through the PPB signal chain and accumulates into ADCPPBP1PSUM this register is incremented by 1. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPBP1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPBP1RESULT timing information). Reset type: SYSRSn

### 18.16.3.88 ADCPPB1CONFIG2 Register (Offset = A4h) [Reset = 0000h]

ADCPPB1CONFIG2 is shown in [Figure 18-176](#) and described in [Table 18-154](#).

Return to the [Summary Table](#).

ADC PPB1 Sum Shift Register

**Figure 18-176. ADCPPB1CONFIG2 Register**

15	14	13	12	11	10	9	8
COMPSEL		RESERVED	OSINTSEL	SWSYNC	RESERVED		SYNCINSEL
R/W-0h		R-0h	R/W-0h	R-0/W1S-0h	R-0h		R/W-0h
7	6	5	4	3	2	1	0
SYNCINSEL				SHIFT			
R/W-0h				R/W-0h			

**Table 18-154. ADCPPB1CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	COMPSEL	R/W	0h	Post Processing Block 1 Compare Source Select. This field determines whether ADCPPB1RESULT, ADCPPB1PSUM, or ADCPPB1SUM is used for the zero-crossing detect logic and threshold compare. 00 = ADCPPB1RESULT is used for compare logic 01 = ADCPPB1PSUM is used for compare logic 10 = ADCPPB1SUM is used for compare logic 11 = Reserved Note: when ADCPPB1PSUM is selected as the compare source and when a LIMIT match occurs (ADCPPB1LIMIT equals ADCPPB1COUNT) the ADCPPB1PSUM register will be cleared and the final sum will be loaded into ADCPPB1SUM. For this sample, the final sum, ADCPPB1SUM will be used for the comparision instead of ADCPPB1PSUM. Reset type: SYSRSn
13	RESERVED	R	0h	Reserved
12	OSINTSEL	R/W	0h	Post Processing Block 1 Interrupt Source Select. OSINT1 can be used to trigger an ADC interrupt (ADCINT1 through ADCINT4) via selection in the ADCINT1N2 or ADCINT3N4. This selection determines if a sync. event can trigger OSINT1 in addition to a PCOUNT = LIMIT event. 0 = OSINT1 will be generated from PCOUNT = LIMIT only 1 = OSTIN1 will be generated form PCOUNT = LIMIT or a sync. event. Note: If a SYNC event would cause an OSINT one cycle after OSINT would have been cause by PCOUNT = LIMIT match, then the second OSINT is ignored. Reset type: SYSRSn
11	SWSYNC	R-0/W1S	0h	PPB 1 software force sync. On a sync. event, all partial registers transfer to the final registers and are then reset. Note: In the case where the software force occurs at the same time that a new sample is added to the PSUM and the PSUM is being used for a high or low limit compare, then the comparison will not occur. Reset type: SYSRSn
10-9	RESERVED	R	0h	Reserved

**Table 18-154. ADCPPB1CONFIG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8-4	SYNCINSEL	R/W	0h	PPB 1 sync. input select. On a sync. event, all partial registers transfer to the final registers and are then reset. 0h = Disable Syncin to PPB 1 1h = EPWM1SYNCOUT 2h = EPWM2SYNCOUT 3h = EPWM3SYNCOUT 4h = EPWM4SYNCOUT 5h = EPWM5SYNCOUT 6h = EPWM6SYNCOUT 7h = EPWM7SYNCOUT 8h = EPWM8SYNCOUT 9h = EPWM9SYNCOUT Ah = EPWM10SYNCOUT Bh = EPWM11SYNCOUT Ch = EPWM12SYNCOUT Dh = EPWM13SYNCOUT Eh = EPWM14SYNCOUT Fh = EPWM15SYNCOUT 10h = EPWM16SYNCOUT 11h = EPWM17SYNCOUT 12h = EPWM18SYNCOUT 13h = ECAP1SYNCOUT 14h = ECAP2SYNCOUT 15h = ECAP3SYNCOUT 16h = ECAP4SYNCOUT 17h = ECAP5SYNCOUT 18h = ECAP6SYNCOUT 19h = ECAP7SYNCOUT 1Ah = INPUTXBAROUT5 1Bh = INPUTXBAROUT6 1Ch = EtherCATSYNC0 1Dh = EtherCATSYNC1 1Eh - 1Fh = RSVD Reset type: SYSRSn
3-0	SHIFT	R/W	0h	Post Processing Block 1 right shift. Defines the number of bits to right shift PSUM before loading into the final SUM. 0 : no right shift 1 : SUM = PSUM >> 1 2 : SUM = PSUM >> 2 ... 10 : SUM = PSUM >> 10 11 - 15 : Reserved Reset type: SYSRSn

### 18.16.3.89 ADCPPB1PSUM Register (Offset = A6h) [Reset = 0000000h]

ADCPPB1PSUM is shown in [Figure 18-177](#) and described in [Table 18-155](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Sum Register

**Figure 18-177. ADCPPB1PSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									PSUM																						
R-0h									R-0h																						

**Table 18-155. ADCPPB1PSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	PSUM	R	0h	Post Processing Block 1 Oversampling Partial Sum. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT the result is subsequently accumulated into this register. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 2 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for detailed timing information). Reset type: SYSRSn



### 18.16.3.90 ADCPPB1PMAx Register (Offset = A8h) [Reset = 0000000h]

ADCPPB1PMAx is shown in [Figure 18-178](#) and described in [Table 18-156](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Max Register

**Figure 18-178. ADCPPB1PMAx Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMAx															
R-0h																R-0h															

**Table 18-156. ADCPPB1PMAx Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMAx	R	0h	Post Processing Block 1 Oversampling Partial Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT the result replaces this register if it is larger. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 18.16.3.91 ADCPPB1PMAXI Register (Offset = AAh) [Reset = 0000h]

ADCPPB1PMAXI is shown in [Figure 18-179](#) and described in [Table 18-157](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Max Index Register

**Figure 18-179. ADCPPB1PMAXI Register**

15	14	13	12	11	10	9	8
RESERVED						PMAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMAXI							
R-0h							

**Table 18-157. ADCPPB1PMAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMAXI	R	0h	Post Processing Block 1 Oversampling Partial Index of Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT if the result replaces PMAX this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 18.16.3.92 ADCPPB1PMIN Register (Offset = ACh) [Reset = 0000000h]

ADCPPB1PMIN is shown in [Figure 18-180](#) and described in [Table 18-158](#).

Return to the [Summary Table](#).

ADC PPB1 Partial MIN Register

**Figure 18-180. ADCPPB1PMIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMIN															
R-0h																R-0h															

**Table 18-158. ADCPPB1PMIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMIN	R	0h	Post Processing Block 1 Oversampling Partial Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT the result replaces this register if it is smaller. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information). Reset type: SYSRSn

### 18.16.3.93 ADCPPB1PMINI Register (Offset = AEh) [Reset = 0000h]

ADCPPB1PMINI is shown in [Figure 18-181](#) and described in [Table 18-159](#).

Return to the [Summary Table](#).

ADC PPB1 Partial Min Index Register

**Figure 18-181. ADCPPB1PMINI Register**

15	14	13	12	11	10	9	8
RESERVED						PMINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMINI							
R-0h							

**Table 18-159. ADCPPB1PMINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMINI	R	0h	<p>Post Processing Block 1 Oversampling Partial Index of Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB1RESULT if the result replaces PMIN this register is loaded with the current value of PCOUNT.</p> <p>This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB1 receives a sync. event.</p> <p>This result is available 1 SYSCLK cycle after the associated ADCPPB1RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB1RESULT timing information).</p> <p>Reset type: SYSRSn</p>

### 18.16.3.94 ADCPPB1TRIPLO2 Register (Offset = B0h) [Reset = 0000000h]

ADCPPB1TRIPLO2 is shown in [Figure 18-182](#) and described in [Table 18-160](#).

Return to the [Summary Table](#).

ADC PPB1 Extended Trip Low Register

**Figure 18-182. ADCPPB1TRIPLO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITLO																							
R-0h								R/W-0h																							

**Table 18-160. ADCPPB1TRIPLO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITLO	R/W	0h	ADC Post Processing Block 1 Trip High Low Limit. This value sets the digital comparator trip low limit if ADCPPB1TRIPLO.LIMITLO2EN = 1. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPLO2[23:17] will be ignored in 16 bit mode - TRIPLO2[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 18.16.3.95 ADCPPB2LIMIT Register (Offset = BAh) [Reset = 0000h]

ADCPPB2LIMIT is shown in [Figure 18-183](#) and described in [Table 18-161](#).

Return to the [Summary Table](#).

ADC PPB2Conversion Count Limit Register

**Figure 18-183. ADCPPB2LIMIT Register**

15	14	13	12	11	10	9	8
RESERVED						LIMIT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
LIMIT							
R/W-0h							

**Table 18-161. ADCPPB2LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	LIMIT	R/W	0h	Post Processing Block 2 Oversampling Limit. Defines the number of conversions to accumulate before PSUM is automatically loaded into SUM. To prevent PSUM from overflowing, do not write a value larger than 128 when the ADC is operating in 16-bit mode. Reset type: SYSRSn

### 18.16.3.96 ADCPPBP2PCOUNT Register (Offset = BCh) [Reset = 0000h]

ADCPPBP2PCOUNT is shown in [Figure 18-184](#) and described in [Table 18-162](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Conversion Count Register

**Figure 18-184. ADCPPBP2PCOUNT Register**

15	14	13	12	11	10	9	8
RESERVED						PCOUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PCOUNT							
R-0h							

**Table 18-162. ADCPPBP2PCOUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PCOUNT	R	0h	Post Processing Block 2 Oversampling Partial Count. Each time a new result propagates through the PPB signal chain and accumulates into ADCPPBP2PSUM this register is incremented by 1. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 18.16.3.97 ADCPPB2CONFIG2 Register (Offset = BEh) [Reset = 0000h]

ADCPPB2CONFIG2 is shown in [Figure 18-185](#) and described in [Table 18-163](#).

Return to the [Summary Table](#).

ADC PPB2 Sum Shift Register

**Figure 18-185. ADCPPB2CONFIG2 Register**

15	14	13	12	11	10	9	8
COMPSEL		RESERVED	OSINTSEL	SWSYNC	RESERVED		SYNCINSEL
R/W-0h		R-0h	R/W-0h	R-0/W1S-0h	R-0h		R/W-0h
7	6	5	4	3	2	1	0
SYNCINSEL				SHIFT			
R/W-0h				R/W-0h			

**Table 18-163. ADCPPB2CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	COMPSEL	R/W	0h	Post Processing Block 2 Compare Source Select. This field determines whether ADCPPB2RESULT, ADCPPB2PSUM, or ADCPPB2SUM is used for the zero-crossing detect logic and threshold compare. 00 = ADCPPB2RESULT is used for compare logic 01 = ADCPPB2PSUM is used for compare logic 10 = ADCPPB2SUM is used for compare logic 11 = Reserved Note: when ADCPPB2PSUM is selected as the compare source and when a LIMIT match occurs (ADCPPB2LIMIT equals ADCPPB2COUNT) the ADCPPB2PSUM register will be cleared and the final sum will be loaded into ADCPPB2SUM. For this sample, the final sum, ADCPPB2SUM will be used for the comparison instead of ADCPPB2PSUM. Reset type: SYSRSn
13	RESERVED	R	0h	Reserved
12	OSINTSEL	R/W	0h	Post Processing Block 2 Interrupt Source Select. OSINT2 can be used to trigger an ADC interrupt (ADCINT1 through ADCINT4) via selection in the ADCINT1N2 or ADCINT3N4. This selection determines if a sync. event can trigger OSINT2 in addition to a PCOUNT = LIMIT event. 0 = OSINT2 will be generated from PCOUNT = LIMIT only 1 = OSTIN2 will be generated from PCOUNT = LIMIT or a sync. event. Note: If a SYNC event would cause an OSINT one cycle after OSINT would have been cause by PCOUNT = LIMIT match, then the second OSINT is ignored. Reset type: SYSRSn
11	SWSYNC	R-0/W1S	0h	PPB 2 software force sync. On a sync. event, all partial registers transfer to the final registers and are then reset. Note: In the case where the software force occurs at the same time that a new sample is added to the PSUM and the PSUM is being used for a high or low limit compare, then the comparison will not occur. Reset type: SYSRSn
10-9	RESERVED	R	0h	Reserved



**Table 18-163. ADCPPB2CONFIG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8-4	SYNCINSEL	R/W	0h	PPB 2 sync. input select. On a sync. event, all partial registers transfer to the final registers and are then reset. 0h = Disable Syncin to PPB 2 1h = EPWM1SYNCOUT 2h = EPWM2SYNCOUT 3h = EPWM3SYNCOUT 4h = EPWM4SYNCOUT 5h = EPWM5SYNCOUT 6h = EPWM6SYNCOUT 7h = EPWM7SYNCOUT 8h = EPWM8SYNCOUT 9h = EPWM9SYNCOUT Ah = EPWM10SYNCOUT Bh = EPWM11SYNCOUT Ch = EPWM12SYNCOUT Dh = EPWM13SYNCOUT Eh = EPWM14SYNCOUT Fh = EPWM15SYNCOUT 10h = EPWM16SYNCOUT 11h = EPWM17SYNCOUT 12h = EPWM18SYNCOUT 13h = ECAP1SYNCOUT 14h = ECAP2SYNCOUT 15h = ECAP3SYNCOUT 16h = ECAP4SYNCOUT 17h = ECAP5SYNCOUT 18h = ECAP6SYNCOUT 19h = ECAP7SYNCOUT 1Ah = INPUTXBAROUT5 1Bh = INPUTXBAROUT6 1Ch = EtherCATSYNC0 1Dh = EtherCATSYNC1 1Eh - 1Fh = RSVD Reset type: SYSRSn
3-0	SHIFT	R/W	0h	Post Processing Block 2 right shift. Defines the number of bits to right shift PSUM before loading into the final SUM. 0 : no right shift 1 : SUM = PSUM >> 1 2 : SUM = PSUM >> 2 ... 10 : SUM = PSUM >> 10 11 - 15 : Reserved Reset type: SYSRSn

### 18.16.3.98 ADCPPB2PSUM Register (Offset = C0h) [Reset = 0000000h]

ADCPPB2PSUM is shown in [Figure 18-186](#) and described in [Table 18-164](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Sum Register

**Figure 18-186. ADCPPB2PSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									PSUM																						
R-0h									R-0h																						

**Table 18-164. ADCPPB2PSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	PSUM	R	0h	Post Processing Block 2 Oversampling Partial Sum. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT the result is subsequently accumulated into this register. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 2 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for detailed timing information). Reset type: SYSRSn

### 18.16.3.99 ADCPPB2PMAX Register (Offset = C2h) [Reset = 0000000h]

ADCPPB2PMAX is shown in [Figure 18-187](#) and described in [Table 18-165](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Max Register

**Figure 18-187. ADCPPB2PMAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMAX															
R-0h																R-0h															

**Table 18-165. ADCPPB2PMAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMAX	R	0h	Post Processing Block 2 Oversampling Partial Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT the result replaces this register if it is larger. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 18.16.3.100 ADCPPB2PMAXI Register (Offset = C4h) [Reset = 0000h]

ADCPPB2PMAXI is shown in [Figure 18-188](#) and described in [Table 18-166](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Max Index Register

**Figure 18-188. ADCPPB2PMAXI Register**

15	14	13	12	11	10	9	8
RESERVED						PMAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMAXI							
R-0h							

**Table 18-166. ADCPPB2PMAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMAXI	R	0h	Post Processing Block 2 Oversampling Partial Index of Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT if the result replaces PMAX this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 18.16.3.101 ADCPPB2PMIN Register (Offset = C6h) [Reset = 0000000h]

ADCPPB2PMIN is shown in [Figure 18-189](#) and described in [Table 18-167](#).

Return to the [Summary Table](#).

ADC PPB2 Partial MIN Register

**Figure 18-189. ADCPPB2PMIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMIN															
R-0h																R-0h															

**Table 18-167. ADCPPB2PMIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMIN	R	0h	Post Processing Block 2 Oversampling Partial Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT the result replaces this register if it is smaller. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 18.16.3.102 ADCPPB2PMINI Register (Offset = C8h) [Reset = 0000h]

ADCPPB2PMINI is shown in [Figure 18-190](#) and described in [Table 18-168](#).

Return to the [Summary Table](#).

ADC PPB2 Partial Min Index Register

**Figure 18-190. ADCPPB2PMINI Register**

15	14	13	12	11	10	9	8
RESERVED						PMINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMINI							
R-0h							

**Table 18-168. ADCPPB2PMINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMINI	R	0h	Post Processing Block 2 Oversampling Partial Index of Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB2RESULT if the result replaces PMIN this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB2 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB2RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB2RESULT timing information). Reset type: SYSRSn

### 18.16.3.103 ADCPPB2TRIPLO2 Register (Offset = CAh) [Reset = 0000000h]

ADCPPB2TRIPLO2 is shown in [Figure 18-191](#) and described in [Table 18-169](#).

Return to the [Summary Table](#).

ADC PPB2 Extended Trip Low Register

**Figure 18-191. ADCPPB2TRIPLO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITLO																							
R-0h								R/W-0h																							

**Table 18-169. ADCPPB2TRIPLO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITLO	R/W	0h	ADC Post Processing Block 2 Trip High Low Limit. This value sets the digital comparator trip low limit if ADCPPB2TRIPLO.LIMITLO2EN = 1. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPLO2[23:17] will be ignored in 16 bit mode - TRIPLO2[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 18.16.3.104 ADCPPB3LIMIT Register (Offset = D4h) [Reset = 0000h]

ADCPPB3LIMIT is shown in [Figure 18-192](#) and described in [Table 18-170](#).

Return to the [Summary Table](#).

ADC PPB3Conversion Count Limit Register

**Figure 18-192. ADCPPB3LIMIT Register**

15	14	13	12	11	10	9	8
RESERVED						LIMIT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
LIMIT							
R/W-0h							

**Table 18-170. ADCPPB3LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	LIMIT	R/W	0h	Post Processing Block 3 Oversampling Limit. Defines the number of conversions to accumulate before PSUM is automatically loaded into SUM. To prevent PSUM from overflowing, do not write a value larger than 128 when the ADC is operating in 16-bit mode. Reset type: SYSRSn



### 18.16.3.105 ADCPPBP3PCOUNT Register (Offset = D6h) [Reset = 0000h]

ADCPPBP3PCOUNT is shown in [Figure 18-193](#) and described in [Table 18-171](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Conversion Count Register

**Figure 18-193. ADCPPBP3PCOUNT Register**

15	14	13	12	11	10	9	8
RESERVED						PCOUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PCOUNT							
R-0h							

**Table 18-171. ADCPPBP3PCOUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PCOUNT	R	0h	Post Processing Block 3 Oversampling Partial Count. Each time a new result propagates through the PPB signal chain and accumulates into ADCPPBP3SUM this register is incremented by 1. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPBP3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPBP3RESULT timing information). Reset type: SYSRSn

### 18.16.3.106 ADCPPB3CONFIG2 Register (Offset = D8h) [Reset = 0000h]

ADCPPB3CONFIG2 is shown in [Figure 18-194](#) and described in [Table 18-172](#).

Return to the [Summary Table](#).

ADC PPB3 Sum Shift Register

**Figure 18-194. ADCPPB3CONFIG2 Register**

15	14	13	12	11	10	9	8
COMPSEL		RESERVED	OSINTSEL	SWSYNC	RESERVED		SYNCINSEL
R/W-0h		R-0h	R/W-0h	R-0/W1S-0h	R-0h		R/W-0h
7	6	5	4	3	2	1	0
SYNCINSEL				SHIFT			
R/W-0h				R/W-0h			

**Table 18-172. ADCPPB3CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	COMPSEL	R/W	0h	Post Processing Block 3 Compare Source Select. This field determines whether ADCPPB3RESULT, ADCPPB3PSUM, or ADCPPB3SUM is used for the zero-crossing detect logic and threshold compare. 00 = ADCPPB3RESULT is used for compare logic 01 = ADCPPB3PSUM is used for compare logic 10 = ADCPPB3SUM is used for compare logic 11 = Reserved Note: when ADCPPB3PSUM is selected as the compare source and when a LIMIT match occurs (ADCPPB3LIMIT equals ADCPPB3COUNT) the ADCPPB3PSUM register will be cleared and the final sum will be loaded into ADCPPB3SUM. For this sample, the final sum, ADCPPB3SUM will be used for the comparison instead of ADCPPB3PSUM. Reset type: SYSRSn
13	RESERVED	R	0h	Reserved
12	OSINTSEL	R/W	0h	Post Processing Block 3 Interrupt Source Select. OSINT3 can be used to trigger an ADC interrupt (ADCINT1 through ADCINT4) via selection in the ADCINT1N2 or ADCINT3N4. This selection determines if a sync. event can trigger OSINT3 in addition to a PCOUNT = LIMIT event. 0 = OSINT3 will be generated from PCOUNT = LIMIT only 1 = OSTIN3 will be generated from PCOUNT = LIMIT or a sync. event. Note: If a SYNC event would cause an OSINT one cycle after OSINT would have been cause by PCOUNT = LIMIT match, then the second OSINT is ignored. Reset type: SYSRSn
11	SWSYNC	R-0/W1S	0h	PPB 3 software force sync. On a sync. event, all partial registers transfer to the final registers and are then reset. Note: In the case where the software force occurs at the same time that a new sample is added to the PSUM and the PSUM is being used for a high or low limit compare, then the comparison will not occur. Reset type: SYSRSn
10-9	RESERVED	R	0h	Reserved

**Table 18-172. ADCPPB3CONFIG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8-4	SYNCINSEL	R/W	0h	PPB 3 sync. input select. On a sync. event, all partial registers transfer to the final registers and are then reset. 0h = Disable Syncin to PPB 3 1h = EPWM1SYNCOUT 2h = EPWM2SYNCOUT 3h = EPWM3SYNCOUT 4h = EPWM4SYNCOUT 5h = EPWM5SYNCOUT 6h = EPWM6SYNCOUT 7h = EPWM7SYNCOUT 8h = EPWM8SYNCOUT 9h = EPWM9SYNCOUT Ah = EPWM10SYNCOUT Bh = EPWM11SYNCOUT Ch = EPWM12SYNCOUT Dh = EPWM13SYNCOUT Eh = EPWM14SYNCOUT Fh = EPWM15SYNCOUT 10h = EPWM16SYNCOUT 11h = EPWM17SYNCOUT 12h = EPWM18SYNCOUT 13h = ECAP1SYNCOUT 14h = ECAP2SYNCOUT 15h = ECAP3SYNCOUT 16h = ECAP4SYNCOUT 17h = ECAP5SYNCOUT 18h = ECAP6SYNCOUT 19h = ECAP7SYNCOUT 1Ah = INPUTXBAROUT5 1Bh = INPUTXBAROUT6 1Ch = EtherCATSYNC0 1Dh = EtherCATSYNC1 1Eh - 1Fh = RSVD Reset type: SYSRSn
3-0	SHIFT	R/W	0h	Post Processing Block 3 right shift. Defines the number of bits to right shift PSUM before loading into the final SUM. 0 : no right shift 1 : SUM = PSUM >> 1 2 : SUM = PSUM >> 2 ... 10 : SUM = PSUM >> 10 11 - 15 : Reserved Reset type: SYSRSn

### 18.16.3.107 ADCPPB3PSUM Register (Offset = DAh) [Reset = 0000000h]

ADCPPB3PSUM is shown in [Figure 18-195](#) and described in [Table 18-173](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Sum Register

**Figure 18-195. ADCPPB3PSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									PSUM																						
R-0h									R-0h																						

**Table 18-173. ADCPPB3PSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	PSUM	R	0h	Post Processing Block 3 Oversampling Partial Sum. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT the result is subsequently accumulated into this register. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 2 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for detailed timing information). Reset type: SYSRSn

### 18.16.3.108 ADCPPB3PMAX Register (Offset = DCh) [Reset = 0000000h]

ADCPPB3PMAX is shown in [Figure 18-196](#) and described in [Table 18-174](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Max Register

**Figure 18-196. ADCPPB3PMAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMAX															
R-0h																R-0h															

**Table 18-174. ADCPPB3PMAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMAX	R	0h	Post Processing Block 3 Oversampling Partial Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT the result replaces this register if it is larger. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 18.16.3.109 ADCPPB3PMAXI Register (Offset = DEh) [Reset = 0000h]

ADCPPB3PMAXI is shown in [Figure 18-197](#) and described in [Table 18-175](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Max Index Register

**Figure 18-197. ADCPPB3PMAXI Register**

15	14	13	12	11	10	9	8
RESERVED						PMAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMAXI							
R-0h							

**Table 18-175. ADCPPB3PMAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMAXI	R	0h	Post Processing Block 3 Oversampling Partial Index of Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT if the result replaces PMAX this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 18.16.3.110 ADCPPB3PMIN Register (Offset = E0h) [Reset = 0000000h]

ADCPPB3PMIN is shown in [Figure 18-198](#) and described in [Table 18-176](#).

Return to the [Summary Table](#).

ADC PPB3 Partial MIN Register

**Figure 18-198. ADCPPB3PMIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMIN															
R-0h																R-0h															

**Table 18-176. ADCPPB3PMIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMIN	R	0h	Post Processing Block 3 Oversampling Partial Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT the result replaces this register if it is smaller. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn

### 18.16.3.111 ADCPPB3PMINI Register (Offset = E2h) [Reset = 0000h]

ADCPPB3PMINI is shown in [Figure 18-199](#) and described in [Table 18-177](#).

Return to the [Summary Table](#).

ADC PPB3 Partial Min Index Register

**Figure 18-199. ADCPPB3PMINI Register**

15	14	13	12	11	10	9	8
RESERVED						PMINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMINI							
R-0h							

**Table 18-177. ADCPPB3PMINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMINI	R	0h	Post Processing Block 3 Oversampling Partial Index of Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB3RESULT if the result replaces PMIN this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB3 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB3RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB3RESULT timing information). Reset type: SYSRSn



### 18.16.3.112 ADCPPB3TRIPLO2 Register (Offset = E4h) [Reset = 0000000h]

ADCPPB3TRIPLO2 is shown in [Figure 18-200](#) and described in [Table 18-178](#).

Return to the [Summary Table](#).

ADC PPB3 Extended Trip Low Register

**Figure 18-200. ADCPPB3TRIPLO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITLO																							
R-0h								R/W-0h																							

**Table 18-178. ADCPPB3TRIPLO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITLO	R/W	0h	ADC Post Processing Block 3 Trip High Low Limit. This value sets the digital comparator trip low limit if ADCPPB3TRIPLO.LIMITLO2EN = 1. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPLO2[23:17] will be ignored in 16 bit mode - TRIPLO2[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 18.16.3.113 ADCPPB4LIMIT Register (Offset = EEh) [Reset = 0000h]

ADCPPB4LIMIT is shown in [Figure 18-201](#) and described in [Table 18-179](#).

Return to the [Summary Table](#).

ADC PPB4Conversion Count Limit Register

**Figure 18-201. ADCPPB4LIMIT Register**

15	14	13	12	11	10	9	8
RESERVED						LIMIT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
LIMIT							
R/W-0h							

**Table 18-179. ADCPPB4LIMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	LIMIT	R/W	0h	Post Processing Block 4 Oversampling Limit. Defines the number of conversions to accumulate before PSUM is automatically loaded into SUM. To prevent PSUM from overflowing, do not write a value larger than 128 when the ADC is operating in 16-bit mode. Reset type: SYSRSn

**18.16.3.114 ADCPPBP4PCOUNT Register (Offset = F0h) [Reset = 0000h]**

 ADCPPBP4PCOUNT is shown in [Figure 18-202](#) and described in [Table 18-180](#).

 Return to the [Summary Table](#).

ADC PPB4 Partial Conversion Count Register

**Figure 18-202. ADCPPBP4PCOUNT Register**

15	14	13	12	11	10	9	8
RESERVED						PCOUNT	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PCOUNT							
R-0h							

**Table 18-180. ADCPPBP4PCOUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PCOUNT	R	0h	Post Processing Block 4 Oversampling Partial Count. Each time a new result propagates through the PPB signal chain and accumulates into ADCPPBP4PSUM this register is incremented by 1. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPBP4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPBP4RESULT timing information). Reset type: SYSRSn

### 18.16.3.115 ADCPPB4CONFIG2 Register (Offset = F2h) [Reset = 0000h]

ADCPPB4CONFIG2 is shown in [Figure 18-203](#) and described in [Table 18-181](#).

Return to the [Summary Table](#).

ADC PPB4 Sum Shift Register

**Figure 18-203. ADCPPB4CONFIG2 Register**

15	14	13	12	11	10	9	8
COMPSEL		RESERVED	OSINTSEL	SWSYNC	RESERVED		SYNCINSEL
R/W-0h		R-0h	R/W-0h	R-0/W1S-0h	R-0h		R/W-0h
7	6	5	4	3	2	1	0
SYNCINSEL				SHIFT			
R/W-0h				R/W-0h			

**Table 18-181. ADCPPB4CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	COMPSEL	R/W	0h	Post Processing Block 4 Compare Source Select. This field determines whether ADCPPB4RESULT, ADCPPB4PSUM, or ADCPPB4SUM is used for the zero-crossing detect logic and threshold compare. 00 = ADCPPB4RESULT is used for compare logic 01 = ADCPPB4PSUM is used for compare logic 10 = ADCPPB4SUM is used for compare logic 11 = Reserved Note: when ADCPPB4PSUM is selected as the compare source and when a LIMIT match occurs (ADCPPB4LIMIT equals ADCPPB4COUNT) the ADCPPB4PSUM register will be cleared and the final sum will be loaded into ADCPPB4SUM. For this sample, the final sum, ADCPPB4SUM will be used for the comparison instead of ADCPPB4PSUM. Reset type: SYSRSn
13	RESERVED	R	0h	Reserved
12	OSINTSEL	R/W	0h	Post Processing Block 4 Interrupt Source Select. OSINT4 can be used to trigger an ADC interrupt (ADCINT1 through ADCINT4) via selection in the ADCINT1N2 or ADCINT3N4. This selection determines if a sync. event can trigger OSINT4 in addition to a PCOUNT = LIMIT event. 0 = OSINT4 will be generated from PCOUNT = LIMIT only 1 = OSTIN4 will be generated from PCOUNT = LIMIT or a sync. event. Note: If a SYNC event would cause an OSINT one cycle after OSINT would have been cause by PCOUNT = LIMIT match, then the second OSINT is ignored. Reset type: SYSRSn
11	SWSYNC	R-0/W1S	0h	PPB 4 software force sync. On a sync. event, all partial registers transfer to the final registers and are then reset. Note: In the case where the software force occurs at the same time that a new sample is added to the PSUM and the PSUM is being used for a high or low limit compare, then the comparison will not occur. Reset type: SYSRSn
10-9	RESERVED	R	0h	Reserved

**Table 18-181. ADCPPB4CONFIG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8-4	SYNCINSEL	R/W	0h	PPB 4 sync. input select. On a sync. event, all partial registers transfer to the final registers and are then reset. 0h = Disable Syncin to PPB 4 1h = EPWM1SYNCOUT 2h = EPWM2SYNCOUT 3h = EPWM3SYNCOUT 4h = EPWM4SYNCOUT 5h = EPWM5SYNCOUT 6h = EPWM6SYNCOUT 7h = EPWM7SYNCOUT 8h = EPWM8SYNCOUT 9h = EPWM9SYNCOUT Ah = EPWM10SYNCOUT Bh = EPWM11SYNCOUT Ch = EPWM12SYNCOUT Dh = EPWM13SYNCOUT Eh = EPWM14SYNCOUT Fh = EPWM15SYNCOUT 10h = EPWM16SYNCOUT 11h = EPWM17SYNCOUT 12h = EPWM18SYNCOUT 13h = ECAP1SYNCOUT 14h = ECAP2SYNCOUT 15h = ECAP3SYNCOUT 16h = ECAP4SYNCOUT 17h = ECAP5SYNCOUT 18h = ECAP6SYNCOUT 19h = ECAP7SYNCOUT 1Ah = INPUTXBAROUT5 1Bh = INPUTXBAROUT6 1Ch = EtherCATSYNC0 1Dh = EtherCATSYNC1 1Eh - 1Fh = RSVD Reset type: SYSRSn
3-0	SHIFT	R/W	0h	Post Processing Block 4 right shift. Defines the number of bits to right shift PSUM before loading into the final SUM. 0 : no right shift 1 : SUM = PSUM >> 1 2 : SUM = PSUM >> 2 ... 10 : SUM = PSUM >> 10 11 - 15 : Reserved Reset type: SYSRSn

### 18.16.3.116 ADCPPB4PSUM Register (Offset = F4h) [Reset = 0000000h]

ADCPPB4PSUM is shown in [Figure 18-204](#) and described in [Table 18-182](#).

Return to the [Summary Table](#).

ADC PPB4 Partial Sum Register

**Figure 18-204. ADCPPB4PSUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN									PSUM																						
R-0h									R-0h																						

**Table 18-182. ADCPPB4PSUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 23. Reset type: SYSRSn
23-0	PSUM	R	0h	Post Processing Block 4 Oversampling Partial Sum. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT the result is subsequently accumulated into this register. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC. In the case of multiple PPBs associated with the same SOC, the lowest numbered PPB's result will be available 2 SYSCLK cycle after the associated ADCRESULT and subsequent results (in order from lowest numbered PPB to highest) will each become available every 2-3 SYSCLK cycles (refer to the TRM for detailed timing information). Reset type: SYSRSn

### 18.16.3.117 ADCPPB4PMAx Register (Offset = F6h) [Reset = 0000000h]

ADCPPB4PMAx is shown in [Figure 18-205](#) and described in [Table 18-183](#).

Return to the [Summary Table](#).

ADC PPB4 Partial Max Register

**Figure 18-205. ADCPPB4PMAx Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMAx															
R-0h																R-0h															

**Table 18-183. ADCPPB4PMAx Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMAx	R	0h	Post Processing Block 4 Oversampling Partial Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT the result replaces this register if it is larger. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 18.16.3.118 ADCPPB4PMAXI Register (Offset = F8h) [Reset = 0000h]

ADCPPB4PMAXI is shown in [Figure 18-206](#) and described in [Table 18-184](#).

Return to the [Summary Table](#).

ADC PPB4 Partial Max Index Register

**Figure 18-206. ADCPPB4PMAXI Register**

15	14	13	12	11	10	9	8
RESERVED						PMAXI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMAXI							
R-0h							

**Table 18-184. ADCPPB4PMAXI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMAXI	R	0h	Post Processing Block 4 Oversampling Partial Index of Max. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT if the result replaces PMAX this register is loaded with the current value of PCOUNT. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn



### 18.16.3.119 ADCPPB4PMIN Register (Offset = FAh) [Reset = 0000000h]

ADCPPB4PMIN is shown in [Figure 18-207](#) and described in [Table 18-185](#).

Return to the [Summary Table](#).

ADC PPB4 Partial MIN Register

**Figure 18-207. ADCPPB4PMIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																PMIN															
R-0h																R-0h															

**Table 18-185. ADCPPB4PMIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	SIGN	R	0h	Sign Extended Bits. These bits reflect the same value as bit 16. Reset type: SYSRSn
16-0	PMIN	R	0h	Post Processing Block 4 Oversampling Partial Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT the result replaces this register if it is smaller. This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event. This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information). Reset type: SYSRSn

### 18.16.3.120 ADCPPB4PMINI Register (Offset = FCh) [Reset = 0000h]

ADCPPB4PMINI is shown in [Figure 18-208](#) and described in [Table 18-186](#).

Return to the [Summary Table](#).

ADC PPB4 Partial Min Index Register

**Figure 18-208. ADCPPB4PMINI Register**

15	14	13	12	11	10	9	8
RESERVED						PMINI	
R-0h						R-0h	
7	6	5	4	3	2	1	0
PMINI							
R-0h							

**Table 18-186. ADCPPB4PMINI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	PMINI	R	0h	<p>Post Processing Block 4 Oversampling Partial Index of Min. Each time a new result propagates through the PPB signal chain and latches into ADCPPB4RESULT if the result replaces PMIN this register is loaded with the current value of PCOUNT.</p> <p>This register is reset when either a count-match event occurs (PCOUNT = LIMIT) or PPB4 receives a sync. event.</p> <p>This result is available 1 SYSCLK cycle after the associated ADCPPB4RESULT is available. This will be 2 SYSCLK cycles after the associated ADCRESULT is available, unless multiple PPBs point to the same SOC (refer to the ADCPPB4RESULT timing information).</p> <p>Reset type: SYSRSn</p>

### 18.16.3.121 ADCPPB4TRIPLO2 Register (Offset = FEh) [Reset = 0000000h]

ADCPPB4TRIPLO2 is shown in [Figure 18-209](#) and described in [Table 18-187](#).

Return to the [Summary Table](#).

ADC PPB4 Extended Trip Low Register

**Figure 18-209. ADCPPB4TRIPLO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								LIMITLO																							
R-0h								R/W-0h																							

**Table 18-187. ADCPPB4TRIPLO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	LIMITLO	R/W	0h	ADC Post Processing Block 4 Trip High Low Limit. This value sets the digital comparator trip low limit if ADCPPB4TRIPLO.LIMITLO2EN = 1. When comparing to an ADCPPBxRESULT register, the upper bits will be ignored: - TRIPLO2[23:17] will be ignored in 16 bit mode - TRIPLO2[23:13] will be ignored in 12 bit mode Reset type: SYSRSn

### 18.16.4 ADC\_SAFECHECK\_INTEVT\_REGS Registers

Table 18-188 lists the memory-mapped registers for the ADC\_SAFECHECK\_INTEVT\_REGS registers. All register offset addresses not listed in Table 18-188 should be considered as reserved locations and the register contents should not be modified.

**Table 18-188. ADC\_SAFECHECK\_INTEVT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	OOTFLG	Checker Out-of-Tolerance Flag Register		<a href="#">Go</a>
2h	OOTFLGCLR	Checker Out-of-Tolerance Flag Clear Register		<a href="#">Go</a>
4h	RES1OVF	Checker Overflow Result 1 Flag Register		<a href="#">Go</a>
6h	RES1OVFCLR	Checker Overflow Result 1 Flag Clear Register		<a href="#">Go</a>
8h	RES2OVF	Checker Overflow Result 2 Flag Register		<a href="#">Go</a>
Ah	RES2OVFCLR	Checker Overflow Result 2 Flag Clear Register		<a href="#">Go</a>
Ch	CHECKINTFLG	Checker Interrupt Flag Register		<a href="#">Go</a>
Eh	CHECKINTFLGCLR	Checker Interrupt Flag Clear Register		<a href="#">Go</a>
10h	CHECKINTSEL1	Checker Interrupt Source Select Register 1		<a href="#">Go</a>
12h	CHECKINTSEL2	Checker Interrupt Source Select Register 2		<a href="#">Go</a>
14h	CHECKINTSEL3	Checker Interrupt Source Select Register 3		<a href="#">Go</a>
18h	CHECKEVT1SEL1	Checker X-Bar EVT1 Source Select Register 1		<a href="#">Go</a>
1Ah	CHECKEVT1SEL2	Checker X-Bar EVT1 Source Select Register 2		<a href="#">Go</a>
1Ch	CHECKEVT1SEL3	Checker X-Bar EVT1 Source Select Register 3		<a href="#">Go</a>
20h	CHECKEVT2SEL1	Checker X-Bar EVT2 Source Select Register 1		<a href="#">Go</a>
22h	CHECKEVT2SEL2	Checker X-Bar EVT2 Source Select Register 2		<a href="#">Go</a>
24h	CHECKEVT2SEL3	Checker X-Bar EVT2 Source Select Register 3		<a href="#">Go</a>
28h	CHECKEVT3SEL1	Checker X-Bar EVT3 Source Select Register 1		<a href="#">Go</a>
2Ah	CHECKEVT3SEL2	Checker X-Bar EVT3 Source Select Register 2		<a href="#">Go</a>
2Ch	CHECKEVT3SEL3	Checker X-Bar EVT3 Source Select Register 3		<a href="#">Go</a>
30h	CHECKEVT4SEL1	Checker X-Bar EVT4 Source Select Register 1		<a href="#">Go</a>
32h	CHECKEVT4SEL2	Checker X-Bar EVT4 Source Select Register 2		<a href="#">Go</a>
34h	CHECKEVT4SEL3	Checker X-Bar EVT4 Source Select Register 3		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 18-189 shows the codes that are used for access types in this section.

**Table 18-189. ADC\_SAFECHECK\_INTEVT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		

**Table 18-189. ADC\_SAFECHECK\_INTEVT\_REGS Access Type Codes  
(continued)**

Access Type	Code	Description
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 18.16.4.1 OOTFLG Register (Offset = 0h) [Reset = 0000000h]

OOTFLG is shown in [Figure 18-210](#) and described in [Table 18-190](#).

Return to the [Summary Table](#).

Checker Out-of-Tolerance Flag Register

**Figure 18-210. OOTFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
OOT16	OOT15	OOT14	OOT13	OOT12	OOT11	OOT10	OOT9
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
OOT8	OOT7	OOT6	OOT5	OOT4	OOT3	OOT2	OOT1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 18-190. OOTFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	OOT16	R	0h	ADC results safety checker 16 out-of-tolerance flag. Set when CHECK16 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
14	OOT15	R	0h	ADC results safety checker 15 out-of-tolerance flag. Set when CHECK15 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
13	OOT14	R	0h	ADC results safety checker 14 out-of-tolerance flag. Set when CHECK14 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
12	OOT13	R	0h	ADC results safety checker 13 out-of-tolerance flag. Set when CHECK13 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn

**Table 18-190. OOTFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	OOT12	R	0h	ADC results safety checker 12 out-of-tolerance flag. Set when CHECK12 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
10	OOT11	R	0h	ADC results safety checker 11 out-of-tolerance flag. Set when CHECK11 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
9	OOT10	R	0h	ADC results safety checker 10 out-of-tolerance flag. Set when CHECK10 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
8	OOT9	R	0h	ADC results safety checker 1 out-of-tolerance flag. Set when CHECK9 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
7	OOT8	R	0h	ADC results safety checker 8 out-of-tolerance flag. Set when CHECK8 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
6	OOT7	R	0h	ADC results safety checker 7 out-of-tolerance flag. Set when CHECK7 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
5	OOT6	R	0h	ADC results safety checker 6 out-of-tolerance flag. Set when CHECK6 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn

**Table 18-190. OOTFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	OOT5	R	0h	ADC results safety checker 5 out-of-tolerance flag. Set when CHECK5 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
3	OOT4	R	0h	ADC results safety checker 4 out-of-tolerance flag. Set when CHECK4 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
2	OOT3	R	0h	ADC results safety checker 3 out-of-tolerance flag. Set when CHECK3 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
1	OOT2	R	0h	ADC results safety checker 2 out-of-tolerance flag. Set when CHECK2 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
0	OOT1	R	0h	ADC results safety checker 1 out-of-tolerance flag. Set when CHECK1 detects a difference between configured conversion results greater than the configured tolerance. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn



### 18.16.4.2 OOTFLGCLR Register (Offset = 2h) [Reset = 0000000h]

OOTFLGCLR is shown in [Figure 18-211](#) and described in [Table 18-191](#).

Return to the [Summary Table](#).

Checker Out-of-Tolerance Flag Clear Register

**Figure 18-211. OOTFLGCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
OOT16	OOT15	OOT14	OOT13	OOT12	OOT11	OOT10	OOT9
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
OOT8	OOT7	OOT6	OOT5	OOT4	OOT3	OOT2	OOT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 18-191. OOTFLGCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	OOT16	R-0/W1S	0h	ADC results safety checker 16 out-of-tolerance flag clear. Used to clear OOT status from CHECK16. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
14	OOT15	R-0/W1S	0h	ADC results safety checker 15 out-of-tolerance flag clear. Used to clear OOT status from CHECK15. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
13	OOT14	R-0/W1S	0h	ADC results safety checker 14 out-of-tolerance flag clear. Used to clear OOT status from CHECK14. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
12	OOT13	R-0/W1S	0h	ADC results safety checker 135 out-of-tolerance flag clear. Used to clear OOT status from CHECK13. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn

**Table 18-191. OOTFLGCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	OOT12	R-0/W1S	0h	ADC results safety checker 12 out-of-tolerance flag clear. Used to clear OOT status from CHECK12. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
10	OOT11	R-0/W1S	0h	ADC results safety checker 11 out-of-tolerance flag clear. Used to clear OOT status from CHECK11. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
9	OOT10	R-0/W1S	0h	ADC results safety checker 10 out-of-tolerance flag clear. Used to clear OOT status from CHECK10. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
8	OOT9	R-0/W1S	0h	ADC results safety checker 9 out-of-tolerance flag clear. Used to clear OOT status from CHECK9. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
7	OOT8	R-0/W1S	0h	ADC results safety checker 8 out-of-tolerance flag clear. Used to clear OOT status from CHECK8. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
6	OOT7	R-0/W1S	0h	ADC results safety checker 7 out-of-tolerance flag clear. Used to clear OOT status from CHECK7. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
5	OOT6	R-0/W1S	0h	ADC results safety checker 6 out-of-tolerance flag clear. Used to clear OOT status from CHECK6. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn

**Table 18-191. OOTFLGCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	OOT5	R-0/W1S	0h	ADC results safety checker 5 out-of-tolerance flag clear. Used to clear OOT status from CHECK5. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
3	OOT4	R-0/W1S	0h	ADC results safety checker 4 out-of-tolerance flag clear. Used to clear OOT status from CHECK4. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
2	OOT3	R-0/W1S	0h	ADC results safety checker 3 out-of-tolerance flag clear. Used to clear OOT status from CHECK3. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
1	OOT2	R-0/W1S	0h	ADC results safety checker 2 out-of-tolerance flag clear. Used to clear OOT status from CHECK2. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
0	OOT1	R-0/W1S	0h	ADC results safety checker 1 out-of-tolerance flag clear. Used to clear OOT status from CHECK1. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn

### 18.16.4.3 RES1OVF Register (Offset = 4h) [Reset = 0000000h]

RES1OVF is shown in [Figure 18-212](#) and described in [Table 18-192](#).

Return to the [Summary Table](#).

Checker Overflow Result 1 Flag Register

**Figure 18-212. RES1OVF Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES1OVF16	RES1OVF15	RES1OVF14	RES1OVF13	RES1OVF12	RES1OVF11	RES1OVF10	RES1OVF9
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RES1OVF8	RES1OVF7	RES1OVF6	RES1OVF5	RES1OVF4	RES1OVF3	RES1OVF2	RES1OVF1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 18-192. RES1OVF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES1OVF16	R	0h	ADC results safety checker 16 overflow flag for result 1. Set when CHECK16 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
14	RES1OVF15	R	0h	ADC results safety checker 15 overflow flag for result 1. Set when CHECK15 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
13	RES1OVF14	R	0h	ADC results safety checker 14 overflow flag for result 1. Set when CHECK14 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
12	RES1OVF13	R	0h	ADC results safety checker 13 overflow flag for result 1. Set when CHECK13 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn

**Table 18-192. RES1OVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	RES1OVF12	R	0h	ADC results safety checker 12 overflow flag for result 1. Set when CHECK12 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
10	RES1OVF11	R	0h	ADC results safety checker 11 overflow flag for result 1. Set when CHECK11 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
9	RES1OVF10	R	0h	ADC results safety checker 10 overflow flag for result 1. Set when CHECK10 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
8	RES1OVF9	R	0h	ADC results safety checker 9 overflow flag for result 1. Set when CHECK9 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
7	RES1OVF8	R	0h	ADC results safety checker 8 overflow flag for result 1. Set when CHECK8 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
6	RES1OVF7	R	0h	ADC results safety checker 7 overflow flag for result 1. Set when CHECK7 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
5	RES1OVF6	R	0h	ADC results safety checker 6 overflow flag for result 1. Set when CHECK6 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn

**Table 18-192. RES1OVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	RES1OVF5	R	0h	ADC results safety checker 5 overflow flag for result 1. Set when CHECK5 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
3	RES1OVF4	R	0h	ADC results safety checker 4 overflow flag for result 1. Set when CHECK4 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
2	RES1OVF3	R	0h	ADC results safety checker 3 overflow flag for result 1. Set when CHECK3 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
1	RES1OVF2	R	0h	ADC results safety checker 2 overflow flag for result 1. Set when CHECK2 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
0	RES1OVF1	R	0h	ADC results safety checker 1 overflow flag for result 1. Set when CHECK1 detects that conversion result 1 has arrived more than once before result 2 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn

#### 18.16.4.4 RES1OVFCLR Register (Offset = 6h) [Reset = 0000000h]

RES1OVFCLR is shown in [Figure 18-213](#) and described in [Table 18-193](#).

Return to the [Summary Table](#).

Checker Overflow Result 1 Flag Clear Register

**Figure 18-213. RES1OVFCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES1OVF16	RES1OVF15	RES1OVF14	RES1OVF13	RES1OVF12	RES1OVF11	RES1OVF10	RES1OVF9
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RES1OVF8	RES1OVF7	RES1OVF6	RES1OVF5	RES1OVF4	RES1OVF3	RES1OVF2	RES1OVF1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 18-193. RES1OVFCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES1OVF16	R-0/W1S	0h	ADC results safety checker 16 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK16. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
14	RES1OVF15	R-0/W1S	0h	ADC results safety checker 15 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK15. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
13	RES1OVF14	R-0/W1S	0h	ADC results safety checker 14 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK14. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
12	RES1OVF13	R-0/W1S	0h	ADC results safety checker 13 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK13. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn

**Table 18-193. RES1OVFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	RES1OVF12	R-0/W1S	0h	ADC results safety checker 12 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK12. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
10	RES1OVF11	R-0/W1S	0h	ADC results safety checker 11 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK11. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
9	RES1OVF10	R-0/W1S	0h	ADC results safety checker 10 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK10. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
8	RES1OVF9	R-0/W1S	0h	ADC results safety checker 9 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK9. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
7	RES1OVF8	R-0/W1S	0h	ADC results safety checker 8 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK8. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
6	RES1OVF7	R-0/W1S	0h	ADC results safety checker 7 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK7. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
5	RES1OVF6	R-0/W1S	0h	ADC results safety checker 6 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK6. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn



**Table 18-193. RES1OVFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	RES1OVF5	R-0/W1S	0h	ADC results safety checker 5 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK5. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
3	RES1OVF4	R-0/W1S	0h	ADC results safety checker 4 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK4. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
2	RES1OVF3	R-0/W1S	0h	ADC results safety checker 3 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK3. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
1	RES1OVF2	R-0/W1S	0h	ADC results safety checker 2 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK2. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
0	RES1OVF1	R-0/W1S	0h	ADC results safety checker 1 result 1 overflow flag clear. Used to clear RES1OVF status from CHECK1. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn

### 18.16.4.5 RES2OVF Register (Offset = 8h) [Reset = 0000000h]

RES2OVF is shown in [Figure 18-214](#) and described in [Table 18-194](#).

Return to the [Summary Table](#).

Checker Overflow Result 2 Flag Register

**Figure 18-214. RES2OVF Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES2OVF16	RES2OVF15	RES2OVF14	RES2OVF13	RES2OVF12	RES2OVF11	RES2OVF10	RES2OVF9
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RES2OVF8	RES2OVF7	RES2OVF6	RES2OVF5	RES2OVF4	RES2OVF3	RES2OVF2	RES2OVF1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 18-194. RES2OVF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES2OVF16	R	0h	ADC results safety checker 16 overflow flag for result 2. Set when CHECK16 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
14	RES2OVF15	R	0h	ADC results safety checker 15 overflow flag for result 2. Set when CHECK15 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
13	RES2OVF14	R	0h	ADC results safety checker 14 overflow flag for result 2. Set when CHECK14 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
12	RES2OVF13	R	0h	ADC results safety checker 13 overflow flag for result 2. Set when CHECK13 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn

**Table 18-194. RES2OVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	RES2OVF12	R	0h	ADC results safety checker 12 overflow flag for result 2. Set when CHECK12 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
10	RES2OVF11	R	0h	ADC results safety checker 11 overflow flag for result 2. Set when CHECK11 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
9	RES2OVF10	R	0h	ADC results safety checker 10 overflow flag for result 2. Set when CHECK10 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
8	RES2OVF9	R	0h	ADC results safety checker 9 overflow flag for result 2. Set when CHECK9 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
7	RES2OVF8	R	0h	ADC results safety checker 8 overflow flag for result 2. Set when CHECK8 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
6	RES2OVF7	R	0h	ADC results safety checker 7 overflow flag for result 2. Set when CHECK7 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
5	RES2OVF6	R	0h	ADC results safety checker 6 overflow flag for result 2. Set when CHECK6 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn

**Table 18-194. RES2OVF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	RES2OVF5	R	0h	ADC results safety checker 5 overflow flag for result 2. Set when CHECK5 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
3	RES2OVF4	R	0h	ADC results safety checker 4 overflow flag for result 2. Set when CHECK4 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
2	RES2OVF3	R	0h	ADC results safety checker 3 overflow flag for result 2. Set when CHECK3 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
1	RES2OVF2	R	0h	ADC results safety checker 2 overflow flag for result 2. Set when CHECK2 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn
0	RES2OVF1	R	0h	ADC results safety checker 1 overflow flag for result 2. Set when CHECK1 detects that conversion result 2 has arrived more than once before result 1 has arrived. Use the CHECKINTSEL1, CHECKINTSEL2, CHECKINTSEL3, CHECKEVTxSEL1, CHECKEVTxSEL2, and CHECKEVTxSEL3 registers to aggregate detected OOT and OVF flags into interrupt (INT) or X-bar events (EVT). Reset type: SYSRSn

### 18.16.4.6 RES2OVFCLR Register (Offset = Ah) [Reset = 0000000h]

RES2OVFCLR is shown in [Figure 18-215](#) and described in [Table 18-195](#).

Return to the [Summary Table](#).

Checker Overflow Result 2 Flag Clear Register

**Figure 18-215. RES2OVFCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES2OVF16	RES2OVF15	RES2OVF14	RES2OVF13	RES2OVF12	RES2OVF11	RES2OVF10	RES2OVF9
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
RES2OVF8	RES2OVF7	RES2OVF6	RES2OVF5	RES2OVF4	RES2OVF3	RES2OVF2	RES2OVF1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 18-195. RES2OVFCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES2OVF16	R-0/W1S	0h	ADC results safety checker 16 result overflow flag clear. Used to clear OVF status from CHECK16. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
14	RES2OVF15	R-0/W1S	0h	ADC results safety checker 15 result overflow flag clear. Used to clear OVF status from CHECK15. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
13	RES2OVF14	R-0/W1S	0h	ADC results safety checker 14 result overflow flag clear. Used to clear OVF status from CHECK14. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
12	RES2OVF13	R-0/W1S	0h	ADC results safety checker 13 result overflow flag clear. Used to clear OVF status from CHECK13. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn

**Table 18-195. RES2OVFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	RES2OVF12	R-0/W1S	0h	ADC results safety checker 12 result overflow flag clear. Used to clear OVF status from CHECK12. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
10	RES2OVF11	R-0/W1S	0h	ADC results safety checker 11 result overflow flag clear. Used to clear OVF status from CHECK11. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
9	RES2OVF10	R-0/W1S	0h	ADC results safety checker 10 result overflow flag clear. Used to clear OVF status from CHECK10. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
8	RES2OVF9	R-0/W1S	0h	ADC results safety checker 9 result overflow flag clear. Used to clear OVF status from CHECK9. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
7	RES2OVF8	R-0/W1S	0h	ADC results safety checker 8 result overflow flag clear. Used to clear OVF status from CHECK8. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
6	RES2OVF7	R-0/W1S	0h	ADC results safety checker 7 result overflow flag clear. Used to clear OVF status from CHECK7. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
5	RES2OVF6	R-0/W1S	0h	ADC results safety checker 6 result overflow flag clear. Used to clear OVF status from CHECK6. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn

**Table 18-195. RES2OVFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	RES2OVF5	R-0/W1S	0h	ADC results safety checker 5 result overflow flag clear. Used to clear OVF status from CHECK5. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
3	RES2OVF4	R-0/W1S	0h	ADC results safety checker 4 result overflow flag clear. Used to clear OVF status from CHECK4. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
2	RES2OVF3	R-0/W1S	0h	ADC results safety checker 3 result overflow flag clear. Used to clear OVF status from CHECK3. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
1	RES2OVF2	R-0/W1S	0h	ADC results safety checker 2 result overflow flag clear. Used to clear OVF status from CHECK2. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHECKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn
0	RES2OVF1	R-0/W1S	0h	ADC results safety checker 1 result overflow flag clear. Used to clear OVF status from CHECK1. In the case of a safety checker interrupt, clear all serviced OOT or OVF flags first, then clear the global interrupt flag (in the CHECKINTFLG register) using the CHKINTFLGCLR register. In the case of a safety checker X-bar event, clear all associated OOT or OVF flags to clear the event. Reset type: SYSRSn

### 18.16.4.7 CHECKINTFLG Register (Offset = Ch) [Reset = 0000h]

CHECKINTFLG is shown in [Figure 18-216](#) and described in [Table 18-196](#).

Return to the [Summary Table](#).

Checker Interrupt Flag Register

**Figure 18-216. CHECKINTFLG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CHECKINT
R-0h							R-0h

**Table 18-196. CHECKINTFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	CHECKINT	R	0h	ADC results safety checker subsystem interrupt flag. Indicates that one or more configured OOT or OVF conditions have occurred in the individual safety checker modules. In the ISR, clear all serviced OOT or OVF flags first (using the OOTFLGCLR and OVFFLGCLR registers), then clear this flag using the CHKINTFLGCLR register. The CHECKINTSEL1 and CHECKINTSEL2 registers are used to select which OOT and OVF flags from the individual checker modules can trigger this interrupt. Reset type: SYSRSn



### 18.16.4.8 CHECKINTFLGCLR Register (Offset = Eh) [Reset = 0000h]

CHECKINTFLGCLR is shown in [Figure 18-217](#) and described in [Table 18-197](#).

Return to the [Summary Table](#).

Checker Interrupt Flag Clear Register

**Figure 18-217. CHECKINTFLGCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							CHECKINTCLR
R-0h							R-0/W1S-0h

**Table 18-197. CHECKINTFLGCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	CHECKINTCLR	R-0/W1S	0h	ADC results safety checker subsystem interrupt flag clear. Used to clear the global safety checker subsystem interrupt flag. In the ISR, clear all serviced OOT or OVF flags first (using the OOTFLGCLR and OVFFLGCLR registers), then clear the global CHECKINT flag using the this register. Reset type: SYSRSn

### 18.16.4.9 CHECKINTSEL1 Register (Offset = 10h) [Reset = 0000000h]

CHECKINTSEL1 is shown in [Figure 18-218](#) and described in [Table 18-198](#).

Return to the [Summary Table](#).

Checker Interrupt Source Select Register 1

**Figure 18-218. CHECKINTSEL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES1OVF16EN	RES1OVF15EN	RES1OVF14EN	RES1OVF13EN	RES1OVF12EN	RES1OVF11EN	RES1OVF10EN	RES1OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES1OVF8EN	RES1OVF7EN	RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-198. CHECKINTSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES1OVF16EN	R/W	0h	Enable CHECK16 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
14	RES1OVF15EN	R/W	0h	Enable CHECK15 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
13	RES1OVF14EN	R/W	0h	Enable CHECK14 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
12	RES1OVF13EN	R/W	0h	Enable CHECK13 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
11	RES1OVF12EN	R/W	0h	Enable CHECK12 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
10	RES1OVF11EN	R/W	0h	Enable CHECK11 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
9	RES1OVF10EN	R/W	0h	Enable CHECK10 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
8	RES1OVF9EN	R/W	0h	Enable CHECK9 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
7	RES1OVF8EN	R/W	0h	Enable CHECK8 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
6	RES1OVF7EN	R/W	0h	Enable CHECK7 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKINT. Reset type: SYSRSn

**Table 18-198. CHECKINTSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKINT. Reset type: SYSRSn
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKINT. Reset type: SYSRSn

### 18.16.4.10 CHECKINTSEL2 Register (Offset = 12h) [Reset = 0000000h]

CHECKINTSEL2 is shown in [Figure 18-219](#) and described in [Table 18-199](#).

Return to the [Summary Table](#).

Checker Interrupt Source Select Register 2

**Figure 18-219. CHECKINTSEL2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES2OVF16EN	RES2OVF15EN	RES2OVF14EN	RES2OVF13EN	RES2OVF12EN	RES2OVF11EN	RES2OVF10EN	RES2OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES2OVF8EN	RES2OVF7EN	RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-199. CHECKINTSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES2OVF16EN	R/W	0h	Enable CHECK16 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
14	RES2OVF15EN	R/W	0h	Enable CHECK15 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
13	RES2OVF14EN	R/W	0h	Enable CHECK14 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
12	RES2OVF13EN	R/W	0h	Enable CHECK13 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
11	RES2OVF12EN	R/W	0h	Enable CHECK12 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
10	RES2OVF11EN	R/W	0h	Enable CHECK11 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
9	RES2OVF10EN	R/W	0h	Enable CHECK10 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
8	RES2OVF9EN	R/W	0h	Enable CHECK9 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
7	RES2OVF8EN	R/W	0h	Enable CHECK8 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
6	RES2OVF7EN	R/W	0h	Enable CHECK7 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKINT. Reset type: SYSRSn

**Table 18-199. CHECKINTSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKINT. Reset type: SYSRSn
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKINT. Reset type: SYSRSn

### 18.16.4.11 CHECKINTSEL3 Register (Offset = 14h) [Reset = 0000000h]

CHECKINTSEL3 is shown in [Figure 18-220](#) and described in [Table 18-200](#).

Return to the [Summary Table](#).

Checker Interrupt Source Select Register 3

**Figure 18-220. CHECKINTSEL3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
OOT16EN	OOT15EN	OOT14EN	OOT13EN	OOT12EN	OOT11EN	OOT10EN	OOT9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
OOT8EN	OOT7EN	OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-200. CHECKINTSEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	OOT16EN	R/W	0h	Enable CHECK16 OOT as a source for CHECKINT. Reset type: SYSRSn
14	OOT15EN	R/W	0h	Enable CHECK15 OOT as a source for CHECKINT. Reset type: SYSRSn
13	OOT14EN	R/W	0h	Enable CHECK14 OOT as a source for CHECKINT. Reset type: SYSRSn
12	OOT13EN	R/W	0h	Enable CHECK13 OOT as a source for CHECKINT. Reset type: SYSRSn
11	OOT12EN	R/W	0h	Enable CHECK12 OOT as a source for CHECKINT. Reset type: SYSRSn
10	OOT11EN	R/W	0h	Enable CHECK11 OOT as a source for CHECKINT. Reset type: SYSRSn
9	OOT10EN	R/W	0h	Enable CHECK10 OOT as a source for CHECKINT. Reset type: SYSRSn
8	OOT9EN	R/W	0h	Enable CHECK9 OOT as a source for CHECKINT. Reset type: SYSRSn
7	OOT8EN	R/W	0h	Enable CHECK8 OOT as a source for CHECKINT. Reset type: SYSRSn
6	OOT7EN	R/W	0h	Enable CHECK7 OOT as a source for CHECKINT. Reset type: SYSRSn
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKINT. Reset type: SYSRSn
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKINT. Reset type: SYSRSn
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKINT. Reset type: SYSRSn

**Table 18-200. CHECKINTSEL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OOT3EN	R/W	0h	Enable CHECK3 OOT as a source for CHECKINT. Reset type: SYSRSn
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKINT. Reset type: SYSRSn
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKINT. Reset type: SYSRSn

### 18.16.4.12 CHECKEVT1SEL1 Register (Offset = 18h) [Reset = 0000000h]

CHECKEVT1SEL1 is shown in [Figure 18-221](#) and described in [Table 18-201](#).

Return to the [Summary Table](#).

Checker X-Bar EVT1 Source Select Register 1

**Figure 18-221. CHECKEVT1SEL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES1OVF16EN	RES1OVF15EN	RES1OVF14EN	RES1OVF13EN	RES1OVF12EN	RES1OVF11EN	RES1OVF10EN	RES1OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES1OVF8EN	RES1OVF7EN	RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-201. CHECKEVT1SEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES1OVF16EN	R/W	0h	Enable CHECK16 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
14	RES1OVF15EN	R/W	0h	Enable CHECK15 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
13	RES1OVF14EN	R/W	0h	Enable CHECK14 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
12	RES1OVF13EN	R/W	0h	Enable CHECK13 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
11	RES1OVF12EN	R/W	0h	Enable CHECK12 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
10	RES1OVF11EN	R/W	0h	Enable CHECK11 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
9	RES1OVF10EN	R/W	0h	Enable CHECK10 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
8	RES1OVF9EN	R/W	0h	Enable CHECK9 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
7	RES1OVF8EN	R/W	0h	Enable CHECK8 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
6	RES1OVF7EN	R/W	0h	Enable CHECK7 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn



**Table 18-201. CHECKEVT1SEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKEVT1. Reset type: SYSRSn

### 18.16.4.13 CHECKEVT1SEL2 Register (Offset = 1Ah) [Reset = 0000000h]

CHECKEVT1SEL2 is shown in [Figure 18-222](#) and described in [Table 18-202](#).

Return to the [Summary Table](#).

Checker X-Bar EVT1 Source Select Register 2

**Figure 18-222. CHECKEVT1SEL2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES2OVF16EN	RES2OVF15EN	RES2OVF14EN	RES2OVF13EN	RES2OVF12EN	RES2OVF11EN	RES2OVF10EN	RES2OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES2OVF8EN	RES2OVF7EN	RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-202. CHECKEVT1SEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES2OVF16EN	R/W	0h	Enable CHECK16 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
14	RES2OVF15EN	R/W	0h	Enable CHECK15 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
13	RES2OVF14EN	R/W	0h	Enable CHECK14 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
12	RES2OVF13EN	R/W	0h	Enable CHECK13 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
11	RES2OVF12EN	R/W	0h	Enable CHECK12 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
10	RES2OVF11EN	R/W	0h	Enable CHECK11 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
9	RES2OVF10EN	R/W	0h	Enable CHECK10 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
8	RES2OVF9EN	R/W	0h	Enable CHECK9 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
7	RES2OVF8EN	R/W	0h	Enable CHECK8 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
6	RES2OVF7EN	R/W	0h	Enable CHECK7 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn

**Table 18-202. CHECKEVT1SEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKEVT1. Reset type: SYSRSn

### 18.16.4.14 CHECKEVT1SEL3 Register (Offset = 1Ch) [Reset = 0000000h]

CHECKEVT1SEL3 is shown in [Figure 18-223](#) and described in [Table 18-203](#).

Return to the [Summary Table](#).

Checker X-Bar EVT1 Source Select Register 3

**Figure 18-223. CHECKEVT1SEL3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
OOT16EN	OOT15EN	OOT14EN	OOT13EN	OOT12EN	OOT11EN	OOT10EN	OOT9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
OOT8EN	OOT7EN	OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-203. CHECKEVT1SEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	OOT16EN	R/W	0h	Enable CHECK16 OOT as a source for CHECKEVT1. Reset type: SYSRSn
14	OOT15EN	R/W	0h	Enable CHECK15 OOTas a source for CHECKEVT1. Reset type: SYSRSn
13	OOT14EN	R/W	0h	Enable CHECK14 OOT as a source for CHECKEVT1. Reset type: SYSRSn
12	OOT13EN	R/W	0h	Enable CHECK13 OOT as a source for CHECKEVT1. Reset type: SYSRSn
11	OOT12EN	R/W	0h	Enable CHECK12 OOT as a source for CHECKEVT1. Reset type: SYSRSn
10	OOT11EN	R/W	0h	Enable CHECK11 OOTas a source for CHECKEVT1. Reset type: SYSRSn
9	OOT10EN	R/W	0h	Enable CHECK10 OOT as a source for CHECKEVT1. Reset type: SYSRSn
8	OOT9EN	R/W	0h	Enable CHECK9 OOT as a source for CHECKEVT1. Reset type: SYSRSn
7	OOT8EN	R/W	0h	Enable CHECK8 OOT as a source for CHECKEVT1. Reset type: SYSRSn
6	OOT7EN	R/W	0h	Enable CHECK7 OOTas a source for CHECKEVT1. Reset type: SYSRSn
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKEVT1. Reset type: SYSRSn
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKEVT1. Reset type: SYSRSn
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKEVT1. Reset type: SYSRSn

**Table 18-203. CHECKEVT1SEL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OOT3EN	R/W	0h	Enable CHECK3 OOTas a source for CHECKEVT1. Reset type: SYSRSn
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKEVT1. Reset type: SYSRSn
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKEVT1. Reset type: SYSRSn

### 18.16.4.15 CHECKEVT2SEL1 Register (Offset = 20h) [Reset = 0000000h]

CHECKEVT2SEL1 is shown in [Figure 18-224](#) and described in [Table 18-204](#).

Return to the [Summary Table](#).

Checker X-Bar EVT2 Source Select Register 1

**Figure 18-224. CHECKEVT2SEL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES1OVF16EN	RES1OVF15EN	RES1OVF14EN	RES1OVF13EN	RES1OVF12EN	RES1OVF11EN	RES1OVF10EN	RES1OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES1OVF8EN	RES1OVF7EN	RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-204. CHECKEVT2SEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES1OVF16EN	R/W	0h	Enable CHECK16 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
14	RES1OVF15EN	R/W	0h	Enable CHECK15 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
13	RES1OVF14EN	R/W	0h	Enable CHECK14 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
12	RES1OVF13EN	R/W	0h	Enable CHECK13 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
11	RES1OVF12EN	R/W	0h	Enable CHECK12 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
10	RES1OVF11EN	R/W	0h	Enable CHECK11 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
9	RES1OVF10EN	R/W	0h	Enable CHECK10 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
8	RES1OVF9EN	R/W	0h	Enable CHECK9 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
7	RES1OVF8EN	R/W	0h	Enable CHECK8 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
6	RES1OVF7EN	R/W	0h	Enable CHECK7 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn

**Table 18-204. CHECKEVT2SEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKEVT2. Reset type: SYSRSn

### 18.16.4.16 CHECKEVT2SEL2 Register (Offset = 22h) [Reset = 0000000h]

CHECKEVT2SEL2 is shown in [Figure 18-225](#) and described in [Table 18-205](#).

Return to the [Summary Table](#).

Checker X-Bar EVT2 Source Select Register 2

**Figure 18-225. CHECKEVT2SEL2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES2OVF16EN	RES2OVF15EN	RES2OVF14EN	RES2OVF13EN	RES2OVF12EN	RES2OVF11EN	RES2OVF10EN	RES2OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES2OVF8EN	RES2OVF7EN	RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-205. CHECKEVT2SEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES2OVF16EN	R/W	0h	Enable CHECK16 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
14	RES2OVF15EN	R/W	0h	Enable CHECK15 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
13	RES2OVF14EN	R/W	0h	Enable CHECK14 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
12	RES2OVF13EN	R/W	0h	Enable CHECK13 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
11	RES2OVF12EN	R/W	0h	Enable CHECK12 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
10	RES2OVF11EN	R/W	0h	Enable CHECK11 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
9	RES2OVF10EN	R/W	0h	Enable CHECK10 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
8	RES2OVF9EN	R/W	0h	Enable CHECK9 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
7	RES2OVF8EN	R/W	0h	Enable CHECK8 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
6	RES2OVF7EN	R/W	0h	Enable CHECK7 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn



**Table 18-205. CHECKEVT2SEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKEVT2. Reset type: SYSRSn

### 18.16.4.17 CHECKEVT2SEL3 Register (Offset = 24h) [Reset = 0000000h]

CHECKEVT2SEL3 is shown in [Figure 18-226](#) and described in [Table 18-206](#).

Return to the [Summary Table](#).

Checker X-Bar EVT2 Source Select Register 3

**Figure 18-226. CHECKEVT2SEL3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
OOT16EN	OOT15EN	OOT14EN	OOT13EN	OOT12EN	OOT11EN	OOT10EN	OOT9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
OOT8EN	OOT7EN	OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-206. CHECKEVT2SEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	OOT16EN	R/W	0h	Enable CHECK16 OOT as a source for CHECKEVT2. Reset type: SYSRSn
14	OOT15EN	R/W	0h	Enable CHECK15 OOT as a source for CHECKEVT2. Reset type: SYSRSn
13	OOT14EN	R/W	0h	Enable CHECK14 OOT as a source for CHECKEVT2. Reset type: SYSRSn
12	OOT13EN	R/W	0h	Enable CHECK13 OOT as a source for CHECKEVT2. Reset type: SYSRSn
11	OOT12EN	R/W	0h	Enable CHECK12 OOT as a source for CHECKEVT2. Reset type: SYSRSn
10	OOT11EN	R/W	0h	Enable CHECK11 OOT as a source for CHECKEVT2. Reset type: SYSRSn
9	OOT10EN	R/W	0h	Enable CHECK10 OOT as a source for CHECKEVT2. Reset type: SYSRSn
8	OOT9EN	R/W	0h	Enable CHECK9 OOT as a source for CHECKEVT2. Reset type: SYSRSn
7	OOT8EN	R/W	0h	Enable CHECK8 OOT as a source for CHECKEVT2. Reset type: SYSRSn
6	OOT7EN	R/W	0h	Enable CHECK7 OOT as a source for CHECKEVT2. Reset type: SYSRSn
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKEVT2. Reset type: SYSRSn
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKEVT2. Reset type: SYSRSn
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKEVT2. Reset type: SYSRSn

**Table 18-206. CHECKEVT2SEL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OOT3EN	R/W	0h	Enable CHECK3 OOTas a source for CHECKEVT2. Reset type: SYSRSn
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKEVT2. Reset type: SYSRSn
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKEVT2. Reset type: SYSRSn

### 18.16.4.18 CHECKEVT3SEL1 Register (Offset = 28h) [Reset = 0000000h]

CHECKEVT3SEL1 is shown in [Figure 18-227](#) and described in [Table 18-207](#).

Return to the [Summary Table](#).

Checker X-Bar EVT3 Source Select Register 1

**Figure 18-227. CHECKEVT3SEL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES1OVF16EN	RES1OVF15EN	RES1OVF14EN	RES1OVF13EN	RES1OVF12EN	RES1OVF11EN	RES1OVF10EN	RES1OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES1OVF8EN	RES1OVF7EN	RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-207. CHECKEVT3SEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES1OVF16EN	R/W	0h	Enable CHECK16 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
14	RES1OVF15EN	R/W	0h	Enable CHECK15 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
13	RES1OVF14EN	R/W	0h	Enable CHECK14 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
12	RES1OVF13EN	R/W	0h	Enable CHECK13 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
11	RES1OVF12EN	R/W	0h	Enable CHECK12 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
10	RES1OVF11EN	R/W	0h	Enable CHECK11 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
9	RES1OVF10EN	R/W	0h	Enable CHECK10 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
8	RES1OVF9EN	R/W	0h	Enable CHECK9 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
7	RES1OVF8EN	R/W	0h	Enable CHECK8 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
6	RES1OVF7EN	R/W	0h	Enable CHECK7 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn

**Table 18-207. CHECKEVT3SEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKEVT3. Reset type: SYSRSn

### 18.16.4.19 CHECKEVT3SEL2 Register (Offset = 2Ah) [Reset = 0000000h]

CHECKEVT3SEL2 is shown in [Figure 18-228](#) and described in [Table 18-208](#).

Return to the [Summary Table](#).

Checker X-Bar EVT3 Source Select Register 2

**Figure 18-228. CHECKEVT3SEL2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES2OVF16EN	RES2OVF15EN	RES2OVF14EN	RES2OVF13EN	RES2OVF12EN	RES2OVF11EN	RES2OVF10EN	RES2OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES2OVF8EN	RES2OVF7EN	RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-208. CHECKEVT3SEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES2OVF16EN	R/W	0h	Enable CHECK16 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
14	RES2OVF15EN	R/W	0h	Enable CHECK15 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
13	RES2OVF14EN	R/W	0h	Enable CHECK14 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
12	RES2OVF13EN	R/W	0h	Enable CHECK13 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
11	RES2OVF12EN	R/W	0h	Enable CHECK12 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
10	RES2OVF11EN	R/W	0h	Enable CHECK11 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
9	RES2OVF10EN	R/W	0h	Enable CHECK10 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
8	RES2OVF9EN	R/W	0h	Enable CHECK9 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
7	RES2OVF8EN	R/W	0h	Enable CHECK8 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
6	RES2OVF7EN	R/W	0h	Enable CHECK7 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn

**Table 18-208. CHECKEVT3SEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKEVT3. Reset type: SYSRSn

### 18.16.4.20 CHECKEVT3SEL3 Register (Offset = 2Ch) [Reset = 0000000h]

CHECKEVT3SEL3 is shown in [Figure 18-229](#) and described in [Table 18-209](#).

Return to the [Summary Table](#).

Checker X-Bar EVT3 Source Select Register 3

**Figure 18-229. CHECKEVT3SEL3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
OOT16EN	OOT15EN	OOT14EN	OOT13EN	OOT12EN	OOT11EN	OOT10EN	OOT9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
OOT8EN	OOT7EN	OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-209. CHECKEVT3SEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	OOT16EN	R/W	0h	Enable CHECK16 OOT as a source for CHECKEVT3. Reset type: SYSRSn
14	OOT15EN	R/W	0h	Enable CHECK15 OOTas a source for CHECKEVT3. Reset type: SYSRSn
13	OOT14EN	R/W	0h	Enable CHECK14 OOT as a source for CHECKEVT3. Reset type: SYSRSn
12	OOT13EN	R/W	0h	Enable CHECK13 OOT as a source for CHECKEVT3. Reset type: SYSRSn
11	OOT12EN	R/W	0h	Enable CHECK12 OOT as a source for CHECKEVT3. Reset type: SYSRSn
10	OOT11EN	R/W	0h	Enable CHECK11 OOTas a source for CHECKEVT3. Reset type: SYSRSn
9	OOT10EN	R/W	0h	Enable CHECK10 OOT as a source for CHECKEVT3. Reset type: SYSRSn
8	OOT9EN	R/W	0h	Enable CHECK9 OOT as a source for CHECKEVT3. Reset type: SYSRSn
7	OOT8EN	R/W	0h	Enable CHECK8 OOT as a source for CHECKEVT3. Reset type: SYSRSn
6	OOT7EN	R/W	0h	Enable CHECK7 OOTas a source for CHECKEVT3. Reset type: SYSRSn
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKEVT3. Reset type: SYSRSn
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKEVT3. Reset type: SYSRSn
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKEVT3. Reset type: SYSRSn



**Table 18-209. CHECKEVT3SEL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OOT3EN	R/W	0h	Enable CHECK3 OOTas a source for CHECKEVT3. Reset type: SYSRSn
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKEVT3. Reset type: SYSRSn
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKEVT3. Reset type: SYSRSn

### 18.16.4.21 CHECKEVT4SEL1 Register (Offset = 30h) [Reset = 0000000h]

CHECKEVT4SEL1 is shown in [Figure 18-230](#) and described in [Table 18-210](#).

Return to the [Summary Table](#).

Checker X-Bar EVT4 Source Select Register 1

**Figure 18-230. CHECKEVT4SEL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES1OVF16EN	RES1OVF15EN	RES1OVF14EN	RES1OVF13EN	RES1OVF12EN	RES1OVF11EN	RES1OVF10EN	RES1OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES1OVF8EN	RES1OVF7EN	RES1OVF6EN	RES1OVF5EN	RES1OVF4EN	RES1OVF3EN	RES1OVF2EN	RES1OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-210. CHECKEVT4SEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES1OVF16EN	R/W	0h	Enable CHECK16 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
14	RES1OVF15EN	R/W	0h	Enable CHECK15 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
13	RES1OVF14EN	R/W	0h	Enable CHECK14 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
12	RES1OVF13EN	R/W	0h	Enable CHECK13 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
11	RES1OVF12EN	R/W	0h	Enable CHECK12 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
10	RES1OVF11EN	R/W	0h	Enable CHECK11 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
9	RES1OVF10EN	R/W	0h	Enable CHECK10 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
8	RES1OVF9EN	R/W	0h	Enable CHECK9 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
7	RES1OVF8EN	R/W	0h	Enable CHECK8 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
6	RES1OVF7EN	R/W	0h	Enable CHECK7 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
5	RES1OVF6EN	R/W	0h	Enable CHECK6 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
4	RES1OVF5EN	R/W	0h	Enable CHECK5 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
3	RES1OVF4EN	R/W	0h	Enable CHECK4 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn

**Table 18-210. CHECKEVT4SEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES1OVF3EN	R/W	0h	Enable CHECK3 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
1	RES1OVF2EN	R/W	0h	Enable CHECK2 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn
0	RES1OVF1EN	R/W	0h	Enable CHECK1 RES1OVF as a source for CHECKEVT4. Reset type: SYSRSn

### 18.16.4.22 CHECKEVT4SEL2 Register (Offset = 32h) [Reset = 0000000h]

CHECKEVT4SEL2 is shown in [Figure 18-231](#) and described in [Table 18-211](#).

Return to the [Summary Table](#).

Checker X-Bar EVT4 Source Select Register 2

**Figure 18-231. CHECKEVT4SEL2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RES2OVF16EN	RES2OVF15EN	RES2OVF14EN	RES2OVF13EN	RES2OVF12EN	RES2OVF11EN	RES2OVF10EN	RES2OVF9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RES2OVF8EN	RES2OVF7EN	RES2OVF6EN	RES2OVF5EN	RES2OVF4EN	RES2OVF3EN	RES2OVF2EN	RES2OVF1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-211. CHECKEVT4SEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RES2OVF16EN	R/W	0h	Enable CHECK16 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
14	RES2OVF15EN	R/W	0h	Enable CHECK15 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
13	RES2OVF14EN	R/W	0h	Enable CHECK14 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
12	RES2OVF13EN	R/W	0h	Enable CHECK13 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
11	RES2OVF12EN	R/W	0h	Enable CHECK12 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
10	RES2OVF11EN	R/W	0h	Enable CHECK11 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
9	RES2OVF10EN	R/W	0h	Enable CHECK10 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
8	RES2OVF9EN	R/W	0h	Enable CHECK9 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
7	RES2OVF8EN	R/W	0h	Enable CHECK8 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
6	RES2OVF7EN	R/W	0h	Enable CHECK7 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
5	RES2OVF6EN	R/W	0h	Enable CHECK6 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
4	RES2OVF5EN	R/W	0h	Enable CHECK5 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
3	RES2OVF4EN	R/W	0h	Enable CHECK4 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn

**Table 18-211. CHECKEVT4SEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	RES2OVF3EN	R/W	0h	Enable CHECK3 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
1	RES2OVF2EN	R/W	0h	Enable CHECK2 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn
0	RES2OVF1EN	R/W	0h	Enable CHECK1 RES2OVF as a source for CHECKEVT4. Reset type: SYSRSn

### 18.16.4.23 CHECKEVT4SEL3 Register (Offset = 34h) [Reset = 0000000h]

CHECKEVT4SEL3 is shown in [Figure 18-232](#) and described in [Table 18-212](#).

Return to the [Summary Table](#).

Checker X-Bar EVT4 Source Select Register 3

**Figure 18-232. CHECKEVT4SEL3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
OOT16EN	OOT15EN	OOT14EN	OOT13EN	OOT12EN	OOT11EN	OOT10EN	OOT9EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
OOT8EN	OOT7EN	OOT6EN	OOT5EN	OOT4EN	OOT3EN	OOT2EN	OOT1EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 18-212. CHECKEVT4SEL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	OOT16EN	R/W	0h	Enable CHECK16 OOT as a source for CHECKEVT4. Reset type: SYSRSn
14	OOT15EN	R/W	0h	Enable CHECK15 OOT as a source for CHECKEVT4. Reset type: SYSRSn
13	OOT14EN	R/W	0h	Enable CHECK14 OOT as a source for CHECKEVT4. Reset type: SYSRSn
12	OOT13EN	R/W	0h	Enable CHECK13 OOT as a source for CHECKEVT4. Reset type: SYSRSn
11	OOT12EN	R/W	0h	Enable CHECK12 OOT as a source for CHECKEVT4. Reset type: SYSRSn
10	OOT11EN	R/W	0h	Enable CHECK11 OOT as a source for CHECKEVT4. Reset type: SYSRSn
9	OOT10EN	R/W	0h	Enable CHECK10 OOT as a source for CHECKEVT4. Reset type: SYSRSn
8	OOT9EN	R/W	0h	Enable CHECK9 OOT as a source for CHECKEVT4. Reset type: SYSRSn
7	OOT8EN	R/W	0h	Enable CHECK8 OOT as a source for CHECKEVT4. Reset type: SYSRSn
6	OOT7EN	R/W	0h	Enable CHECK7 OOT as a source for CHECKEVT4. Reset type: SYSRSn
5	OOT6EN	R/W	0h	Enable CHECK6 OOT as a source for CHECKEVT4. Reset type: SYSRSn
4	OOT5EN	R/W	0h	Enable CHECK5 OOT as a source for CHECKEVT4. Reset type: SYSRSn
3	OOT4EN	R/W	0h	Enable CHECK4 OOT as a source for CHECKEVT4. Reset type: SYSRSn

**Table 18-212. CHECKEVT4SEL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OOT3EN	R/W	0h	Enable CHECK3 OOTas a source for CHECKEVT4. Reset type: SYSRSn
1	OOT2EN	R/W	0h	Enable CHECK2 OOT as a source for CHECKEVT4. Reset type: SYSRSn
0	OOT1EN	R/W	0h	Enable CHECK1 OOT as a source for CHECKEVT4. Reset type: SYSRSn

### 18.16.5 ADC\_SAFECHECK\_REGS Registers

Table 18-213 lists the memory-mapped registers for the ADC\_SAFECHECK\_REGS registers. All register offset addresses not listed in Table 18-213 should be considered as reserved locations and the register contents should not be modified.

**Table 18-213. ADC\_SAFECHECK\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CHECKCONFIG	ADC Check Configuration Register		<a href="#">Go</a>
2h	CHECKSTATUS	ADC Check Status Register		<a href="#">Go</a>
4h	ADCRESSEL1	ADC Check 1 Select Register		<a href="#">Go</a>
6h	ADCRESSEL2	ADC Check 2 Select Register		<a href="#">Go</a>
8h	TOLERANCE	ADC Check Tolerance Register		<a href="#">Go</a>
Ch	CHECKRESULT1	ADC Check Captured Result 1		<a href="#">Go</a>
Eh	CHECKRESULT2	ADC Check Captured Result 2		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 18-214 shows the codes that are used for access types in this section.

**Table 18-214. ADC\_SAFECHECK\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 18.16.5.1 CHECKCONFIG Register (Offset = 0h) [Reset = 0000h]

CHECKCONFIG is shown in [Figure 18-233](#) and described in [Table 18-215](#).

Return to the [Summary Table](#).

ADC Check Configuration Register

**Figure 18-233. CHECKCONFIG Register**

15	14	13	12	11	10	9	8
CHKEN	RESERVED						
R/W-0h	R-0h						
7	6	5	4	3	2	1	0
RESERVED	SWSYNC	RESERVED	RESERVED				
R-0h	R-0/W1S-0h	R-0h	R/W-0h				

**Table 18-215. CHECKCONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CHKEN	R/W	0h	Result Safe Check Module enable Reset type: SYSRSn
14-7	RESERVED	R	0h	Reserved
6	SWSYNC	R-0/W1S	0h	Result Safe Check SW Force Sync. Reset type: SYSRSn
5	RESERVED	R	0h	Reserved
4-0	RESERVED	R/W	0h	Reserved

### 18.16.5.2 CHECKSTATUS Register (Offset = 2h) [Reset = 0000h]

CHECKSTATUS is shown in [Figure 18-234](#) and described in [Table 18-216](#).

Return to the [Summary Table](#).

ADC Check Status Register

**Figure 18-234. CHECKSTATUS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					OOT	RES2READY	RES1READY
R-0h					R-0h	R-0h	R-0h

**Table 18-216. CHECKSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R	0h	Reserved
2	OOT	R	0h	Set when the difference between CHECKRESULT1 and CHECKRESULT2 is greater than TOLERANCE after both results have arrived. When set, further results will not be captured into the safety checker module CHECKRESULT1 or CHECKRESULT2 registers and further OOT or OVF events can't be generated. Cleared when the associated OOTx flag for all CPUs are either cleared (via the OOTFLGCLR.OOTx bit) or disabled to all ISR and events (via the CHECKINTSEL3.OOTx, CHECKEVT1SEL3.OOTx, CHECKEVT2SEL3.OOTx, CHECKEVT3SEL3.OOTx, and CHECKEVT4SEL3.OOTx registers) Reset type: SYSRSn
1	RES2READY	R	0h	Result Safe Check Result 2 arrived. Cleared automatically when both results have arrived and the comparison occurs. Can also be cleared by issuing a software sync to the tile via the CHECKCONFIG.SWSYNC field. Reset type: SYSRSn
0	RES1READY	R	0h	Result Safe Check Result 1 arrived. Cleared automatically when both results have arrived and the comparison occurs. Can also be cleared by issuing a software sync to the tile via the CHECKCONFIG.SWSYNC field. Reset type: SYSRSn

### 18.16.5.3 ADCRESSEL1 Register (Offset = 4h) [Reset = 0000h]

ADCRESSEL1 is shown in [Figure 18-235](#) and described in [Table 18-217](#).

Return to the [Summary Table](#).

ADC Check 1 Select Register

**Figure 18-235. ADCRESSEL1 Register**

15	14	13	12	11	10	9	8
RESERVED						ADCRESULTSEL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
ADCRESULTSEL				RESERVED		ADCSEL	
R/W-0h				R-0h		R/W-0h	

**Table 18-217. ADCRESSEL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-4	ADCRESULTSEL	R/W	0h	ADC Result Safety Checker Result Select 1 0 = ADCRESULT0 1 = ADCRESULT1 2 = ADCRESULT2 3 = ADCRESULT3 4 = ADCRESULT4 5 = ADCRESULT5 6 = ADCRESULT6 7 = ADCRESULT7 8 = ADCRESULT8 9 = ADCRESULT9 10 = ADCRESULT10 11 = ADCRESULT11 12 = ADCRESULT12 13 = ADCRESULT13 14 = ADCRESULT14 15 = ADCRESULT15 16 = RESERVED 17 = RESERVED 18 = RESERVED 19 = RESERVED 20 = RESERVED 21 = RESERVED 22 = RESERVED 23 = RESERVED 24 = RESERVED 25 = RESERVED 26 = RESERVED 27 = RESERVED 28 = RESERVED 29 = RESERVED 30 = RESERVED 31 = RESERVED 32 = ADCPPBRESULT1 33 = ADCPPBRESULT2 34 = ADCPPBRESULT3 35 = ADCPPBRESULT4 36 = ADCPPBSUM1 37 = ADCPPBSUM2 38 = ADCPPBSUM3 39 = ADCPPBSUM4 ... 40 - 61 = Reserved Reset type: SYSRSn

**Table 18-217. ADCRESSEL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	RESERVED	R	0h	Reserved
2-0	ADCSEL	R/W	0h	ADC Result Safety Checker ADC Select 1 0 = ADC-A 1 = ADC-B 2 = ADC-C 3 = ADC-D 4 - 7 = Reserved Reset type: SYSRSn

### 18.16.5.4 ADCRESSEL2 Register (Offset = 6h) [Reset = 0000h]

ADCRESSEL2 is shown in [Figure 18-236](#) and described in [Table 18-218](#).

Return to the [Summary Table](#).

ADC Check 2 Select Register

**Figure 18-236. ADCRESSEL2 Register**

15	14	13	12	11	10	9	8
RESERVED						ADCRESULTSEL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
ADCRESULTSEL				RESERVED	ADCSEL		
R/W-0h				R-0h	R/W-0h		

**Table 18-218. ADCRESSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-4	ADCRESULTSEL	R/W	0h	ADC Result Safety Checker Result Select 2 0 = ADCRESULT0 1 = ADCRESULT1 2 = ADCRESULT2 3 = ADCRESULT3 4 = ADCRESULT4 5 = ADCRESULT5 6 = ADCRESULT6 7 = ADCRESULT7 8 = ADCRESULT8 9 = ADCRESULT9 10 = ADCRESULT10 11 = ADCRESULT11 12 = ADCRESULT12 13 = ADCRESULT13 14 = ADCRESULT14 15 = ADCRESULT15 16 = RESERVED 17 = RESERVED 18 = RESERVED 19 = RESERVED 20 = RESERVED 21 = RESERVED 22 = RESERVED 23 = RESERVED 24 = RESERVED 25 = RESERVED 26 = RESERVED 27 = RESERVED 28 = RESERVED 29 = RESERVED 30 = RESERVED 31 = RESERVED 32 = ADCPPBRESULT1 33 = ADCPPBRESULT2 34 = ADCPPBRESULT3 35 = ADCPPBRESULT4 36 = ADCPPBSUM1 37 = ADCPPBSUM2 38 = ADCPPBSUM3 39 = ADCPPBSUM4 ... 40 - 61 = Reserved Reset type: SYSRSn

**Table 18-218. ADCRESSEL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	RESERVED	R	0h	Reserved
2-0	ADCSEL	R/W	0h	ADC Result Safety Checker ADC Select 2 0 = ADC-A 1 = ADC-B 2 = ADC-C 3 = ADC-D 4 - 7 = Reserved Reset type: SYSRSn

### 18.16.5.5 TOLERANCE Register (Offset = 8h) [Reset = 0000000h]

TOLERANCE is shown in [Figure 18-237](#) and described in [Table 18-219](#).

Return to the [Summary Table](#).

ADC Check Tolerance Register

**Figure 18-237. TOLERANCE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								TOLERANCE																							
R-0h								R/W-0h																							

**Table 18-219. TOLERANCE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	TOLERANCE	R/W	0h	Tolerance for the difference between CHECKRESULT1 and CHECKRESULT2. If the difference is greater than (but not equal to) the tolerance, an out-of-tolerance event will be generated, indicated the compared ADC results are not within expected tolerance of each other. Reset type: SYSRSn

### 18.16.5.6 CHECKRESULT1 Register (Offset = Ch) [Reset = 0000000h]

CHECKRESULT1 is shown in [Figure 18-238](#) and described in [Table 18-220](#).

Return to the [Summary Table](#).

ADC Check Captured Result 1

**Figure 18-238. CHECKRESULT1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								RESULT																							
R-0h								R-0h																							

**Table 18-220. CHECKRESULT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	RESULT	R	0h	ADC Result Safety Checker Captured Result Result that was captured In the case that multiple results arrive for one selected result before one result arrives for the other result for comparison, the RES1OVF flag in CHECKSTATUS will be set. This does not prevent CHECKRESULT1 from updating to the latest result. Reset type: SYSRSn



### 18.16.5.7 CHECKRESULT2 Register (Offset = Eh) [Reset = 0000000h]

CHECKRESULT2 is shown in [Figure 18-239](#) and described in [Table 18-221](#).

Return to the [Summary Table](#).

ADC Check Captured Result 2

**Figure 18-239. CHECKRESULT2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								RESULT																							
R-0h								R-0h																							

**Table 18-221. CHECKRESULT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	RESULT	R	0h	ADC Result Safety Checker Captured Result Result that was captured In the case that multiple results arrive for one selected result before one result arrives for the other result for comparison, the RES2OVF flag in CHECKSTATUS will be set. This does not prevent CHECKRESULT2 from updating to the latest result. Reset type: SYSRSn

### 18.16.6 ADC Registers to Driverlib Functions

**Table 18-222. ADC Registers to Driverlib Functions**

File	Driverlib Function
<b>ADCCTL1</b>	
adc.h	ADC_setInterruptPulseMode
adc.h	ADC_enableAltDMATiming
adc.h	ADC_disableAltDMATiming
adc.h	ADC_enableExtMuxPreselect
adc.h	ADC_disableExtMuxPreselect
adc.h	ADC_enableConverter
adc.h	ADC_disableConverter
adc.h	ADC_isBusy
<b>ADCCTL2</b>	
adc.c	ADC_setMode
adc.c	ADC_setINLTrim
adc.h	ADC_setPrescaler
adc.h	ADC_selectOffsetTrimMode
<b>ADCBURSTCTL</b>	
adc.h	ADC_setBurstModeConfig
adc.h	ADC_enableBurstMode
adc.h	ADC_disableBurstMode
<b>ADCINTFLG</b>	
adc.h	ADC_getIntResultStatus
adc.h	ADC_getInterruptStatus
adc.h	ADC_clearInterruptStatus
<b>ADCINTFLGCLR</b>	
adc.h	ADC_clearInterruptStatus
<b>ADCINTOVF</b>	

**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
adc.h	ADC_getInterruptOverflowStatus
adc.h	ADC_clearInterruptOverflowStatus
<b>ADCINTOVFCLR</b>	
adc.h	ADC_clearInterruptOverflowStatus
<b>ADCINTSEL1N2</b>	
adc.h	ADC_enableInterrupt
adc.h	ADC_disableInterrupt
adc.h	ADC_setInterruptSource
adc.h	ADC_enableContinuousMode
adc.h	ADC_disableContinuousMode
<b>ADCINTSEL3N4</b>	
-	See INTSEL1N2
<b>ADCSOCPRCTL</b>	
adc.h	ADC_setSOCPriority
<b>ADCINTSOCSEL1</b>	
adc.h	ADC_setInterruptSOCTrigger
<b>ADCINTSOCSEL2</b>	
-	See INTSOCSEL1
<b>ADCSOCFLG1</b>	
-	
<b>ADCSOCFRC1</b>	
adc.h	ADC_forceSOC
adc.h	ADC_forceMultipleSOC
<b>ADCSOCOVF1</b>	
-	
<b>ADCSOCOVFCLR1</b>	
-	
<b>ADCSOC0CTL</b>	
adc.h	ADC_setupSOC
adc.h	ADC_selectSOCExtChannel
<b>ADCSOC1CTL</b>	
-	See SOC0CTL
<b>ADCSOC2CTL</b>	
-	See SOC0CTL
<b>ADCSOC3CTL</b>	
-	See SOC0CTL
<b>ADCSOC4CTL</b>	
-	See SOC0CTL
<b>ADCSOC5CTL</b>	
-	See SOC0CTL
<b>ADCSOC6CTL</b>	
-	See SOC0CTL
<b>ADCSOC7CTL</b>	
-	See SOC0CTL
<b>ADCSOC8CTL</b>	

**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See SOC0CTL
<b>ADCSOC9CTL</b>	
-	See SOC0CTL
<b>ADCSOC10CTL</b>	
-	See SOC0CTL
<b>ADCSOC11CTL</b>	
-	See SOC0CTL
<b>ADCSOC12CTL</b>	
-	See SOC0CTL
<b>ADCSOC13CTL</b>	
-	See SOC0CTL
<b>ADCSOC14CTL</b>	
-	See SOC0CTL
<b>ADCSOC15CTL</b>	
-	See SOC0CTL
<b>ADCEVTSTAT</b>	
adc.h	ADC_getPPBEventStatus
<b>ADCEVTCLR</b>	
adc.h	ADC_clearPPBEventStatus
<b>ADCEVTSEL</b>	
adc.h	ADC_enablePPBEvent
adc.h	ADC_disablePPBEvent
<b>ADCEVTINTSEL</b>	
adc.h	ADC_enablePPBEventInterrupt
adc.h	ADC_disablePPBEventInterrupt
<b>ADCOSDETECT</b>	
adc.h	ADC_configOSDetectMode
<b>ADCCOUNTER</b>	
-	
<b>ADCREV</b>	
-	
<b>ADCOFFTRIM</b>	
-	
<b>ADCOFFTRIM2</b>	
-	
<b>ADCOFFTRIM3</b>	
-	
<b>ADCPPB1CONFIG</b>	
adc.h	ADC_setupPPB
adc.h	ADC_enablePPBEventCBCClear
adc.h	ADC_disablePPBEventCBCClear
adc.h	ADC_enablePPBAbsoluteValue
adc.h	ADC_disablePPBAbsoluteValue
adc.h	ADC_setPPBShiftValue
adc.h	ADC_selectPPBSyncInput

**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
adc.h	ADC_forcePPBSync
adc.h	ADC_selectPPBOSINTSource
adc.h	ADC_selectPPBCompareSource
adc.h	ADC_enablePPBTwosComplement
adc.h	ADC_disablePPBTwosComplement
adc.h	ADC_disablePPBExtendedLowLimit
<b>ADCPPB1STAMP</b>	
adc.h	ADC_getPPBDelayTimeStamp
<b>ADCPPB1OFFCAL</b>	
adc.h	ADC_setPPBCalibrationOffset
<b>ADCPPB1OFFREF</b>	
adc.h	ADC_setPPBReferenceOffset
<b>ADCPPB1TRIPHI</b>	
adc.c	ADC_setPPBTripLimits
<b>ADCPPB1TRIPLO</b>	
adc.c	ADC_setPPBTripLimits
adc.h	ADC_enablePPBExtendedLowLimit
<b>ADCPPB2CONFIG</b>	
-	See PPB1CONFIG
<b>ADCPPB2STAMP</b>	
-	See PPB1STAMP
<b>ADCPPB2OFFCAL</b>	
-	See PPB1OFFCAL
<b>ADCPPB2OFFREF</b>	
-	See PPB1OFFREF
<b>ADCPPB2TRIPHI</b>	
-	See PPB1TRIPHI
<b>ADCPPB2TRIPLO</b>	
-	See PPB1TRIPLO
<b>ADCPPB3CONFIG</b>	
-	See PPB1CONFIG
<b>ADCPPB3STAMP</b>	
-	See PPB1STAMP
<b>ADCPPB3OFFCAL</b>	
-	See PPB1OFFCAL
<b>ADCPPB3OFFREF</b>	
-	See PPB1OFFREF
<b>ADCPPB3TRIPHI</b>	
-	See PPB1TRIPHI
<b>ADCPPB3TRIPLO</b>	
-	See PPB1TRIPLO
<b>ADCPPB4CONFIG</b>	
-	See PPB1CONFIG
<b>ADCPPB4STAMP</b>	
-	See PPB1STAMP

**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ADCPPB4OFFCAL</b>	
-	See PPB1OFFCAL
<b>ADCPPB4OFFREF</b>	
-	See PPB1OFFREF
<b>ADCPPB4TRIPHI</b>	
-	See PPB1TRIPHI
<b>ADCPPB4TRIPL0</b>	
-	See PPB1TRIPL0
<b>ADCSAFECHECKRESEN</b>	
adc.h	ADC_configSOCsafetyCheckerInput
<b>ADCINTCYCLE</b>	
adc.h	ADC_setInterruptCycleOffset
<b>ADCINLTRIM1</b>	
adc.c	ADC_setINLTrim
<b>ADCINLTRIM2</b>	
adc.c	ADC_setINLTrim
<b>ADCINLTRIM3</b>	
-	
<b>ADCINLTRIM4</b>	
adc.c	ADC_setINLTrim
<b>ADCINLTRIM5</b>	
adc.c	ADC_setINLTrim
<b>ADCINLTRIM6</b>	
-	
<b>ADCREV2</b>	
-	
<b>ADCREP1CTL</b>	
adc.c	ADC_configureRepeater
adc.h	ADC_getRepeaterStatus
adc.h	ADC_triggerRepeaterMode
adc.h	ADC_triggerRepeaterActiveMode
adc.h	ADC_triggerRepeaterModuleBusy
adc.h	ADC_triggerRepeaterSelect
adc.h	ADC_triggerRepeaterSyncln
adc.h	ADC_forceRepeaterTriggerSync
<b>ADCREP1N</b>	
adc.c	ADC_configureRepeater
adc.h	ADC_triggerRepeaterCount
<b>ADCREP1PHASE</b>	
adc.c	ADC_configureRepeater
adc.h	ADC_triggerRepeaterPhase
<b>ADCREP1SPREAD</b>	
adc.c	ADC_configureRepeater
adc.h	ADC_triggerRepeaterSpread
<b>ADCREP1FRC</b>	

**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
adc.h	ADC_forceRepeaterTrigger
<b>ADCREP2CTL</b>	
-	
<b>ADCREP2N</b>	
-	
<b>ADCREP2PHASE</b>	
-	
<b>ADCREP2SPREAD</b>	
-	
<b>ADCREP2FRC</b>	
-	
<b>ADCPPB1LIMIT</b>	
adc.h	ADC_setPPBCountLimit
adc.h	ADC_getPPBCountLimit
<b>ADCPPBP1PCOUNT</b>	
-	
<b>ADCPPB1CONFIG2</b>	
adc.h	ADC_setPPBShiftValue
adc.h	ADC_selectPPBSyncInput
adc.h	ADC_forcePPBSync
adc.h	ADC_selectPPBOSINTSource
adc.h	ADC_selectPPBCompareSource
<b>ADCPPB1PSUM</b>	
-	
<b>ADCPPB1PMAX</b>	
-	
<b>ADCPPB1PMAXI</b>	
-	
<b>ADCPPB1PMIN</b>	
-	
<b>ADCPPB1PMINI</b>	
-	
<b>ADCPPB1TRIPLO2</b>	
adc.c	ADC_setPPBTripLimits
<b>ADCPPB2LIMIT</b>	
-	
<b>ADCPPBP2PCOUNT</b>	
-	
<b>ADCPPB2CONFIG2</b>	
-	
<b>ADCPPB2PSUM</b>	
-	
<b>ADCPPB2PMAX</b>	
-	
<b>ADCPPB2PMAXI</b>	

**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>ADCPPB2PMIN</b>	
-	
<b>ADCPPB2PMINI</b>	
-	
<b>ADCPPB2TRIPLO2</b>	
-	
<b>ADCPPB3LIMIT</b>	
-	
<b>ADCPPBP3PCOUNT</b>	
-	
<b>ADCPPB3CONFIG2</b>	
-	
<b>ADCPPB3PSUM</b>	
-	
<b>ADCPPB3PMAX</b>	
-	
<b>ADCPPB3PMAXI</b>	
-	
<b>ADCPPB3PMIN</b>	
-	
<b>ADCPPB3PMINI</b>	
-	
<b>ADCPPB3TRIPLO2</b>	
-	
<b>ADCPPB4LIMIT</b>	
-	
<b>ADCPPBP4PCOUNT</b>	
-	
<b>ADCPPB4CONFIG2</b>	
-	
<b>ADCPPB4PSUM</b>	
-	
<b>ADCPPB4PMAX</b>	
-	
<b>ADCPPB4PMAXI</b>	
-	
<b>ADCPPB4PMIN</b>	
-	
<b>ADCPPB4PMINI</b>	
-	
<b>ADCPPB4TRIPLO2</b>	
-	
<b>ADCRESULT0</b>	
adc.h	ADC_readResult

**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ADCRESULT1</b>	
-	See RESULT0
<b>ADCRESULT2</b>	
-	See RESULT0
<b>ADCRESULT3</b>	
-	See RESULT0
<b>ADCRESULT4</b>	
-	See RESULT0
<b>ADCRESULT5</b>	
-	See RESULT0
<b>ADCRESULT6</b>	
-	See RESULT0
<b>ADCRESULT7</b>	
-	See RESULT0
<b>ADCRESULT8</b>	
-	See RESULT0
<b>ADCRESULT9</b>	
-	See RESULT0
<b>ADCRESULT10</b>	
-	See RESULT0
<b>ADCRESULT11</b>	
-	See RESULT0
<b>ADCRESULT12</b>	
-	See RESULT0
<b>ADCRESULT13</b>	
-	See RESULT0
<b>ADCRESULT14</b>	
-	See RESULT0
<b>ADCRESULT15</b>	
-	See RESULT0
<b>ADCPPB1RESULT</b>	
adc.h	ADC_readPPBResult
<b>ADCPPB2RESULT</b>	
-	See PPB1RESULT
<b>ADCPPB3RESULT</b>	
-	See PPB1RESULT
<b>ADCPPB4RESULT</b>	
-	See PPB1RESULT
<b>ADCPPB1SUM</b>	
-	
<b>ADCPPB1COUNT</b>	
-	
<b>ADCPPB2SUM</b>	
-	
<b>ADCPPB2COUNT</b>	



**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
ADCPPB3SUM	
-	
ADCPPB3COUNT	
-	
ADCPPB4SUM	
-	
ADCPPB4COUNT	
-	
ADCPPB1MAX	
-	
ADCPPB1MAXI	
-	
ADCPPB1MIN	
-	
ADCPPB1MINI	
-	
ADCPPB2MAX	
-	
ADCPPB2MAXI	
-	
ADCPPB2MIN	
-	
ADCPPB2MINI	
-	
ADCPPB3MAX	
-	
ADCPPB3MAXI	
-	
ADCPPB3MIN	
-	
ADCPPB3MINI	
-	
ADCPPB4MAX	
-	
ADCPPB4MAXI	
-	
ADCPPB4MIN	
-	
ADCPPB4MINI	
-	
ADCCHECKCONFIG	
adc.h	ADC_enableSafetyChecker
adc.h	ADC_disableSafetyChecker
adc.h	ADC_forceSafetyCheckerSync

**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ADCCHECKSTATUS</b>	
adc.h	ADC_getSafetyCheckerStatus
<b>ADCRESSEL1</b>	
adc.h	ADC_configureSafetyChecker
<b>ADCRESSEL2</b>	
-	
<b>ADCTOLERANCE</b>	
adc.h	ADC_setSafetyCheckerTolerance
<b>ADCCHECKRESULT1</b>	
adc.h	ADC_getSafetyCheckerResult
<b>ADCCHECKRESULT2</b>	
-	
<b>ADCOOTFLG</b>	
adc.h	ADC_getSafetyCheckStatus
adc.h	ADC_clearSafetyCheckStatus
<b>ADCOOTFLGCLR</b>	
adc.h	ADC_clearSafetyCheckStatus
<b>ADCRES1OVF</b>	
-	
<b>ADCRES1OVFCLR</b>	
-	
<b>ADCRES2OVF</b>	
-	
<b>ADCRES2OVFCLR</b>	
-	
<b>ADCCHECKINTFLG</b>	
adc.h	ADC_getSafetyCheckIntStatus
adc.h	ADC_clearSafetyCheckIntStatus
<b>ADCCHECKINTFLGCLR</b>	
adc.h	ADC_clearSafetyCheckIntStatus
<b>ADCCHECKINTSEL1</b>	
adc.h	ADC_enableSafetyCheckInt
adc.h	ADC_disableSafetyCheckInt
<b>ADCCHECKINTSEL2</b>	
-	
<b>ADCCHECKINTSEL3</b>	
-	
<b>ADCCHECKEVT1SEL1</b>	
adc.h	ADC_enableSafetyCheckEvt
adc.h	ADC_disableSafetyCheckEvt
<b>ADCCHECKEVT1SEL2</b>	
-	
<b>ADCCHECKEVT1SEL3</b>	
-	
<b>ADCCHECKEVT2SEL1</b>	

**Table 18-222. ADC Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
ADCCHECKEVT2SEL2	
-	
ADCCHECKEVT2SEL3	
-	
ADCCHECKEVT3SEL1	
-	
ADCCHECKEVT3SEL2	
-	
ADCCHECKEVT3SEL3	
-	
ADCCHECKEVT4SEL1	
-	
ADCCHECKEVT4SEL2	
-	
ADCCHECKEVT4SEL3	
-	

Chapter 19

## **Buffered Digital-to-Analog Converter (DAC)**

---



The buffered digital-to-analog converter (DAC) is an analog module that can output a programmable, arbitrary reference voltage.

<b>19.1 Introduction</b> .....	<b>3586</b>
<b>19.2 Using the DAC</b> .....	<b>3587</b>
<b>19.3 Lock Registers</b> .....	<b>3588</b>
<b>19.4 Software</b> .....	<b>3589</b>
<b>19.5 DAC Registers</b> .....	<b>3589</b>

## 19.1 Introduction

The buffered DAC module consists of an internal 12-bit DAC and an analog output buffer that is capable of driving an external load. For driving even higher loads than typical, a trade-off can be made between load size and output voltage swing. For the load conditions of the buffered DAC, see the device-specific data sheet. The buffered DAC is a general-purpose DAC that can be used to generate a DC voltage in addition to AC waveforms such as sine waves, square waves, triangle waves and so forth. Software writes to the DAC value register can take effect immediately or can be synchronized with EPWMSYNCPER events.

### 19.1.1 DAC Related Collateral

#### Foundational Materials

- [C2000 Academy - DAC](#)
- [High Speed, Digital to Analog Converters Basics Application Report](#)
- [Real-Time Control Reference Guide](#)
  - Refer to the DAC section
- [Understanding Data Converters Application Report](#)

#### Getting Started Materials

- [MathWorks F2807x/F2837xD/F2837xS/F28004x/F2838x DAC](#)
  - NOTE: This is a non-TI (third party) site.


### 19.1.2 Features

Each buffered DAC has the following features:

- 12-bit programmable internal DAC
- Selectable reference voltage source
- x1 and x2 gain modes when using internal VREFHI
- Ability to synchronize with EPWMSYNCPER

### 19.1.3 Block Diagram

The block diagram for the buffered DAC is shown in [Figure 19-1](#).



**Figure 19-1. DAC Module Block Diagram**

## 19.2 Using the DAC

The internal DAC's reference voltage source, DACREF, is selectable between VDACC and VREFHI. The x2 gain mode is only available when VREFHI is set as DACREF and internal reference mode is used, which can be configured by DACCTL[MODE] register. The internal reference circuit generates 1.65V and 2.5V. To select either 2.5V or 1.65V, configure ANAREF2P5 register and set ANAREFSEL register to 0 (see the *Analog Subsystem* chapter on how to switch to internal reference mode). Even though the buffered DAC has an x2 gain mode, the maximum output voltage from the buffered DAC is not greater than VDDA. Table 19-1 lists the gain mode combinations supported by the buffered DAC. In this table, x = A or B, X = Don't Care, VDACC/ VREFHI = 2.5v, VDDA = 3.3v, and DACVAL = 4095.

**Table 19-1. DAC Supported Gain Mode Combinations**

DACREFSEL	ANAREFSEL	ANAREF2P5	Reference Source	Reference Voltage (V)	Mode	Maximum DAC Output (V)	Support Status
0	X	X	External	VDACC	0	2.5	Supported
0	X	X	External	VDACC	1	2.5	Not Supported
1	0	0	Internal	1.65	0	1.65	Not Supported
1	0	0	Internal	1.65	1	3.3	Supported
1	0	1	Internal	2.5	0	2.5	Supported
1	0	1	Internal	2.5	1	2.5	Not Supported
1	1	X	External	VREFHI	0	2.5	Supported
1	1	X	External	VREFHI	1	2.5	Not Supported

Two sets of DACVAL registers, DACVALA and DACVALS, are present in the buffered DAC module. DACVALA is a read-only register that actively controls the buffered DAC value. DACVALS is a writable shadow register that loads into DACVALA either immediately or synchronized with the next EPWMSYNCPER event. If the clock to the buffered DAC is disabled while the buffered DAC is outputting a voltage, the output voltage remains unaffected, but DACVALA and DACVALS is no longer updated with register writes. Enabling the clock to the buffered DAC restores the DAC to the state before the clock was disabled.

The output of the internal DAC is calculated with the following equation:

$$DACOUT = \frac{DACVALA * DACREF}{4096} \quad (20)$$

The output buffer of the buffered DAC can exhibit non-linear behavior near the supply rails (VDDA/VSSA). To determine the linear range of the buffered DAC, see the device-specific data sheet.

### 19.2.1 Initialization Sequence

1. Enable the buffered DAC clock.
2. Set DACREF with DACREFSEL.
3. Power up the buffered DAC with DACOUTEN.
4. Wait for the power-up time to elapse before outputting a voltage. To determine the power-up time of the buffered DAC, see the device data sheet.
5. For predictable behavior of the buffered DAC, consecutive writes to DACVALS must be spaced apart according to the settling time of the buffered DAC. To determine the settling time of the buffered DAC, see the device data sheet.

### 19.2.2 DAC Offset Adjustment

Zero offset error is defined as the difference between the voltage at midcode (2048) and 1.25V (for 2.5V reference voltage). DAC offset error is calibrated at 2.5V reference voltage and loaded into the DAC offset trim register as part of the `Device_cal()` function. If the DAC is used at any reference voltage other than 2.5V, the offset trim must be adjusted to make sure the offset error performance stays within the device-specific data sheet limits. The DAC offset register is a 16-bit register that contains the 8-bit signed offset trim in the lower half of the register. Use the function call `DAC_tuneOffsetTrim()` found in `C2000Ware` to adjust the offset.

### 19.2.3 EPWMSYNCPER Signal

EPWMSYNCPER comes from the Time-Base submodule of the EPWM. For a detailed description of how this signal is generated, refer to the *Time-Base Submodule* section of the *Enhanced Pulse Width Modulator (ePWM)* chapter.

The EPWMSYNCPER signal that loads DACVALA when DACCTL [LOADMODE] = 1 is a level trigger load. If TBCTR and TBPRD of the EPWM are both 0, EPWMSYNCPER is held at a high level and DACVALA is immediately loaded from DACVALS irrespective of the value of DACCTL [LOADMODE]. Due to this, configure the EPWM first before setting DACCTL [LOADMODE] to 1.

---

#### Note

The name of the sync signal that the GPDAC receives from the EPWM has been updated from PWMSYNC to EPWMSYNCPER (SYNCPER/PWMSYNCPER/EPWMxSYNCPER) to avoid confusion with the other EPWM sync signals EPWMSYNCI and EPWMSYNCO. For a description of these signals, see the *Enhanced Pulse Width Modulator (ePWM)* chapter.

---

## 19.3 Lock Registers

A DACLOCK register is provided to prevent spurious writes from modifying the DACCTL, DACVALS, and DACOUTEN registers. Once a register is protected through DACLOCK, write access are locked out until the device is reset.

## 19.4 Software

### 19.4.1 DAC Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/dac

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 19.4.1.1 Buffered DAC Enable - SINGLE\_CORE

FILE: buffdac\_ex1\_enable.c

This example generates a voltage on the buffered DAC output, DACOUTA/ADCINA0 and uses the default DAC reference setting of VDAC.

##### External Connections

- When the DAC reference is set to VDAC, an external reference voltage must be applied to the VDAC pin. This can be accomplished by connecting a jumper wire from 3.3V to ADCINB0.

##### Watch Variables

- None.

#### 19.4.1.2 Buffered DAC Random - SINGLE\_CORE

FILE: buffdac\_ex2\_random.c

This example generates random voltages on the buffered DAC output, DACOUTA/ADCINA0 and uses the default DAC reference setting of VDAC.

##### External Connections

- When the DAC reference is set to VDAC, an external reference voltage must be applied to the VDAC pin. This can be accomplished by connecting a jumper wire from 3.3V to ADCINB0.

##### Watch Variables

- None.

## 19.5 DAC Registers

This section describes the Buffered Digital to Analog Converter registers.

### 19.5.1 DAC Base Address Table

**Table 19-2. DAC Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
DacaRegs	<a href="#">DAC_REGS</a>	DACA_BASE	0x0000_5C00	YES	YES	YES	YES	YES	YES
DaccRegs	<a href="#">DAC_REGS</a>	DACC_BASE	0x0000_5C20	YES	YES	YES	YES	YES	YES



### 19.5.2 DAC\_REGS Registers

Table 19-3 lists the memory-mapped registers for the DAC\_REGS registers. All register offset addresses not listed in Table 19-3 should be considered as reserved locations and the register contents should not be modified.

**Table 19-3. DAC\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DACREV	DAC Revision Register		<a href="#">Go</a>
1h	DACCTL	DAC Control Register	EALLOW	<a href="#">Go</a>
2h	DACVALA	DAC Value Register - Active		<a href="#">Go</a>
3h	DACVALS	DAC Value Register - Shadow		<a href="#">Go</a>
4h	DACOUTEN	DAC Output Enable Register	EALLOW	<a href="#">Go</a>
5h	DACLOCK	DAC Lock Register	EALLOW	<a href="#">Go</a>
6h	DACRIM	DAC Trim Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 19-4 shows the codes that are used for access types in this section.

**Table 19-4. DAC\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value

### 19.5.2.1 DACREV Register (Offset = 0h) [Reset = 0000h]

DACREV is shown in [Figure 19-2](#) and described in [Table 19-5](#).

Return to the [Summary Table](#).

DAC Revision Register

**Figure 19-2. DACREV Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
REV							
R-0h							

**Table 19-5. DACREV Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	REV	R	0h	DAC Revision Reset type: SYSRSn

### 19.5.2.2 DACCTL Register (Offset = 1h) [Reset = 0000h]

DACCTL is shown in [Figure 19-3](#) and described in [Table 19-6](#).

Return to the [Summary Table](#).

DAC Control Register

**Figure 19-3. DACCTL Register**

15	14	13	12	11	10	9	8
RESERVED							SYNCSEL
R-0h							R/W-0h
7	6	5	4	3	2	1	0
SYNCSEL				RESERVED	LOADMODE	MODE	DACREFSEL
R/W-0h				R-0h	R/W-0h	R/W-0h	R/W-0h

**Table 19-6. DACCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8-4	SYNCSEL	R/W	0h	DAC EPWMSYNCPER select. Determines which EPWMSYNCPER signal will update the DACVALA register. Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWMnSYNCPER Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	LOADMODE	R/W	0h	DACVALA load mode. Determines when the DACVALA register is updated with the value from DACVALS. 0 Load on next SYSCLK 1 Load on next EPWMSYNCPER specified by SYNCSEL Reset type: SYSRSn
1	MODE	R/W	0h	DAC gain mode select. Selects the gain mode for the buffered output. The MODE value is only used when DACREFSEL=1 and internal ADC reference mode is selected. 0 Gain is 1 1 Gain is 2 Reset type: SYSRSn
0	DACREFSEL	R/W	0h	DAC reference select. Selects which voltage references are used by the DAC. 0 VDAC/VSSA are the reference voltages 1 ADC VREFHI/VSSA are the reference voltages Reset type: SYSRSn

### 19.5.2.3 DACVALA Register (Offset = 2h) [Reset = 0000h]

DACVALA is shown in [Figure 19-4](#) and described in [Table 19-7](#).

Return to the [Summary Table](#).

DAC Value Register - Active

**Figure 19-4. DACVALA Register**

15	14	13	12	11	10	9	8
RESERVED				DACVALA			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DACVALA							
R-0h							

**Table 19-7. DACVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVALA	R	0h	Active output code currently driven by the DAC Reset type: SYSRSn

#### 19.5.2.4 DACVALS Register (Offset = 3h) [Reset = 0000h]

DACVALS is shown in [Figure 19-5](#) and described in [Table 19-8](#).

Return to the [Summary Table](#).

DAC Value Register - Shadow

**Figure 19-5. DACVALS Register**

15	14	13	12	11	10	9	8
RESERVED				DACVALS			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DACVALS							
R/W-0h							

**Table 19-8. DACVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVALS	R/W	0h	Shadow output code to be loaded into DACVALA Reset type: SYSRSn

### 19.5.2.5 DACOUTEN Register (Offset = 4h) [Reset = 0000h]

DACOUTEN is shown in [Figure 19-6](#) and described in [Table 19-9](#).

Return to the [Summary Table](#).

DAC Output Enable Register

**Figure 19-6. DACOUTEN Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							DACOUTEN
R-0h							R/W-0h

**Table 19-9. DACOUTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	DACOUTEN	R/W	0h	DAC output enable 0 DAC output is disabled 1 DAC output is enabled Reset type: SYSRSn

### 19.5.2.6 DACLOCK Register (Offset = 5h) [Reset = 0000h]

DACLOCK is shown in [Figure 19-7](#) and described in [Table 19-10](#).

Return to the [Summary Table](#).

DAC Lock Register

**Figure 19-7. DACLOCK Register**

15	14	13	12	11	10	9	8
KEY				RESERVED			
R-0/W-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED					DACOUTEN	DACVAL	DACCTL
R-0h					R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 19-10. DACLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	KEY	R-0/W	0h	Writes to this register succeed only if this field is written with a value of 0xA. Only 16-bit writes will succeed (provided the KEY matches). Read-modify-writes to individual bits in this register will be ignored. Reset type: SYSRSn
11-3	RESERVED	R	0h	Reserved
2	DACOUTEN	R/WOnce	0h	Lock write-access to the DACOUTEN register. 0 DACOUTEN register is not locked. Write 0 to this bit has no effect. 1 DACOUTEN register is locked. Only a system reset can clear this bit. Reset type: SYSRSn
1	DACVAL	R/WOnce	0h	Lock write-access to the DACVALS register. 0 DACVALS register is not locked. Write 0 to this bit has no effect. 1 DACVALS register is locked. Only a system reset can clear this bit. Reset type: SYSRSn
0	DACCTL	R/WOnce	0h	Lock write-access to the DACCTL register. 0 DACCTL register is not locked. Write 0 to this bit has no effect. 1 DACCTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn

### 19.5.2.7 DACTRIM Register (Offset = 6h) [Reset = 0000h]

DACTRIM is shown in [Figure 19-8](#) and described in [Table 19-11](#).

Return to the [Summary Table](#).

DAC Trim Register

**Figure 19-8. DACTRIM Register**

15	14	13	12	11	10	9	8
RESERVED				RESERVED			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
OFFSET_TRIM							
R/W-0h							

**Table 19-11. DACTRIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-8	RESERVED	R/W	0h	Reserved
7-0	OFFSET_TRIM	R/W	0h	DAC Offset Trim. This register should not be modified unless specifically indicated by TI Errata or other documentation. Modifying the contents of this register could cause this module to operate outside of datasheet specifications. Reset type: SYSRSn

### 19.5.3 DAC Registers to Driverlib Functions

**Table 19-12. DAC Registers to Driverlib Functions**

File	Driverlib Function
<b>DACREV</b>	
dac.h	DAC_getRevision
<b>DACCTL</b>	
dac.h	DAC_setReferenceVoltage
dac.h	DAC_setGainMode
dac.h	DAC_setLoadMode
dac.h	DAC_setPWMSyncSignal
<b>DACVALA</b>	
dac.h	DAC_getActiveValue
<b>DACVALS</b>	
dac.h	DAC_setShadowValue
dac.h	DAC_getShadowValue
<b>DACOUTEN</b>	
dac.h	DAC_enableOutput
dac.h	DAC_disableOutput
<b>DACLOCK</b>	
dac.h	DAC_lockRegister
dac.h	DAC_isRegisterLocked
<b>DACTRIM</b>	
dac.c	DAC_tuneOffsetTrim
dac.h	DAC_setOffsetTrim



**Table 19-12. DAC Registers to Driverlib Functions (continued)**

File	Driverlib Function
dac.h	DAC_getOffsetTrim

## Chapter 20 Comparator Subsystem (CMPSS)

---



The Comparator Subsystem (CMPSS) consists of analog comparators and supporting circuits that are useful for power applications such as peak current mode control, switched-mode power, power factor correction, voltage trip monitoring, and so forth.

See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with modules of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

<b>20.1 Introduction</b> .....	<b>3600</b>
<b>20.2 Comparator</b> .....	<b>3601</b>
<b>20.3 Reference DAC</b> .....	<b>3602</b>
<b>20.4 Ramp Generator</b> .....	<b>3603</b>
<b>20.5 Digital Filter</b> .....	<b>3607</b>
<b>20.6 Using the CMPSS</b> .....	<b>3608</b>
<b>20.7 Software</b> .....	<b>3610</b>
<b>20.8 CMPSS Registers</b> .....	<b>3611</b>

## 20.1 Introduction

The comparator subsystem is built around a number of modules. Each subsystem contains two comparators, two reference 12-bit DACs, and two digital filters. The subsystem also includes two ramp generators. The ramp generators ramp up and down. Comparators are denoted "H" or "L" within each module where "H" and "L" represent high and low, respectively. Each comparator generates a digital output which indicates whether the voltage on the positive input is greater than the voltage on the negative input. The positive input of the comparator is driven from an external pin (see the *Analog Subsystem* chapter for mux options available to the CMPSS). The negative input can be driven by an external pin or by the programmable reference 12-bit DAC. Each comparator output passes through a programmable digital filter that can remove spurious trip signals. An unfiltered output is also available if filtering is not required.

Two ramp generator circuits are optionally available to control the reference 12-bit DAC values for the high and low comparators in the subsystem. The DAC along with a wrapper can be used to generate a ramp which is used for slope compensation in Peak Current Mode Control (PCMC) and other applications. The subsystem also works with the EPWM to support Diode Emulation Mode.

### 20.1.1 CMPSS Related Collateral

#### Foundational Materials

- [C2000 Academy - CMPSS](#)
- [Real-Time Control Reference Guide](#)
  - Refer to the Comparator section

#### Expert Materials

- [Peak Current Control Realization for Boost Circuit Based On C2000™ MCU Application Report](#)
- [Peak Current Mode Controlled PSFB Converter Reference Design Using C2000™ Real-time MCU](#)
- [Understanding and Applying Current-Mode Control Theory Application Report](#)

### 20.1.2 Features

Each CMPSS includes:

- Two analog comparators
- Two independently programmable reference 12-bit DACs
- Dual decrementing/incrementing ramp generators
- Two digital filters, max filter clock prescale =  $2^{24}$
- Ability to synchronize submodules with EPWMSYNCPER
- Ability to extend clear signal with EPWMBLANK
- Ability to synchronize output with SYSCLK
- Ability to latch output
- Ability to invert output
- Option to use hysteresis on the input
- Option for negative input of comparator to be driven by an external signal or by the reference DAC
- The DAC reference voltage can be set to VDDA or VDACC
- External connection to CMPSS filters
- Diode emulation support
- Ramp generator prescaler
- CMPSS Type-6 supports connection with ePWM Type-5
- CMPSS based Low Power Mode (LPM) wakeup

### 20.1.3 Block Diagram

The block diagram for the CMPSS is shown in Figure 20-1.

- CTRIPx(x= "H" or "L") signals are connected to the ePWM X-BAR for ePWM trip response. See the *Enhanced Pulse Width Modulator (ePWM)* chapter for more details on the ePWM X-BAR mux configuration.
- CTRIPxOUTx(x= "H" or "L") signals are connected to the Output X-BAR for external signaling. See the *General-Purpose Input/Output (GPIO)* chapter for more details on the Output X-BAR mux configuration.




Figure 20-1. CMPSS Module Block Diagram

### 20.2 Comparator

The comparator generates a high digital output when the voltage on the positive input is greater than the voltage on the negative input, and a low digital output when the voltage on the positive input is less than the voltage on the negative input. The comparator is illustrated in Figure 20-2.




Figure 20-2. Comparator Block Diagram


Voltages	Output
Voltage A > Voltage B	1
Voltage A < Voltage B	0

## 20.3 Reference DAC

Each reference 12-bit DAC can be configured to drive a reference voltage into the negative input of the respective comparator. The reference 12-bit DAC output is internal only and cannot be observed externally.

Two sets of DACxVAL registers, DACxVALA and DACxVALS, are present for each reference 12-bit DAC. DACxVALA is a read-only register that actively controls the reference 12-bit DAC value. DACxVALS is a writable shadow register that loads into DACxVALA either immediately or synchronized with the next EPWMSYNCPER event. The high and low reference 12-bit DAC (DACx) can optionally source the register DACxVALA value from the ramp generator instead of the register DACxVALS.

The operating range of the reference 12-bit DAC is bounded by DACREF and VSSA. The high-voltage reference is VDDA by default, but the high voltage reference can be configured to be VDAC using the COMPDACHCTL register. The reference 12-bit DAC is illustrated in Figure 20-3.



**Figure 20-3. Reference DAC Block Diagram**

The output of the reference 12-bit DAC can be calculated as:

$$DACOUT = \frac{(1 + DACVALA) * DACREF}{4096} \quad (21)$$

### Note

- In the situations where both the DACH and DACL are driving the high and low comparators, a trip on one comparator can temporarily disturb the DAC output of the other comparator. The amount and length of time of this disturbance is specified in the device data sheet as “CMPSS DAC output disturbance” and “CMPSS DAC disturbance time”, respectively.

Users must design the system carefully so that if the input signal crosses either DACH or DACL and trips the associated comparator, the input signal stays more than a “CMPSS DAC output disturbance” away from the other comparator trip point for “CMPSS DAC disturbance time”.

- The DACH setting must always be higher than the DACL setting. If the user is not using the DACL, the DACLVALS register must be set to 0 to avoid the comparator COMPL from tripping and affecting the DACH. In this case, there is no limitation on the DACHVALS setting. Accordingly, when not using the DACH, the user must set the DACHVALS register to the maximum.
- The CMPSS instance can be enabled before programming the reference DAC values.

## 20.4 Ramp Generator

This section discusses the characteristics and behavior of the ramp generator.

### 20.4.1 Ramp Generator Overview

The ramp generator produces a falling or rising ramp input for the high-reference 12-bit DAC and the low-reference 12-bit DAC when selected. In this mode, the reference 12-bit DAC uses the most-significant 12 bits of the RAMPSTS countdown register as the input. The low 4 bits of the RAMPSTS countdown register effectively act as a prescaler for the falling or rising ramp rate configurable with RAMPxSTEPVALA. There is an additional dedicated prescaler for the ramp generator configurable with the RAMPCLKDIV register.

The ramp generator is enabled by setting DACSOURCE = 1. When DACSOURCE = 1 is selected, the value of RAMPSTS is loaded from RAMPxREFS and the register remains static until the selected TRIGSYNC signal is received. After receiving the selected TRIGSYNC signal, the value of RAMPxSTEPVALA is subtracted from RAMPSTS on every subsequent SYSCLK cycle.

To prevent the subtraction from commencing a SYSCLK cycle after a TRIGSYNC event, the RAMPDLYA register that serves as a delay counter can be used to hold off the RAMPSTS subtraction or addition. On receiving a TRIGSYNC event, the value of RAMPDLYA is decremented by one on every SYSCLK cycle until the register reaches zero. So, the RAMPSTS subtraction only begins when RAMPDLYA is zero. Similarly, in increment mode (RAMPDIR = 1), the RAMPSTS addition only begins when RAMPDLYA is zero.

---

#### Note

- For the ramp decrement mode of operation, set the registers COMPXINV and RAMPDIR to 0, and for the ramp increment mode of operation, set the registers COMPXINV and RAMPDIR to 1.
-

**20.4.2 Ramp Generator Behavior**

The ramp generator makes state changes on every rising edge of DACSOURCE, TRIGSYNC, and COMPSTS.


On the rising edge of DACSOURCE: the registers RAMPxREFA, RAMPxSTEPVALA, and RAMPDLYA are loaded with the shadow registers. Also, the register RAMPSTS is loaded with RAMPxREFS.

On the rising edge of the selected TRIGSYNC: the registers RAMPxREFA, RAMPxSTEPVALA, and RAMPDLYA are loaded with the shadow registers. Also, the register RAMPSTS is loaded with RAMPxREFS and starts decrementing in the decrement mode (RAMPDIR = 0) or incrementing in the increment mode (RAMPDIR = 1) when RAMPDLYA counter reaches zero.

On the rising edge of COMPSTS with RAMPLOADSEL = 1: the registers RAMPxREFA, RAMPxSTEPVALA, and RAMPDLYA are loaded with the shadow registers. Also, the register RAMPSTS is loaded with RAMPxREFS and stops decrementing in the decrement mode (RAMPDIR = 0) or incrementing in the increment mode (RAMPDIR = 1).

On the rising edge of COMPSTS with RAMPLOADSEL = 0: the register RAMPSTS is loaded with RAMPxREFA. So, the register RAMPSTS stops decrementing and incrementing in the decrement mode and the increment mode, respectively.

Additionally, if the value of RAMPSTS reaches zero and the ramp generator is in the decrement mode (RAMPDIR = 0), the RAMPSTS register remains static at zero until the next TRIGSYNC is received. If the ramp generator is in the increment mode (RAMPDIR = 1) and the value of RAMPSTS reaches 0xFFFF, the RAMPSTS register value remains at that value until the next TRIGSYNC is received. These state changes are illustrated in the ramp generator block diagram in Figure 20-4.



**Figure 20-4. Ramp Generator Block Diagram**

### 20.4.3 Ramp Generator Behavior at Corner Cases

Since the ramp generator makes state changes on every rising edge of TRIGSYNCx and COMPHSTS, the following behavior can be expected on instances when these two events occur simultaneously or very close together.

Case 1: COMPHSTS rising edge occurs one or more cycles before TRIGSYNC rising edge. RAMPSTS stops decrementing on COMPHSTS rising edge event. RAMPSTS starts decrementing on TRIGSYNCx rising edge event when RAMPDLYA reaches 0.

Case 2: COMPHSTS rising edge occurs simultaneously as TRIGSYNCx rising edge. EPWMSYNCPER rising edge event takes precedence and RAMPSTS starts decrementing when RAMPDLYA reaches 0. COMPHSTS rising edge event is ignored and does not halt RAMPSTS.

Case 3: COMPHSTS rising edge occurs one or more cycles after TRIGSYNCx rising edge but before RAMPDLYA reaches 0. RAMPSTS does not decrement when RAMPDLYA reaches 0.

Case 4: COMPHSTS rising edge occurs simultaneously as RAMPDLYA reaches 0 from TRIGSYNCx rising edge. RAMPSTS does not decrement.

This behavior is also illustrated in [Figure 20-5](#).


---

#### Note

For the ramp decrement mode of operation, set the registers COMPXINV and RAMPDIR to 0, and for the ramp increment mode of operation, set the registers COMPXINV and RAMPDIR to 1.

---





x = H for High Ramp Generator; L for Low Ramp Generator  
 y = CMPSS module number

**Figure 20-5. Ramp Generator Behavior**

## 20.5 Digital Filter

The digital filter works on a window of FIFO samples (SAMPWIN) taken from the input. The filter output resolves to the majority value of the sample window, where majority is defined by the threshold (THRESH) value. If the majority threshold is not satisfied, the filter output remains unchanged.

For proper operation, the value of THRESH must be greater than  $SAMPWIN / 2$  and less than or equal to SAMPWIN.

A prescale function (CLKPRESCALE) determines the filter sampling rate, where the filter FIFO captures one sample every prescale system clocks. Old data from the FIFO is discarded.

Note that for SAMPWIN, THRESH and CLKPRESCALE, the internal number used by the digital filter is + 1 in all cases. In essence, samples = SAMPWIN + 1, threshold = THRESH + 1 and prescale = CLKPRESCALE + 1.

A conceptual model of the digital filter is shown in Figure 20-6.




Figure 20-6. Digital Filter Behavior

Equivalent C code of the filter implementation is:

```

if (FILTER_OUTPUT == 0) {
    if (Num_1s_in_SAMPWIN >= THRESH) {
        FILTER_OUTPUT = 1;
    }
} else {
    if (Num_0s_in_SAMPWIN >= THRESH) {
        FILTER_OUTPUT = 0;
    }
}

```

### 20.5.1 Filter Initialization Sequence

For proper operation of the digital filter, the following initialization sequence is recommended:

1. Configure and enable the comparator for operation.
2. Configure the digital filter parameters for operation:
  - Set SAMPWIN for the number of samples to monitor in the FIFO window.
  - Set THRESH for the threshold required for majority qualification.
  - Set CLKPRESCALE for the digital filter clock prescale value.
3. Initialize the sample values in the digital FIFO window by setting FILINIT.
4. Clear COMPSTS latch using COMPSTSCLR, if the latched path is desired.
5. Configure the CTRIP and CTRIPOUT signal paths.
6. If desired, configure the destination module, for example, ePWM, GPIO, and so on to accept the filtered signals.

## 20.6 Using the CMPSS

### 20.6.1 LATCHCLR, EPWMSYNCPER, and EPWMBLANK Signals

The LATCHCLR signal holds the digital filter, synchronization block, and the latch output in reset (0) after the required delays. The LATCHCLR signal is activated in software using xLATCHCLR (x = H or L). The LATCHCLR signal can also be activated by EPWMSYNCPER when xSYNCCLREN (x = H or L) is set. If a longer LATCHCLR signal is required, the EPWMBLANK signal can be used to extend the LATCHCLR signal by setting BLANKEN.

EPWMSYNCPER and EPWMBLANK (BLANKWDW) come from the Time-Base and Digital Compare submodules of the EPWM, respectively. For a detailed description of how these two signals are generated, refer to the respective submodule section in the *Enhanced Pulse Width Modulator (ePWM)* chapter.

The EPWMSYNCPER signal that loads DACxVALA when COMPDACHCTL[SWLOADSEL] = 1 is a level trigger load. If TBCTR and TBPRD of the EPWM are both 0, EPWMSYNCPER is held at level high and DACxVALA is loaded immediately from DACxVALS irrespective of the value of COMPDACHCTL[SWLOADSEL]. Due to this, configure the EPWM first before setting COMPDACHCTL[SWLOADSEL] to 1.

---

#### Note

The name of the sync signal that the CMPSS receives from the EPWM has been updated from PWMSYNC to EPWMSYNCPER (SYNCPER/PWMSYNCPER/EPWMxSYNCPER) to avoid confusion with the other EPWM sync signals EPWMSYNCL and EPWMSYNCO. For a description of what are these signals, see the *Enhanced Pulse Width Modulator (ePWM)* chapter.

---

### 20.6.2 Synchronizer, Digital Filter, and Latch Delays

The synchronization block adds a delay of 1-2 sysclks. If the digital filter is bypassed (all filter settings are 0), the digital filter adds a delay of 2 sysclks. The latch adds 1 sysclk delay.

### 20.6.3 Calibrating the CMPSS

The CMPSS has two sources of offset errors: comparator offset error and compdac offset error. In the data sheet, the comparator offset error is referred to as **Input referred offset error** and compdac offset error is referred to as **Static offset error**. See the device data sheet for the values.

If both inputs of the comparator are driven from a pin, only the comparator offset error applies. However if the inverting input of the comparator is driven from the compdac, then only the compdac offset error applies. This is because the compdac offset error includes comparator offset error.

Due to the offset errors, the CMPSS must be calibrated to make sure trips happen at the expected levels. The following flow outlines how the calibration can be performed if the inverting input of the comparator is driven from the compdac.

Notes before calibration:

1. A static DC signal is required on the non-inverting input of the comparator.
2. Hysteresis can be disabled for calibration and can be re-enabled after calibration is complete.
3. A noisy input can make calibration difficult, so use the latch with non-zero filter settings depending on how noisy is the signal on the non-inverting input.

This approach sweeps down the compdac:

1. Set the starting compdac value to max, 0xFFFF.
  - Optional: Instead of setting the starting compdac value to maximum, set to **Vtarget + Static offset error + Margin**. Where **Vtarget** is the approximate DC voltage on the non-inverting input, **Static offset error** is the compdac offset error specification and **Margin** is some amount of guard band. This can lead to a faster calibration but only works if **Vtarget** is known. Alternatively, if **Vtarget** is unknown, the ADC can be used to convert **Vtarget**.
2. Decrement compdac value by 1.
3. Wait for compdac to settle.
4. Clear latch.
5. Wait for possible latch set.
6. If latch is set, trip code is found exit.
  - Optional: The trip code can be double checked by:
    - a. Increasing compdac value by 1.
    - b. Clear latch.
    - c. Wait for possible latch set.
    - d. Latch can be unset.
7. If latch is unset, go back to step 2 and repeat.

It is also possible to calibrate the CMPSS, if both inputs of the comparator are driven from a pin. For this case, the flow stays the same but the voltage on the inverting pin of the comparator is swept externally.

### 20.6.4 Enabling and Disabling the CMPSS Clock

If the clock to the CMPSS module is disabled while the comparator is active, the following behavior can be expected:

- The comparator remains unaffected and continues to trip from voltages on the inputs.
- If the reference 12-bit DAC is driving the negative input of the comparator, the voltage on the negative input remains static and unaffected but DACVALA can no longer be updated from the ramp generator or DACVALS.
- The ramp generator, synchronize block and digital filter freeze on the current states.

Enabling the clock to the CMPSS restores the clock to the state before the clock was disabled.

## 20.7 Software

### 20.7.1 CMPSS Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/cmpss

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 20.7.1.1 CMPSS Asynchronous Trip - SINGLE\_CORE

FILE: cmpss\_ex1\_asynch.c

This example enables the CMPSS1 COMPH comparator and feeds the asynchronous CTRIPOUTH signal to the GPIO4/OUTPUTXBAR3 pin and CTRIPH to GPIO1/EPWM1B.

CMPSS is configured to generate trip signals to trip the EPWM signals. CMPIN1P is used to give positive input and internal DAC is configured to provide the negative input. Internal DAC is configured to provide a signal at VDD/2. An EPWM signal is generated at GPIO1 and is configured to be tripped by CTRIPOUTH.

When a low input(VSS) is provided to CMPIN1P,

- Trip signal(GPIO4) output is low
- PWM1B(GPIO1) gives a PWM signal

When a high input(higher than VDD/2) is provided to CMPIN1P,

- Trip signal(GPIO4) output turns high
- PWM1B(GPIO1) gets tripped and outputs as high

#### External Connections

- Give input on CMPIN1P
- Outputs can be observed on GPIO4 and GPIO1 using an oscilloscope

#### Watch Variables

- None

#### 20.7.1.2 CMPSS Digital Filter Configuration - SINGLE\_CORE

FILE: cmpss\_ex2\_digital\_filter.c

This example enables the CMPSS1 COMPH comparator and feeds the output through the digital filter to the GPIO4/OUTPUTXBAR3 pin.

CMPIN1P is used to give positive input and internal DAC is configured to provide the negative input. Internal DAC is configured to provide a signal at VDD/2.

When a low input(VSS) is provided to CMPIN1P,

- GPIO4 output is low

When a high input(higher than VDD/2) is provided to CMPIN1P,

- GPIO4 output turns high

## 20.8 CMPSS Registers

This section describes the CMPSS Registers.

### 20.8.1 CMPSS Base Address Table

**Table 20-1. CMPSS Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
Cmpss1Regs	<a href="#">CMPSS_REGS</a>	CMPSS1_BAS E	0x0000_5900	YES	YES	YES	YES	YES	YES
Cmpss2Regs	<a href="#">CMPSS_REGS</a>	CMPSS2_BAS E	0x0000_5940	YES	YES	YES	YES	YES	YES
Cmpss3Regs	<a href="#">CMPSS_REGS</a>	CMPSS3_BAS E	0x0000_5980	YES	YES	YES	YES	YES	YES
Cmpss4Regs	<a href="#">CMPSS_REGS</a>	CMPSS4_BAS E	0x0000_59C0	YES	YES	YES	YES	YES	YES
Cmpss5Regs	<a href="#">CMPSS_REGS</a>	CMPSS5_BAS E	0x0000_5A00	YES	YES	YES	YES	YES	YES
Cmpss6Regs	<a href="#">CMPSS_REGS</a>	CMPSS6_BAS E	0x0000_5A40	YES	YES	YES	YES	YES	YES
Cmpss7Regs	<a href="#">CMPSS_REGS</a>	CMPSS7_BAS E	0x0000_5A80	YES	YES	YES	YES	YES	YES
Cmpss8Regs	<a href="#">CMPSS_REGS</a>	CMPSS8_BAS E	0x0000_5AC0	YES	YES	YES	YES	YES	YES
Cmpss9Regs	<a href="#">CMPSS_REGS</a>	CMPSS9_BAS E	0x0000_5B00	YES	YES	YES	YES	YES	YES
Cmpss10Regs	<a href="#">CMPSS_REGS</a>	CMPSS10_BA SE	0x0000_5B40	YES	YES	YES	YES	YES	YES
Cmpss11Regs	<a href="#">CMPSS_REGS</a>	CMPSS11_BAS E	0x0000_5B80	YES	YES	YES	YES	YES	YES

## 20.8.2 CMPSS\_REGS Registers

Table 20-2 lists the memory-mapped registers for the CMPSS\_REGS registers. All register offset addresses not listed in Table 20-2 should be considered as reserved locations and the register contents should not be modified.

**Table 20-2. CMPSS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	COMPCTL	CMPSS Comparator Control Register	EALLOW	<a href="#">Go</a>
1h	COMPHYSCTL	CMPSS Comparator Hysteresis Control Register	EALLOW	<a href="#">Go</a>
2h	COMPSTS	CMPSS Comparator Status Register		<a href="#">Go</a>
3h	COMPSTSCLR	CMPSS Comparator Status Clear Register	EALLOW	<a href="#">Go</a>
4h	COMPDACHCTL	CMPSS High DAC Control Register	EALLOW	<a href="#">Go</a>
5h	COMPDACHCTL2	CMPSS High DAC Control Register 2	EALLOW	<a href="#">Go</a>
6h	DACHVALS	CMPSS High DAC Value Shadow Register		<a href="#">Go</a>
7h	DACHVALA	CMPSS High DAC Value Active Register		<a href="#">Go</a>
8h	RAMPHREFA	CMPSS High Ramp Reference Active Register		<a href="#">Go</a>
Ah	RAMPHREFS	CMPSS High Ramp Reference Shadow Register		<a href="#">Go</a>
Ch	RAMPHSTEPVALA	CMPSS High Ramp Step Value Active Register		<a href="#">Go</a>
Dh	RAMPHCTLA	CMPSS High Ramp Control Active Register		<a href="#">Go</a>
Eh	RAMPHSTEPVALS	CMPSS High Ramp Step Value Shadow Register		<a href="#">Go</a>
Fh	RAMPHCTLS	CMPSS High Ramp Control Shadow Register		<a href="#">Go</a>
10h	RAMPHSTS	CMPSS High Ramp Status Register		<a href="#">Go</a>
12h	DACLVALS	CMPSS Low DAC Value Shadow Register		<a href="#">Go</a>
13h	DACLVALA	CMPSS Low DAC Value Active Register		<a href="#">Go</a>
14h	RAMPHDLYA	CMPSS High Ramp Delay Active Register		<a href="#">Go</a>
15h	RAMPHDLYS	CMPSS High Ramp Delay Shadow Register		<a href="#">Go</a>
16h	CTRIPLFILCTL	CTRIPL Filter Control Register	EALLOW	<a href="#">Go</a>
17h	CTRIPLFILCLKCTL	CTRIPL Filter Clock Control Register	EALLOW	<a href="#">Go</a>
18h	CTRIPHFILCTL	CTRIPH Filter Control Register	EALLOW	<a href="#">Go</a>
19h	CTRIPHFILCLKCTL	CTRIPH Filter Clock Control Register	EALLOW	<a href="#">Go</a>
1Ah	COMPLOCK	CMPSS Lock Register	EALLOW	<a href="#">Go</a>
1Ch	DACHVALS2	CMPSS High DAC Value Shadow Register 2		<a href="#">Go</a>
1Dh	DACLVALS2	CMPSS Low DAC Value Shadow Register 2		<a href="#">Go</a>
24h	COMPDACLCTL	CMPSS Low DAC Control Register	EALLOW	<a href="#">Go</a>
25h	COMPDACLCTL2	CMPSS Low DAC Control Register 2	EALLOW	<a href="#">Go</a>
28h	RAMPLREFA	CMPSS Low Ramp Reference Active Register		<a href="#">Go</a>
2Ah	RAMPLREFS	CMPSS Low Ramp Reference Shadow Register		<a href="#">Go</a>
2Ch	RAMPLSTEPVALA	CMPSS Low Ramp Step Value Active Register		<a href="#">Go</a>
2Dh	RAMPLCTLA	CMPSS Low Ramp Control Active Register		<a href="#">Go</a>
2Eh	RAMPLSTEPVALS	CMPSS Low Ramp Step Value Shadow Register		<a href="#">Go</a>
2Fh	RAMPLCTLS	CMPSS Low Ramp Control Shadow Register		<a href="#">Go</a>
30h	RAMPLSTS	CMPSS Low Ramp Status Register		<a href="#">Go</a>
34h	RAMPLDLYA	CMPSS Low Ramp Delay Active Register		<a href="#">Go</a>
35h	RAMPLDLYS	CMPSS Low Ramp Delay Shadow Register		<a href="#">Go</a>
37h	CTRIPLFILCLKCTL2	CTRIPL Filter Clock Control Register 2	EALLOW	<a href="#">Go</a>
39h	CTRIPHFILCLKCTL2	CTRIPH Filter Clock Control Register 2	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 20-3](#) shows the codes that are used for access types in this section.

**Table 20-3. CMPSS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
WSonce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value



### 20.8.2.1 COMPCTL Register (Offset = 0h) [Reset = 0000h]

COMPCTL is shown in [Figure 20-7](#) and described in [Table 20-4](#).

Return to the [Summary Table](#).

CMPSS Comparator Control Register

**Figure 20-7. COMPCTL Register**

15	14	13	12	11	10	9	8
COMPDA CE	ASYN CLEN	CTRIP OUTLSEL		CTRIP LSEL		COMPL INV	COMPL SORC E
R/W-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	ASYN CHEN	CTRIP OUTHSEL		CTRIP HSEL		COMPH INV	COMPH SORC E
R-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h	R/W-0h

**Table 20-4. COMPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	COMPDA CE	R/W	0h	Comparator/DAC enable. 0 Comparator/DAC disabled 1 Comparator/DAC enabled Reset type: SYSRSn
14	ASYN CLEN	R/W	0h	Low comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIP LSEL=3 or CTRIP OUTLSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output Reset type: SYSRSn
13-12	CTRIP OUTLSEL	R/W	0h	Low comparator CTRIP OUTL source select. 0 Asynchronous comparator output drives CTRIP OUTL 1 Synchronous comparator output drives CTRIP OUTL 2 Output of digital filter drives CTRIP OUTL 3 Latched output of digital filter drives CTRIP OUTL Reset type: SYSRSn
11-10	CTRIP LSEL	R/W	0h	Low comparator CTRIP L source select. 0 Asynchronous comparator output drives CTRIP L 1 Synchronous comparator output drives CTRIP L 2 Output of digital filter drives CTRIP L 3 Latched output of digital filter drives CTRIP L Reset type: SYSRSn
9	COMPL INV	R/W	0h	Low comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted Reset type: SYSRSn
8	COMPL SORC E	R/W	0h	Low comparator input source. 0 Inverting input of comparator driven by internal DAC 1 Inverting input of comparator driven through external pin Reset type: SYSRSn
7	RESERVED	R	0h	Reserved

**Table 20-4. COMPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	ASYNCHEN	R/W	0h	High comparator asynchronous path enable. Allows asynchronous comparator output to feed into OR gate with latched digital filter signal when CTRIPHSEL=3 or CTRIPOUTHSEL=3. 0 Asynchronous comparator output does not feed into OR gate with latched digital filter output 1 Asynchronous comparator output feeds into OR gate with latched digital filter output Reset type: SYSRSn
5-4	CTRIPOUTHSEL	R/W	0h	High comparator CTRIPOUTH source select. 0 Asynchronous comparator output drives CTRIPOUTH 1 Synchronous comparator output drives CTRIPOUTH 2 Output of digital filter drives CTRIPOUTH 3 Latched output of digital filter drives CTRIPOUTH Reset type: SYSRSn
3-2	CTRIPHSEL	R/W	0h	High comparator CTRIPH source select. 0 Asynchronous comparator output drives CTRIPH 1 Synchronous comparator output drives CTRIPH 2 Output of digital filter drives CTRIPH 3 Latched output of digital filter drives CTRIPH Reset type: SYSRSn
1	COMPHINV	R/W	0h	High comparator output invert. 0 Output of comparator is not inverted 1 Output of comparator is inverted Reset type: SYSRSn
0	COMPHSOURCE	R/W	0h	High comparator input source. 0 Inverting input of comparator driven by internal DAC 1 Inverting input of comparator driven through external pin Reset type: SYSRSn

### 20.8.2.2 COMPHYCTL Register (Offset = 1h) [Reset = 0000h]

COMPHYCTL is shown in [Figure 20-8](#) and described in [Table 20-5](#).

Return to the [Summary Table](#).

CMPSS Comparator Hysteresis Control Register

**Figure 20-8. COMPHYCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				COMPHYCTL			
R-0h				R/W-0h			

**Table 20-5. COMPHYCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	COMPHYCTL	R/W	0h	Comparator hysteresis. Sets the amount of hysteresis on the comparator inputs. 0 None 1 Set to typical hysteresis 2 Set to 2x of typical hysteresis 3 Set to 3x of typical hysteresis 4 Set to 4x of typical hysteresis others : undefined Reset type: SYSRSn

### 20.8.2.3 COMPSTS Register (Offset = 2h) [Reset = 0000h]

COMPSTS is shown in [Figure 20-9](#) and described in [Table 20-6](#).

Return to the [Summary Table](#).

CMPSS Comparator Status Register

**Figure 20-9. COMPSTS Register**

15	14	13	12	11	10	9	8
RESERVED						COMPLLATCH	COMPLSTS
R-0h						R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED						COMPHLATCH	COMPSTS
R-0h						R-0h	R-0h

**Table 20-6. COMPSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9	COMPLLATCH	R	0h	Latched value of low comparator digital filter output Reset type: SYSRSn
8	COMPLSTS	R	0h	Low comparator digital filter output Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	COMPHLATCH	R	0h	Latched value of high comparator digital filter output Reset type: SYSRSn
0	COMPSTS	R	0h	High comparator digital filter output Reset type: SYSRSn

### 20.8.2.4 COMPSTSCLR Register (Offset = 3h) [Reset = 0000h]

COMPSTSCLR is shown in [Figure 20-10](#) and described in [Table 20-7](#).

Return to the [Summary Table](#).

CMPSS Comparator Status Clear Register

**Figure 20-10. COMPSTSCLR Register**

15	14	13	12	11	10	9	8
RESERVED					LSYNCCLREN	LLATCHCLR	RESERVED
R-0h					R/W-0h	R-0/W1S-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED					HSYNCCLREN	HLATCHCLR	RESERVED
R-0h					R/W-0h	R-0/W1S-0h	R-0h

**Table 20-7. COMPSTSCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10	LSYNCCLREN	R/W	0h	Low comparator latch EPWMSYNCPER clear. Enable EPWMSYNCPER reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. 0 EPWMSYNCPER will not reset latch 1 EPWMSYNCPER will reset latch Reset type: SYSRSn
9	LLATCHCLR	R-0/W1S	0h	Low comparator latch software clear. Perform software reset of low comparator digital filter output latch COMPSTS[COMPLLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPLLATCH] Reset type: SYSRSn
8-3	RESERVED	R	0h	Reserved
2	HSYNCCLREN	R/W	0h	High comparator latch EPWMSYNCPER clear. Enable EPWMSYNCPER reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. 0 EPWMSYNCPER will not reset latch 1 EPWMSYNCPER will reset latch Reset type: SYSRSn
1	HLATCHCLR	R-0/W1S	0h	High comparator latch software clear. Perform software reset of high comparator digital filter output latch COMPSTS[COMPHLATCH]. Reads always return 0. 0 No effect 1 Generate a single pulse of latch reset signal for COMPSTS[COMPHLATCH] Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 20.8.2.5 COMPDACHCTL Register (Offset = 4h) [Reset = 0000h]

COMPDACHCTL is shown in [Figure 20-11](#) and described in [Table 20-8](#).

Return to the [Summary Table](#).

CMPSS High DAC Control Register

**Figure 20-11. COMPDACHCTL Register**

15	14	13	12	11	10	9	8
FREESOFT		RAMPDIR	BLANKEN	BLANKSOURCE			
R/W-0h		R/W-0h	R/W-0h	R/W-0h			
7	6	5	4	3	2	1	0
SWLOADSEL	RAMPLOADSEL	SELREF	RAMPSOURCE			DACSOURCE	
R/W-0h	R/W-0h	R/W-0h	R/W-0h			R/W-0h	

**Table 20-8. COMPDACHCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	FREESOFT	R/W	0h	Free-run or software-run emulation behavior. Behavior of the High/Low ramp generators during emulation suspend. 00b Ramp generator stops immediately during emulation suspend 01b Ramp generator completes current ramp and stops at next EPWMSYNCPER during emulation suspend 1Xb Ramp generator runs freely Reset type: SYSRSn
13	RAMPDIR	R/W	0h	High Ramp Generator Direction control bit. 0 Decrementing Ramp. 1 Incrementing Ramp. Reset type: SYSRSn
12	BLANKEN	R/W	0h	COMPH EPWMBLANK enable. This bit enables the EPWMBLANK signal. 0 EPWMBLANK signal is disabled. 1 EPWMBLANK signal is enabled. Reset type: SYSRSn
11-8	BLANKSOURCE	R/W	0h	COMPH EPWMBLANK source select. This bit field determines which EPWMnBLANK is passed on as the EPWMBLANK signal. Where n represents the maximum number of EPWMBLANK signals available on the device: 0 EPWM1BLANK 1 EPWM2BLANK 2 EPWM3BLANK ... n-1 EPWMnBLANK Reset type: SYSRSn
7	SWLOADSEL	R/W	0h	Software load select. Determines whether DACxVALA is updated from DACxVALS on SYSCLK or EPWMSYNCPER. 0 DACxVALA is updated from DACxVALS on SYSCLK 1 DACxVALA is updated from DACxVALS on EPWMSYNCPER Reset type: SYSRSn
6	RAMPLOADSEL	R/W	0h	Ramp load select. Determines whether RAMPHSTS is updated from RAMPHREFA or RAMPHREFS when COMPSTS[COMPHSTS] is triggered. 0 RAMPHSTS is loaded from RAMPHREFA 1 RAMPHSTS is loaded from RAMPHREFS Reset type: SYSRSn

**Table 20-8. COMPDACHCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	SELREF	R/W	0h	DAC reference select. Determines which voltage supply is used as the reference for the internal comparator DACs. 0 VDDA is the voltage reference for the DAC 1 VDAC is the voltage reference for the DAC Reset type: SYSRSn
4-1	RAMPSOURCE	R/W	0h	High Ramp generator source select. Determines which EPWMSYNCPER signal is used within the COMPH Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWMnSYNCPER Reset type: SYSRSn
0	DACSOURCE	R/W	0h	DACH source select. Determines whether DACHVALA is updated from DACHVALS or from the high ramp generator. 0 DACHVALA is updated from DACHVALS 1 DACHVALA is updated from the high ramp generator Reset type: SYSRSn

### 20.8.2.6 COMPDACHCTL2 Register (Offset = 5h) [Reset = 0000h]

COMPDACHCTL2 is shown in [Figure 20-12](#) and described in [Table 20-9](#).

Return to the [Summary Table](#).

CMPSS High DAC Control Register 2

**Figure 20-12. COMPDACHCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED		XTRIGCFG		RESERVED	RAMPSOURCE USEL	RESERVED	BLANKSOURCE EUSEL
R-0h		R/W-0h		R-0h	R/W-0h	R-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED		DEACTIVESEL					DEENABLE
R-0h		R/W-0h					R/W-0h

**Table 20-9. COMPDACHCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13-12	XTRIGCFG	R/W	0h	Ramp Generator Cross Trigger Configuration 00 : RAMPH and RAMPL operate independently (RAMPH SOR and RAMPL SOR are triggered by their corresponding selected PWMSYNcx signals) 01 : RAMPL is cross triggered by RAMPH (RAMPH SOR is triggered by its selected PWMSYNcx signal and RAMPL SOR is triggered by RAMPH EOR) 10 : RAMPH is cross triggered by RAMPL (RAMPL SOR is triggered by its selected PWMSYNcx signal and RAMPH SOR is triggered by RAMPL EOR) 11 : Reserved Note : RAMPy SOR = Start of Ramp, RAMPy EOR = End of Ramp (COMPySTS signal) XTRIGCFG[0] = XTRIGCFG-L XTRIGCFG[1] = XTRIGCFG-H Reset type: SYSRSn
11	RESERVED	R	0h	Reserved
10	RAMPSOURCEUSEL	R/W	0h	0: Selects EPWM1 to 16 as RAMP source for RAMPH 1: Selects EPWM17 to 32 as RAMP source for RAMPH Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	BLANKSOURCEUSEL	R/W	0h	0: Selects EPWM1 to 16 as BLANK source for COMPH 1: Selects EPWM17 to 32 as BLANK source for COMPH Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-1	DEACTIVESEL	R/W	0h	DEACTIVE source select. This bit field determines which EPWMn.DEACTIVE is passed on as the DEACTIVE signal. Where n represents the maximum number of EPWMDEACTIVE signals available on the device: 0 : EPWM1.DEACTIVE 1 : EPWM2.DEACTIVE 2 : EPWM3.DEACTIVE 3 : EPWM4.DEACTIVE .... n-1 : EPWMn.DEACTIVE Reset type: SYSRSn



**Table 20-9. COMPDACHCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	DEENABLE	R/W	0h	Diode Emulation mode enable. 0 DE mode features disabled. 1 DE mode features enabled. Reset type: SYSRSn

### 20.8.2.7 DACHVALS Register (Offset = 6h) [Reset = 0000h]

DACHVALS is shown in [Figure 20-13](#) and described in [Table 20-10](#).

Return to the [Summary Table](#).

CMPSS High DAC Value Shadow Register

**Figure 20-13. DACHVALS Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W-0h							

**Table 20-10. DACHVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R/W	0h	High DAC shadow value. When COMPDACCTL[DACSOURCE]=0, the value of DACHVALS is loaded into DACHVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL]. Reset type: SYSRSn

### 20.8.2.8 DACHVALA Register (Offset = 7h) [Reset = 0000h]

DACHVALA is shown in [Figure 20-14](#) and described in [Table 20-11](#).

Return to the [Summary Table](#).

CMPSS High DAC Value Active Register

**Figure 20-14. DACHVALA Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DACVAL							
R-0h							

**Table 20-11. DACHVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R	0h	High DAC active value. Value that is actively driven by the high DAC. Reset type: SYSRSn

### 20.8.2.9 RAMPHREFA Register (Offset = 8h) [Reset = 0000h]

RAMPHREFA is shown in [Figure 20-15](#) and described in [Table 20-12](#).

Return to the [Summary Table](#).

CMPSS High Ramp Reference Active Register

**Figure 20-15. RAMPHREFA Register**

15	14	13	12	11	10	9	8
RAMPHREF							
R-0h							
7	6	5	4	3	2	1	0
RAMPHREF							
R-0h							

**Table 20-12. RAMPHREFA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHREF	R	0h	High Ramp reference active value. Latched value to be loaded into ramp generator RAMHPSTS. Reset type: SYSRSn

### 20.8.2.10 RAMPHREFS Register (Offset = Ah) [Reset = 0000h]

RAMPHREFS is shown in [Figure 20-16](#) and described in [Table 20-13](#).

Return to the [Summary Table](#).

CMPSS High Ramp Reference Shadow Register

**Figure 20-16. RAMPHREFS Register**

15	14	13	12	11	10	9	8
RAMPHREF							
R/W-0h							
7	6	5	4	3	2	1	0
RAMPHREF							
R/W-0h							

**Table 20-13. RAMPHREFS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHREF	R/W	0h	High Ramp reference shadow. Unlatched value to be loaded into ramp generator RAMPHSTS. Reset type: SYSRSn

### 20.8.2.11 RAMPHSTEPVALA Register (Offset = Ch) [Reset = 0000h]

RAMPHSTEPVALA is shown in [Figure 20-17](#) and described in [Table 20-14](#).

Return to the [Summary Table](#).

CMPSS High Ramp Step Value Active Register

**Figure 20-17. RAMPHSTEPVALA Register**

15	14	13	12	11	10	9	8
RAMPHSTEPVAL							
R-0h							
7	6	5	4	3	2	1	0
RAMPHSTEPVAL							
R-0h							

**Table 20-14. RAMPHSTEPVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHSTEPVAL	R	0h	High Ramp step value active. Latched value that will be subtracted from RAMPHSTS. Reset type: SYSRSn

### 20.8.2.12 RAMPHCTLA Register (Offset = Dh) [Reset = 0000h]

RAMPHCTLA is shown in [Figure 20-18](#) and described in [Table 20-15](#).

Return to the [Summary Table](#).

CMPSS High Ramp Control Active Register

**Figure 20-18. RAMPHCTLA Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RAMPCLKDIV			
R-0h				R-0h			

**Table 20-15. RAMPHCTLA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	RAMPCLKDIV	R	0h	Ramp High Clock Divider Active Value $RAMPCLK = SYSCLK / (RAMPCLKDIV + 1)$ Reset type: SYSRSn

### 20.8.2.13 RAMPHSTEPVALS Register (Offset = Eh) [Reset = 0000h]

RAMPHSTEPVALS is shown in [Figure 20-19](#) and described in [Table 20-16](#).

Return to the [Summary Table](#).

CMPSS High Ramp Step Value Shadow Register

**Figure 20-19. RAMPHSTEPVALS Register**

15	14	13	12	11	10	9	8
RAMPHSTEPVAL							
R/W-0h							
7	6	5	4	3	2	1	0
RAMPHSTEPVAL							
R/W-0h							

**Table 20-16. RAMPHSTEPVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHSTEPVAL	R/W	0h	High Ramp step value shadow. Unlatched value to be loaded into RAMPHSTEPVALA. Reset type: SYSRSn



### 20.8.2.14 RAMPHCTL5 Register (Offset = Fh) [Reset = 0000h]

RAMPHCTL5 is shown in [Figure 20-20](#) and described in [Table 20-17](#).

Return to the [Summary Table](#).

CMPSS High Ramp Control Shadow Register

**Figure 20-20. RAMPHCTL5 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RAMPCLKDIV			
R-0h				R/W-0h			

**Table 20-17. RAMPHCTL5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	RAMPCLKDIV	R/W	0h	Ramp High Clock Divider Shadow Value This will be the unlatched value that will be loaded into the RAMPCLKDIV field of the RAMPCTLA register Reset type: SYSRSn

### 20.8.2.15 RAMPHSTS Register (Offset = 10h) [Reset = 0000h]

RAMPHSTS is shown in [Figure 20-21](#) and described in [Table 20-18](#).

Return to the [Summary Table](#).

CMPSS High Ramp Status Register

**Figure 20-21. RAMPHSTS Register**

15	14	13	12	11	10	9	8
RAMPHVALUE							
R-0h							
7	6	5	4	3	2	1	0
RAMPHVALUE							
R-0h							

**Table 20-18. RAMPHSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPHVALUE	R	0h	High Ramp value. Present value of ramp generator. Reset type: SYSRSn

### 20.8.2.16 DACLVALS Register (Offset = 12h) [Reset = 0000h]

DACLVALS is shown in [Figure 20-22](#) and described in [Table 20-19](#).

Return to the [Summary Table](#).

CMPSS Low DAC Value Shadow Register

**Figure 20-22. DACLVALS Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W-0h							

**Table 20-19. DACLVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R/W	0h	Low DAC shadow value. value to be loaded into DACVALA on the trigger signal selected by COMPDACCTL[SWLOADSEL]. Reset type: SYSRSn

### 20.8.2.17 DACLVALA Register (Offset = 13h) [Reset = 0000h]

DACLVALA is shown in [Figure 20-23](#) and described in [Table 20-20](#).

Return to the [Summary Table](#).

CMPSS Low DAC Value Active Register

**Figure 20-23. DACLVALA Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DACVAL							
R-0h							

**Table 20-20. DACLVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R	0h	Low DAC active value. Value that is actively driven by the low DAC. Reset type: SYSRSn

### 20.8.2.18 RAMPHDLYA Register (Offset = 14h) [Reset = 0000h]

RAMPHDLYA is shown in [Figure 20-24](#) and described in [Table 20-21](#).

Return to the [Summary Table](#).

CMPSS High Ramp Delay Active Register

**Figure 20-24. RAMPHDLYA Register**

15	14	13	12	11	10	9	8
RESERVED				DELAY			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DELAY							
R-0h							

**Table 20-21. RAMPHDLYA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	DELAY	R	0h	High Ramp delay active value. Latched value of the number of cycles to delay the start of the ramp generator stepper after a EPWMSYNCPER is received. Reset type: SYSRSn

### 20.8.2.19 RAMPHDLYS Register (Offset = 15h) [Reset = 0000h]

RAMPHDLYS is shown in [Figure 20-25](#) and described in [Table 20-22](#).

Return to the [Summary Table](#).

CMPSS High Ramp Delay Shadow Register

**Figure 20-25. RAMPHDLYS Register**

15	14	13	12	11	10	9	8
RESERVED				DELAY			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DELAY				R/W-0h			

**Table 20-22. RAMPHDLYS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	DELAY	R/W	0h	High Ramp delay shadow value. Unlatched value to be loaded into RAMPHDLYA. Reset type: SYSRSn

**20.8.2.20 CTRIPLFILCTL Register (Offset = 16h) [Reset = 0000h]**

 CTRIPLFILCTL is shown in [Figure 20-26](#) and described in [Table 20-23](#).

 Return to the [Summary Table](#).

CTRIPL Filter Control Register

**Figure 20-26. CTRIPLFILCTL Register**

15	14	13	12	11	10	9	8
FILINIT		THRESH				SAMPWIN	
R-0/W1S-0h		R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				FILTINSEL			
R/W-0h				R/W-0h			

**Table 20-23. CTRIPLFILCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14-9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. Reset type: SYSRSn
8-3	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
2-0	FILTINSEL	R/W	0h	Low filter Input Mux Select Bit 0 Selects the COMPL output as the filter input 1 Selects the external signal EXT_FILTIN_L[1] as the filter input 2 Selects the external signal EXT_FILTIN_L[2] as the filter input ... ... 7 Selects the external signal EXT_FILTIN_L[7] as the filter input Reset type: SYSRSn

### 20.8.2.21 CTRIPLFILCLKCTL Register (Offset = 17h) [Reset = 0000h]

CTRIPLFILCLKCTL is shown in [Figure 20-27](#) and described in [Table 20-24](#).

Return to the [Summary Table](#).

CTRIPL Filter Clock Control Register

**Figure 20-27. CTRIPLFILCLKCTL Register**

15	14	13	12	11	10	9	8
CLKPRESCALE							
R/W-0h							
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 20-24. CTRIPLFILCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1. Reset type: SYSRSn



### 20.8.2.22 CTRIPFILCTL Register (Offset = 18h) [Reset = 0000h]

CTRIPFILCTL is shown in [Figure 20-28](#) and described in [Table 20-25](#).

Return to the [Summary Table](#).

CTRIPH Filter Control Register

**Figure 20-28. CTRIPFILCTL Register**

15	14	13	12	11	10	9	8
FILINIT	THRESH						SAMPWIN
R-0/W1S-0h			R/W-0h				R/W-0h
7	6	5	4	3	2	1	0
SAMPWIN					FILTINSEL		
R/W-0h					R/W-0h		

**Table 20-25. CTRIPFILCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14-9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Threshold used is THRESH+1. Reset type: SYSRSn
8-3	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
2-0	FILTINSEL	R/W	0h	High filter Input Mux Select Bit 0 Selects the COMPH output as the filter input 1 Selects the external signal EXT_FILTIN_H[1] as the filter input 2 Selects the external signal EXT_FILTIN_H[2] as the filter input ... ... 7 Selects the external signal EXT_FILTIN_H[7] as the filter input Reset type: SYSRSn

### 20.8.2.23 CTRIPHFILCLKCTL Register (Offset = 19h) [Reset = 0000h]

CTRIPHFILCLKCTL is shown in [Figure 20-29](#) and described in [Table 20-26](#).

Return to the [Summary Table](#).

CTRIPH Filter Clock Control Register

**Figure 20-29. CTRIPHFILCLKCTL Register**

15	14	13	12	11	10	9	8
CLKPRESCALE							
R/W-0h							
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 20-26. CTRIPHFILCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples is CLKPRESCALE+1. Reset type: SYSRSn

### 20.8.2.24 COMPLOCK Register (Offset = 1Ah) [Reset = 0000h]

COMPLOCK is shown in [Figure 20-30](#) and described in [Table 20-27](#).

Return to the [Summary Table](#).

CMPSS Lock Register

**Figure 20-30. COMPLOCK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	CTRIIP	DACCTL	COMPHTYSCTL	COMPCTL
R-0h			R/WSoonce-0h	R/WSoonce-0h	R/WSoonce-0h	R/WSoonce-0h	R/WSoonce-0h

**Table 20-27. COMPLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	RESERVED	R/WSoonce	0h	Reserved
3	CTRIIP	R/WSoonce	0h	Lock write-access to the CTRIIPxFILTCTL and CTRIIPxFILCLKCTL* registers. 0 CTRIIPxFILCTL and CTRIIPxFILCLKCTL* registers are not locked. Write 0 to this bit has no effect. 1 CTRIIPxFILCTL and CTRIIPxFILCLKCTL* registers are locked. Only a system reset can clear this bit. Reset type: SYSRSn
2	DACCTL	R/WSoonce	0h	Lock write-access to the COMPDAC*CTL* register(s). 0 COMPDAC*CTL* register(s) not locked. Write 0 to this bit has no effect. 1 COMPDAC*CTL* register(s) locked. Only a system reset can clear this bit. Reset type: SYSRSn
1	COMPHTYSCTL	R/WSoonce	0h	Lock write-access to the COMPHTYSCTL register. 0 COMPHTYSCTL register is not locked. Write 0 to this bit has no effect. 1 COMPHTYSCTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn
0	COMPCTL	R/WSoonce	0h	Lock write-access to the COMPCTL register. 0 COMPCTL register is not locked. Write 0 to this bit has no effect. 1 COMPCTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn

### 20.8.2.25 DACHVALS2 Register (Offset = 1Ch) [Reset = 0000h]

DACHVALS2 is shown in [Figure 20-31](#) and described in [Table 20-28](#).

Return to the [Summary Table](#).

CMPSS High DAC Value Shadow Register 2

**Figure 20-31. DACHVALS2 Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W-0h							

**Table 20-28. DACHVALS2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R/W	0h	High DAC shadow register2 value. When COMPDACCTL[DACSOURCE]=0, the value of DACHVALS2 is loaded into DACHVALA when DE mode is enabled and selected DEACTIVE input is asserted. Reset type: SYSRSn

### 20.8.2.26 DACLVALS2 Register (Offset = 1Dh) [Reset = 0000h]

DACLVALS2 is shown in [Figure 20-32](#) and described in [Table 20-29](#).

Return to the [Summary Table](#).

CMPSS Low DAC Value Shadow Register 2

**Figure 20-32. DACLVALS2 Register**

15	14	13	12	11	10	9	8
RESERVED				DACVAL			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DACVAL							
R/W-0h							

**Table 20-29. DACLVALS2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-0	DACVAL	R/W	0h	Low DAC shadow register2 value. Value of DACHVALS2 is loaded into DACHVALA when DE mode is enabled and selected DEACTIVE input is asserted. Reset type: SYSRSn

### 20.8.2.27 COMPDACTL Register (Offset = 24h) [Reset = 0000h]

COMPDACTL is shown in [Figure 20-33](#) and described in [Table 20-30](#).

Return to the [Summary Table](#).

CMPSS Low DAC Control Register

**Figure 20-33. COMPDACTL Register**

15	14	13	12	11	10	9	8
RESERVED		RAMPDIR	BLANKEN	BLANKSOURCE			
R-0h		R/W-0h	R/W-0h	R/W-0h			
7	6	5	4	3	2	1	0
RESERVED	RAMPLOADSEL	RESERVED	RAMPSOURCE			DACSOURCE	
R-0h	R/W-0h	R-0h	R/W-0h			R/W-0h	

**Table 20-30. COMPDACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	RAMPDIR	R/W	0h	Low Ramp Generator Direction control bit. 0 Decrementing Ramp. 1 Incrementing Ramp. Reset type: SYSRSn
12	BLANKEN	R/W	0h	COMPL EPWMBLANK enable. This bit enables the EPWMBLANK signal. 0 EPWMBLANK signal is disabled. 1 EPWMBLANK signal is enabled. Reset type: SYSRSn
11-8	BLANKSOURCE	R/W	0h	COMPL EPWMBLANK source select. This bit field determines which EPWMnBLANK is passed on as the EPWMBLANK signal. Where n represents the maximum number of EPWMBLANK signals available on the device: 0 EPWM1BLANK 1 EPWM2BLANK 2 EPWM3BLANK ... n-1 EPWMnBLANK Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6	RAMPLOADSEL	R/W	0h	Ramp load select. Determines whether RAMPLSTS is updated from RAMPLREFA or RAMPLREFS when COMPSTS[COMPLSTS] is triggered. 0 RAMPLSTS is loaded from RAMPLREFA 1 RAMPLSTS is loaded from RAMPLREFS Reset type: SYSRSn
5	RESERVED	R	0h	Reserved
4-1	RAMPSOURCE	R/W	0h	Low Ramp generator source select. Determines which EPWMSYNCPER signal is used within the COMPL Where n represents the maximum number of EPWMSYNCPER signals available on the device: 0 EPWM1SYNCPER 1 EPWM2SYNCPER 2 EPWM3SYNCPER ... n-1 EPWMnSYNCPER Reset type: SYSRSn

**Table 20-30. COMPDACLCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	DACSOURCE	R/W	0h	DACL source select. Determines whether DACLVALA is updated from DACLVALS or from the low ramp generator. 0 DACLVALA is updated from DACLVALS 1 DACLVALA is updated from the low ramp generator Reset type: SYSRSn

### 20.8.2.28 COMPDACTL2 Register (Offset = 25h) [Reset = 0000h]

COMPDACTL2 is shown in [Figure 20-34](#) and described in [Table 20-31](#).

Return to the [Summary Table](#).

CMPSS Low DAC Control Register 2

**Figure 20-34. COMPDACTL2 Register**

15	14	13	12	11	10	9	8
RESERVED					RAMPSOURCE USEL	RESERVED	BLANKSOURC EUSEL
R-0h					R/W-0h	R-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

**Table 20-31. COMPDACTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10	RAMPSOURCEUSEL	R/W	0h	0: Selects EPWM1 to 16 as RAMP source for RAMPL 1: Selects EPWM17 to 32 as RAMP source for RAMPL Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	BLANKSOURCEUSEL	R/W	0h	0: Selects EPWM1 to 16 as BLANK source for COMPL 1: Selects EPWM17 to 32 as BLANK source for COMPL Reset type: SYSRSn
7-0	RESERVED	R	0h	Reserved



### 20.8.2.29 RAMPLREFA Register (Offset = 28h) [Reset = 0000h]

RAMPLREFA is shown in [Figure 20-35](#) and described in [Table 20-32](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Reference Active Register

**Figure 20-35. RAMPLREFA Register**

15	14	13	12	11	10	9	8
RAMPLREF							
R-0h							
7	6	5	4	3	2	1	0
RAMPLREF							
R-0h							

**Table 20-32. RAMPLREFA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLREF	R	0h	Low Ramp reference active value. Latched value to be loaded into ramp generator RAMHPSTS. Reset type: SYSRSn

### 20.8.2.30 RAMPLREFS Register (Offset = 2Ah) [Reset = 0000h]

RAMPLREFS is shown in [Figure 20-36](#) and described in [Table 20-33](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Reference Shadow Register

**Figure 20-36. RAMPLREFS Register**

15	14	13	12	11	10	9	8
RAMPLREF							
R/W-0h							
7	6	5	4	3	2	1	0
RAMPLREF							
R/W-0h							

**Table 20-33. RAMPLREFS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLREF	R/W	0h	Low Ramp reference shadow. Unlatched value to be loaded into ramp generator RAMPHSTS. Reset type: SYSRSn

### 20.8.2.31 RAMPLSTEPVALA Register (Offset = 2Ch) [Reset = 0000h]

RAMPLSTEPVALA is shown in [Figure 20-37](#) and described in [Table 20-34](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Step Value Active Register

**Figure 20-37. RAMPLSTEPVALA Register**

15	14	13	12	11	10	9	8
RAMPLSTEPVAL							
R-0h							
7	6	5	4	3	2	1	0
RAMPLSTEPVAL							
R-0h							

**Table 20-34. RAMPLSTEPVALA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLSTEPVAL	R	0h	Low Ramp step value active. Latched value that will be subtracted from RAMPHSTS. Reset type: SYSRSn

### 20.8.2.32 RAMPLCTLA Register (Offset = 2Dh) [Reset = 0000h]

RAMPLCTLA is shown in [Figure 20-38](#) and described in [Table 20-35](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Control Active Register

**Figure 20-38. RAMPLCTLA Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RAMPCLKDIV			
R-0h				R-0h			

**Table 20-35. RAMPLCTLA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	RAMPCLKDIV	R	0h	Ramp Low Clock Divider Active Value $RAMPCLK = SYSCLK / (RAMPCLKDIV + 1)$ Reset type: SYSRSn

### 20.8.2.33 RAMPLSTEPVALS Register (Offset = 2Eh) [Reset = 0000h]

RAMPLSTEPVALS is shown in [Figure 20-39](#) and described in [Table 20-36](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Step Value Shadow Register

**Figure 20-39. RAMPLSTEPVALS Register**

15	14	13	12	11	10	9	8
RAMPLSTEPVAL							
R/W-0h							
7	6	5	4	3	2	1	0
RAMPLSTEPVAL							
R/W-0h							

**Table 20-36. RAMPLSTEPVALS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLSTEPVAL	R/W	0h	Low Ramp step value shadow. Unlatched value to be loaded into RAMPHSTEPVALA. Reset type: SYSRSn

### 20.8.2.34 RAMPLCTL5 Register (Offset = 2Fh) [Reset = 0000h]

RAMPLCTL5 is shown in [Figure 20-40](#) and described in [Table 20-37](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Control Shadow Register

**Figure 20-40. RAMPLCTL5 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RAMPCLKDIV			
R-0h				R/W-0h			

**Table 20-37. RAMPLCTL5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	RAMPCLKDIV	R/W	0h	Ramp Low Clock Divider Shadow Value This will be the unlatched value that will be loaded into the RAMPCLKDIV field of the RAMPCTLA register Reset type: SYSRSn

### 20.8.2.35 RAMPLSTS Register (Offset = 30h) [Reset = 0000h]

RAMPLSTS is shown in [Figure 20-41](#) and described in [Table 20-38](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Status Register

**Figure 20-41. RAMPLSTS Register**

15	14	13	12	11	10	9	8
RAMPLVALUE							
R-0h							
7	6	5	4	3	2	1	0
RAMPLVALUE							
R-0h							

**Table 20-38. RAMPLSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RAMPLVALUE	R	0h	Low Ramp value. Present value of ramp generator. Reset type: SYSRSn

### 20.8.2.36 RAMPLDLYA Register (Offset = 34h) [Reset = 0000h]

RAMPLDLYA is shown in [Figure 20-42](#) and described in [Table 20-39](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Delay Active Register

**Figure 20-42. RAMPLDLYA Register**

15	14	13	12	11	10	9	8
RESERVED				DELAY			
R-0h				R-0h			
7	6	5	4	3	2	1	0
DELAY							
R-0h							

**Table 20-39. RAMPLDLYA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	DELAY	R	0h	Low Ramp delay active value. Latched value of the number of cycles to delay the start of the ramp generator stepper after a EPWMSYNCPER is received. Reset type: SYSRSn



### 20.8.2.37 RAMPLDLYS Register (Offset = 35h) [Reset = 0000h]

RAMPLDLYS is shown in [Figure 20-43](#) and described in [Table 20-40](#).

Return to the [Summary Table](#).

CMPSS Low Ramp Delay Shadow Register

**Figure 20-43. RAMPLDLYS Register**

15	14	13	12	11	10	9	8
RESERVED				DELAY			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DELAY				R/W-0h			

**Table 20-40. RAMPLDLYS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	DELAY	R/W	0h	Low Ramp delay shadow value. Unlatched value to be loaded into RAMPHDLYA. Reset type: SYSRSn

### 20.8.2.38 CTRIPLFILCLKCTL2 Register (Offset = 37h) [Reset = 0000h]

CTRIPLFILCLKCTL2 is shown in [Figure 20-44](#) and described in [Table 20-41](#).

Return to the [Summary Table](#).

CTRIPL Filter Clock Control Register 2

**Figure 20-44. CTRIPLFILCLKCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
CLKPRESCALEU							
R/W-0h							

**Table 20-41. CTRIPLFILCLKCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	CLKPRESCALEU	R/W	0h	COMP Low filter sample clock prescale Upper Bits. The effective prescale value is (CLKPRESCALEH:CLKPRESCALE)+1 Reset type: SYSRSn

### 20.8.2.39 CTRIPFILCLKCTL2 Register (Offset = 39h) [Reset = 0000h]

CTRIPFILCLKCTL2 is shown in [Figure 20-45](#) and described in [Table 20-42](#).

Return to the [Summary Table](#).

CTRIPH Filter Clock Control Register 2

**Figure 20-45. CTRIPFILCLKCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
CLKPRESCALEU							
R/W-0h							

**Table 20-42. CTRIPFILCLKCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	CLKPRESCALEU	R/W	0h	COMP High filter sample clock prescale Upper Bits. The effective prescale value is (CLKPRESCALEH:CLKPRESCALE)+1 Reset type: SYSRSn

### 20.8.3 CMPSS Registers to Driverlib Functions

**Table 20-43. CMPSS Registers to Driverlib Functions**

File	Driverlib Function
<b>COMPCTL</b>	
cmpss.h	CMPSS_enableModule
cmpss.h	CMPSS_disableModule
cmpss.h	CMPSS_configHighComparator
cmpss.h	CMPSS_configLowComparator
cmpss.h	CMPSS_configOutputsHigh
cmpss.h	CMPSS_configOutputsLow
<b>COMPHYSCTL</b>	
cmpss.h	CMPSS_setHysteresis
<b>COMPSTS</b>	
cmpss.c	CMPSS_configLatchOnPWMSYNC
cmpss.h	CMPSS_getStatus
cmpss.h	CMPSS_clearFilterLatchHigh
cmpss.h	CMPSS_clearFilterLatchLow
cmpss.h	CMPSS_enableLatchResetOnPWMSYNCHigh
cmpss.h	CMPSS_disableLatchResetOnPWMSYNCHigh
cmpss.h	CMPSS_enableLatchResetOnPWMSYNCLow
cmpss.h	CMPSS_disableLatchResetOnPWMSYNCLow
<b>COMPSTSCLR</b>	
cmpss.c	CMPSS_configLatchOnPWMSYNC
cmpss.h	CMPSS_clearFilterLatchHigh
cmpss.h	CMPSS_clearFilterLatchLow
cmpss.h	CMPSS_enableLatchResetOnPWMSYNCHigh
cmpss.h	CMPSS_disableLatchResetOnPWMSYNCHigh

**Table 20-43. CMPSS Registers to Driverlib Functions (continued)**

File	Driverlib Function
cmpss.h	CMPSS_enableLatchResetOnPWMSYNCLow
cmpss.h	CMPSS_disableLatchResetOnPWMSYNCLow
<b>COMPDACHCTL</b>	
cmpss.c	CMPSS_configRamp
cmpss.c	CMPSS_configRampHigh
cmpss.c	CMPSS_configRampLow
cmpss.h	CMPSS_configDAC
cmpss.h	CMPSS_configDACHigh
cmpss.h	CMPSS_setRampDirectionHigh
cmpss.h	CMPSS_configureRampXTriggerHigh
cmpss.h	CMPSS_configureSyncSourceHigh
cmpss.h	CMPSS_configBlanking
cmpss.h	CMPSS_enableBlanking
cmpss.h	CMPSS_disableBlanking
cmpss.h	CMPSS_configBlankingSourceHigh
cmpss.h	CMPSS_enableBlankingHigh
cmpss.h	CMPSS_disableBlankingHigh
cmpss.h	CMPSS_enableDEmode
cmpss.h	CMPSS_disableDEmode
cmpss.h	CMPSS_selectDEACTIVESource
cmpss.h	CMPSS_selectBlankSourceGroupHigh
cmpss.h	CMPSS_selectRampSourceGroupHigh
<b>COMPDACHCTL2</b>	
cmpss.h	CMPSS_configureRampXTriggerHigh
cmpss.h	CMPSS_enableDEmode
cmpss.h	CMPSS_disableDEmode
cmpss.h	CMPSS_selectDEACTIVESource
cmpss.h	CMPSS_selectBlankSourceGroupHigh
cmpss.h	CMPSS_selectRampSourceGroupHigh
<b>DACHVALS</b>	
cmpss.h	CMPSS_setDACValueHigh
cmpss.h	CMPSS_configHighDACShadowValueDE
<b>DACHVALA</b>	
cmpss.h	CMPSS_getDACValueHigh
<b>RAMPHREFA</b>	
cmpss.h	CMPSS_getMaxRampValue
cmpss.h	CMPSS_getRampReferenceHigh
<b>RAMPHREFS</b>	
cmpss.c	CMPSS_configRamp
cmpss.h	CMPSS_setMaxRampValue
cmpss.h	CMPSS_setRampReferenceHigh
<b>RAMPHSTEPVALA</b>	
cmpss.h	CMPSS_getRampDecValue
cmpss.h	CMPSS_getRampStepHigh
<b>RAMPHCTLA</b>	

**Table 20-43. CMPSS Registers to Driverlib Functions (continued)**

File	Driverlib Function
cmpss.h	CMPSS_getRampClockDividerHigh
<b>RAMPSTEPVALS</b>	
cmpss.c	CMPSS_configRamp
cmpss.h	CMPSS_setRampDecValue
cmpss.h	CMPSS_setRampStepHigh
<b>RAMPHCTLS</b>	
cmpss.h	CMPSS_setRampClockDividerHigh
<b>RAMPHSTS</b>	
-	
<b>DACLVALS</b>	
cmpss.h	CMPSS_setDACValueLow
cmpss.h	CMPSS_configLowDACShadowValueDE
<b>DACLVALA</b>	
cmpss.h	CMPSS_getDACValueLow
<b>RAMPDLYA</b>	
cmpss.h	CMPSS_getRampDelayValue
cmpss.h	CMPSS_getRampDelayHigh
<b>RAMPDLYS</b>	
cmpss.c	CMPSS_configRamp
cmpss.h	CMPSS_setRampDelayValue
cmpss.h	CMPSS_setRampDelayHigh
<b>CTRIPLFILCTL</b>	
cmpss.c	CMPSS_configFilterLow
cmpss.h	CMPSS_initFilterLow
cmpss.h	CMPSS_configureFilterInputLow
<b>CTRIPLFILCLKCTL</b>	
cmpss.c	CMPSS_configFilterLow
<b>CTRIPHFILCTL</b>	
cmpss.c	CMPSS_configFilterHigh
cmpss.h	CMPSS_initFilterHigh
cmpss.h	CMPSS_configureFilterInputHigh
<b>CTRIPHFILCLKCTL</b>	
cmpss.c	CMPSS_configFilterHigh
<b>COMPLOCK</b>	
-	
<b>DACHVALS2</b>	
cmpss.h	CMPSS_configHighDACShadowValueDE
<b>DACLVALS2</b>	
cmpss.h	CMPSS_configLowDACShadowValueDE
<b>COMPDACLCTL</b>	
cmpss.h	CMPSS_configDACLow
cmpss.h	CMPSS_setRampDirectionLow
cmpss.h	CMPSS_configureSyncSourceLow
cmpss.h	CMPSS_configBlankingSourceLow
cmpss.h	CMPSS_enableBlankingLow

**Table 20-43. CMPSS Registers to Driverlib Functions (continued)**

File	Driverlib Function
cmpss.h	CMPSS_disableBlankingLow
cmpss.h	CMPSS_selectBlankSourceGroupLow
cmpss.h	CMPSS_selectRampSourceGroupLow
<b>COMPDACTL2</b>	
cmpss.h	CMPSS_selectBlankSourceGroupLow
cmpss.h	CMPSS_selectRampSourceGroupLow
<b>RAMPLREFA</b>	
cmpss.h	CMPSS_getRampReferenceLow
<b>RAMPLREFS</b>	
cmpss.h	CMPSS_setRampReferenceLow
<b>RAMPLSTEPVALA</b>	
cmpss.h	CMPSS_getRampStepLow
<b>RAMPLCTLA</b>	
cmpss.h	CMPSS_getRampClockDividerLow
<b>RAMPLSTEPVALS</b>	
cmpss.h	CMPSS_setRampStepLow
<b>RAMPLCTLS</b>	
cmpss.h	CMPSS_setRampClockDividerLow
<b>RAMPLSTS</b>	
-	
<b>RAMPLDLYA</b>	
cmpss.h	CMPSS_getRampDelayLow
<b>RAMPLDLYS</b>	
cmpss.h	CMPSS_setRampDelayLow
<b>CTRIPLFILCLKCTL2</b>	
cmpss.c	CMPSS_configFilterLow
<b>CTRIPHFILCLKCTL2</b>	
cmpss.c	CMPSS_configFilterHigh

## Enhanced Capture (eCAP) and High Resolution Capture (HRCAP)

---



This chapter describes the enhanced capture (eCAP) module and the high resolution capture (HRCAP) module, which are used in systems where accurate timing of external events is important.

The enhanced capture (eCAP) module is a Type 3 eCAP.

The high resolution capture (HRCAP) module is part of the eCAP module. HRCAP measures the width of external pulses to a higher degree of accuracy than the eCAP module.

See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with an eCAP and HRCAP module of the same type, to determine the differences between the types, and for a list of device-specific differences within a type. A detailed description of all referenced functions can be found in the C2000Ware documentation.

<b>21.1 Introduction</b> .....	<b>3661</b>
<b>21.2 Description</b> .....	<b>3662</b>
<b>21.3 Configuring Device Pins for the eCAP</b> .....	<b>3662</b>
<b>21.4 Capture and APWM Operating Mode</b> .....	<b>3669</b>
<b>21.5 Capture Mode Description</b> .....	<b>3671</b>
<b>21.6 Application of the eCAP Module</b> .....	<b>3685</b>
<b>21.7 Application of the APWM Mode</b> .....	<b>3689</b>
<b>21.8 High Resolution Capture (HRCAP) Module</b> .....	<b>3690</b>
<b>21.9 Software</b> .....	<b>3694</b>
<b>21.10 eCAP Registers</b> .....	<b>3696</b>
<b>21.11 HRCAP Registers</b> .....	<b>3740</b>

## 21.1 Introduction

### 21.1.1 Features

The features of the eCAP module include:

- Speed measurements of rotating machinery (for example, toothed sprockets sensed by way of Hall sensors)
- Elapsed time measurements between position sensor pulses
- Period and duty cycle measurements of pulse train signals
- Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors

The eCAP module features described in this chapter include:

- 4-event time-stamp registers (each 32 bits)
- Edge polarity selection for up to four sequenced time-stamp capture events
- Interrupt on either of the four events
- Single-shot capture of up to four event time-stamps
- Continuous mode capture of time stamps in a four-deep circular buffer
- Absolute time-stamp capture
- Difference (Delta) mode time-stamp capture
- When not used in capture mode, the eCAP module can be configured as a single-channel PWM output

The capture functionality of the Type 1 eCAP is enhanced from the Type 0 eCAP with the following added features:

- Event filter reset bit
  - Writing a 1 to ECCTL2[CTRFILTRESET] clears the event filter, the modulo counter, and any pending interrupts flags. Resetting the bit is useful for initialization and debug. Note that this is not applicable for signal monitoring interrupts, which do not get affected by the event filter reset bit.
- Modulo counter status bits
  - The modulo counter (ECCTL2 [MODCNRSTS]) indicates which capture register is loaded next. In the Type 0 eCAP, to know the current state of the modulo counter was not possible
- DMA trigger source
  - eCAPxDMA was added as a DMA trigger. CEVT[1-4] can be configured as the source for eCAPxDMA.
- Input multiplexer
  - ECCTL0 [INPUTSEL] selects one of 128 input signals, which are detailed in [Section 21.3](#).
- EALLOW protection
  - EALLOW protection was added to critical registers. To maintain software compatibility with Type-0, configure DEV\_CFG\_REGS.ECAPTYPE to make these registers unprotected.

The capture functionality of the Type 2 eCAP is enhanced from the Type 1 eCAP with the following added features:

- Added ECAPxSYNCINSEL register
  - ECAPxSYNCINSEL register is added for each eCAP to select an external SYNCIN. Every eCAP can have a separate SYNCIN signal.

The capture functionality of the Type 3 eCAP is enhanced from the Type 2 eCAP with the following added features:

- Two signal monitoring units to monitor edge, pulse width, and period
  - Signal monitoring can optionally be tightly coupled with ePWM global load strobes and trip events
- Increased the number of multiplexed capture inputs from 128 to 256
- DMA event generation capability in PWM mode of operation
- ADC SOC generation capability, to trigger ADC conversion



## 21.1.2 ECAP Related Collateral

### Foundational Materials

- [C2000 Academy - ECAP](#)

### Getting Started Materials

- [Leveraging High Resolution Capture \(HRCAP\) for Single Wire Data Transfer Application Report](#)

## 21.2 Description

The eCAP module represents one complete capture channel that can be instantiated multiple times, depending on the target device. In the context of this guide, one eCAP channel has the following independent key resources:

- Capture inputs can be connected using the Input X-BAR
- 256:1 input multiplexer
- Output X-BAR is used to configure output in APWM mode
- 32-bit time base (counter)
- 4 x 32-bit time-stamp capture registers (CAP1-CAP4)
- Four-stage sequencer (modulo4 counter) that is synchronized to external events, eCAP pin rising/falling edges.
- Modulo counter status register (MODCNRSTS) to indicate sequencer state
- Independent edge polarity (rising/falling edge) selection for all four events
- Input capture signal prescaling (from 2-62 or bypass)
- One-shot compare register (two bits) to freeze captures after 1-4 time-stamp events
- Control for continuous time-stamp captures using a four-deep circular buffer (CAP1-CAP4) scheme
- Interrupt capabilities on any of the four capture events
- Separate DMA trigger
- EALLOW protection to control registers
- Signal monitoring capability for edge, pulse width, and period
- DMA event generation capability in APWM mode
- ADC SOC event generation capability, to trigger ADC conversion

## 21.3 Configuring Device Pins for the eCAP

The Input X-BAR connects the device pins to the module as input. Any GPIO on the device can be configured as an input. The GPIO input qualification can be set to synchronous or asynchronous mode by setting the GPXQSELn register bits. Using synchronized inputs can help with noise immunity but affects the eCAP accuracy by  $\pm 2$  cycles. The internal pull-ups can be configured in the GPYPUD register. Since the GPIO mode is used, the GPYINV register can invert the signals.

New to the Type 1 eCAP module, a 128:1 input multiplexer must also be configured (see [Figure 21-3](#)). This multiplexer can select a variety of inputs detailed in [Table 21-1](#) by configuring ECCTL0.INPUTSEL.

**Table 21-1. eCAP Input Selection**

Selection of ECAP Input	ECAP1 INDEX	ECAP2 INDEX	ECAP3 INDEX	ECAP4 INDEX	ECAP5 INDEX	ECAP6 INDEX	ECAP7 INDEX
INPUTXBAR1	0	0	0	0	0	0	0
INPUTXBAR2	1	1	1	1	1	1	1
INPUTXBAR3	2	2	2	2	2	2	2
INPUTXBAR4	3	3	3	3	3	3	3
INPUTXBAR5	4	4	4	4	4	4	4
INPUTXBAR6	5	5	5	5	5	5	5
INPUTXBAR7	6	6	6	6	6	6	6

**Table 21-1. eCAP Input Selection (continued)**

Selection of ECAP Input	ECAP1 INDEX	ECAP2 INDEX	ECAP3 INDEX	ECAP4 INDEX	ECAP5 INDEX	ECAP6 INDEX	ECAP7 INDEX
INPUTXBAR8	7	7	7	7	7	7	7
INPUTXBAR9	8	8	8	8	8	8	8
INPUTXBAR10	9	9	9	9	9	9	9
INPUTXBAR11	10	10	10	10	10	10	10
INPUTXBAR12	11	11	11	11	11	11	11
INPUTXBAR13	12	12	12	12	12	12	12
INPUTXBAR14	13	13	13	13	13	13	13
INPUTXBAR15	14	14	14	14	14	14	14
INPUTXBAR16	15	15	15	15	15	15	15
CLB1_OUT14	16	16	Reserved	Reserved	Reserved	Reserved	Reserved
CLB1_OUT15	17	17	Reserved	Reserved	Reserved	Reserved	Reserved
CLB2_OUT14	Reserved	Reserved	16	16	16	Reserved	Reserved
CLB2_OUT15	Reserved	Reserved	17	17	17	Reserved	Reserved
CLB3_OUT14	Reserved	Reserved	Reserved	Reserved	Reserved	16	16
CLB3_OUT15	Reserved	Reserved	Reserved	Reserved	Reserved	17	17
CLB4_OUT14	Reserved	Reserved	Reserved	Reserved	Reserved	18	18
CLB4_OUT15	Reserved	Reserved	Reserved	Reserved	Reserved	19	19
CLB5_OUT14	18	18	Reserved	Reserved	Reserved	Reserved	Reserved
CLB5_OUT15	19	19	Reserved	Reserved	Reserved	Reserved	Reserved
CLB6_OUT14	Reserved	Reserved	18	18	18	Reserved	Reserved
CLB6_OUT15	Reserved	Reserved	19	19	19	Reserved	Reserved
DCANA_INT0	20	20	20	20	20	20	20
Reserved	21-23	21-23	21-23	21-23	21-23	21-22	21-22
ECAP6_DELAY_CLK	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	23
ECAP7_DELAY_CLK	Reserved	Reserved	Reserved	Reserved	Reserved	23	Reserved
OUTPUTXBAR1	24	24	24	24	24	24	24
OUTPUTXBAR2	25	25	25	25	25	25	25
OUTPUTXBAR3	26	26	26	26	26	26	26
OUTPUTXBAR4	27	27	27	27	27	27	27
OUTPUTXBAR5	28	28	28	28	28	28	28
OUTPUTXBAR6	29	29	29	29	29	29	29
OUTPUTXBAR7	30	30	30	30	30	30	30
OUTPUTXBAR8	31	31	31	31	31	31	31
Reserved	32-35	32-35	32-35	32-35	32-35	32-35	32-35
ADCCEVT1	36	36	36	36	36	36	36
ADCCEVT2	37	37	37	37	37	37	37
ADCCEVT3	38	38	38	38	38	38	38

**Table 21-1. eCAP Input Selection (continued)**

Selection of ECAP Input	ECAP1 INDEX	ECAP2 INDEX	ECAP3 INDEX	ECAP4 INDEX	ECAP5 INDEX	ECAP6 INDEX	ECAP7 INDEX
ADCCEVT4	39	39	39	39	39	39	39
ADCBEVT1	40	40	40	40	40	40	40
ADCBEVT2	41	41	41	41	41	41	41
ADCBEVT3	42	42	42	42	42	42	42
ADCBEVT4	43	43	43	43	43	43	43
ADCAEVT1	44	44	44	44	44	44	44
ADCAEVT2	45	45	45	45	45	45	45
ADCAEVT3	46	46	46	46	46	46	46
ADCAEVT4	47	47	47	47	47	47	47
FSIRXA_MEASURE	48	48	48	48	48	48	48
FSIRXA_MEASURE_RISE	49	49	49	49	49	49	49
FSIRXA_MEASURE_FALL	50	50	50	50	50	50	50
FSIRXB_MEASURE	51	51	51	51	51	51	51
FSIRXB_MEASURE_RISE	52	52	52	52	52	52	52
FSIRXB_MEASURE_FALL	53	53	53	53	53	53	53
FSIRXC_MEASURE	54	54	54	54	54	54	54
FSIRXC_MEASURE_RISE	55	55	55	55	55	55	55
FSIRXC_MEASURE_FALL	56	56	56	56	56	56	56
FSIRXD_MEASURE	57	57	57	57	57	57	57
FSIRXD_MEASURE_RISE	58	58	58	58	58	58	58
FSIRXD_MEASURE_FALL	59	59	59	59	59	59	59
SD2FLT1_COMPL	60	60	60	60	60	60	60
SD2FLT2_COMPL	61	61	61	61	61	61	61
SD2FLT3_COMPL	62	62	62	62	62	62	62
SD2FLT4_COMPL	63	63	63	63	63	63	63
SD1FLT1_COMPL	64	64	64	64	64	64	64
SD1FLT2_COMPL	65	65	65	65	65	65	65
SD1FLT3_COMPL	66	66	66	66	66	66	66
SD1FLT4_COMPL	67	67	67	67	67	67	67
SD2FLT1_COMPZ	68	68	68	68	68	68	68
SD2FLT2_COMPZ	69	69	69	69	69	69	69
SD2FLT3_COMPZ	70	70	70	70	70	70	70
SD2FLT4_COMPZ	71	71	71	71	71	71	71
SD1FLT1_COMPZ	72	72	72	72	72	72	72
SD1FLT2_COMPZ	73	73	73	73	73	73	73
SD1FLT3_COMPZ	74	74	74	74	74	74	74
SD1FLT4_COMPZ	75	75	75	75	75	75	75

**Table 21-1. eCAP Input Selection (continued)**

Selection of ECAP Input	ECAP1 INDEX	ECAP2 INDEX	ECAP3 INDEX	ECAP4 INDEX	ECAP5 INDEX	ECAP6 INDEX	ECAP7 INDEX
SD2FLT1_COMPH	76	76	76	76	76	76	76
SD2FLT2_COMPH	77	77	77	77	77	77	77
SD2FLT3_COMPH	78	78	78	78	78	78	78
SD2FLT4_COMPH	79	79	79	79	79	79	79
SD1FLT1_COMPH	80	80	80	80	80	80	80
SD1FLT2_COMPH	81	81	81	81	81	81	81
SD1FLT3_COMPH	82	82	82	82	82	82	82
SD1FLT4_COMPH	83	83	83	83	83	83	83
SD2FLT1_COMPH_OR_COMP L	84	84	84	84	84	84	84
SD2FLT2_COMPH_OR_COMP L	85	85	85	85	85	85	85
SD2FLT3_COMPH_OR_COMP L	86	86	86	86	86	86	86
SD2FLT4_COMPH_OR_COMP L	87	87	87	87	87	87	87
SD1FLT1_COMPH_OR_COMP L	88	88	88	88	88	88	88
SD1FLT2_COMPH_OR_COMP L	89	89	89	89	89	89	89
SD1FLT3_COMPH_OR_COMP L	90	90	90	90	90	90	90
SD1FLT4_COMPH_OR_COMP L	91	91	91	91	91	91	91
Reserved	92-93	92-93	92-93	92-93	92-93	92-93	92-93
ECAT_SYNC0	94	94	94	94	94	94	94
ECAT_SYNC1	95	95	95	95	95	95	95
CMPSS1_CTR IPL	96	96	96	96	96	96	96
CMPSS2_CTR IPL	97	97	97	97	97	97	97
CMPSS3_CTR IPL	98	98	98	98	98	98	98
CMPSS4_CTR IPL	99	99	99	99	99	99	99
CMPSS5_CTR IPL	100	100	100	100	100	100	100
CMPSS6_CTR IPL	101	101	101	101	101	101	101
CMPSS7_CTR IPL	102	102	102	102	102	102	102
CMPSS8_CTR IPL	103	103	103	103	103	103	103
Reserved	104-106	104-106	104-106	104-106	104-106	104-106	104-106
CMPSS1_CTR IPH	107	107	107	107	107	107	107
CMPSS2_CTR IPH	108	108	108	108	108	108	108
CMPSS3_CTR IPH	109	109	109	109	109	109	109
CMPSS4_CTR IPH	110	110	110	110	110	110	110

**Table 21-1. eCAP Input Selection (continued)**

Selection of ECAP Input	ECAP1 INDEX	ECAP2 INDEX	ECAP3 INDEX	ECAP4 INDEX	ECAP5 INDEX	ECAP6 INDEX	ECAP7 INDEX
CMPSS5_CTRIPH	111	111	111	111	111	111	111
CMPSS6_CTRIPH	112	112	112	112	112	112	112
CMPSS7_CTRIPH	113	113	113	113	113	113	113
CMPSS8_CTRIPH	114	114	114	114	114	114	114
GPIO8	115	115	115	115	115	115	115
GPIO9	116	116	116	116	116	116	116
GPIO22	117	117	117	117	117	117	117
GPIO23	118	118	118	118	118	118	118
CMPSS1_CTRIPH_OR_CTRIP L	119	119	119	119	119	119	119
CMPSS2_CTRIPH_OR_CTRIP L	120	120	120	120	120	120	120
CMPSS3_CTRIPH_OR_CTRIP L	121	121	121	121	121	121	121
CMPSS4_CTRIPH_OR_CTRIP L	122	122	122	122	122	122	122
CMPSS5_CTRIPH_OR_CTRIP L	123	123	123	123	123	123	123
CMPSS6_CTRIPH_OR_CTRIP L	124	124	124	124	124	124	124
CMPSS7_CTRIPH_OR_CTRIP L	125	125	125	125	125	125	125
CMPSS8_CTRIPH_OR_CTRIP L	126	126	126	126	126	126	126
INPUTXBAR7	127	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
INPUTXBAR8	Reserved	127	Reserved	Reserved	Reserved	Reserved	Reserved
INPUTXBAR9	Reserved	Reserved	127	Reserved	Reserved	Reserved	Reserved
INPUTXBAR10	Reserved	Reserved	Reserved	127	Reserved	Reserved	Reserved
INPUTXBAR11	Reserved	Reserved	Reserved	Reserved	127	Reserved	Reserved
INPUTXBAR12	Reserved	Reserved	Reserved	Reserved	Reserved	127	Reserved
INPUTXBAR13	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	127
SD4FLT1_COMPL	128	128	128	128	128	128	128
SD4FLT2_COMPL	129	129	129	129	129	129	129
SD4FLT3_COMPL	130	130	130	130	130	130	130
SD4FLT4_COMPL	131	131	131	131	131	131	131
SD3FLT1_COMPL	132	132	132	132	132	132	132
SD3FLT2_COMPL	133	133	133	133	133	133	133
SD3FLT3_COMPL	134	134	134	134	134	134	134
SD3FLT4_COMPL	135	135	135	135	135	135	135
SD4FLT4_COMPZ	136	136	136	136	136	136	136

**Table 21-1. eCAP Input Selection (continued)**

Selection of ECAP Input	ECAP1 INDEX	ECAP2 INDEX	ECAP3 INDEX	ECAP4 INDEX	ECAP5 INDEX	ECAP6 INDEX	ECAP7 INDEX
SD4FLT4_COMPZ	137	137	137	137	137	137	137
SD4FLT4_COMPZ	138	138	138	138	138	138	138
SD4FLT4_COMPZ	139	139	139	139	139	139	139
SD3FLT4_COMPZ	140	140	140	140	140	140	140
SD3FLT4_COMPZ	141	141	141	141	141	141	141
SD3FLT4_COMPZ	142	142	142	142	142	142	142
SD3FLT4_COMPZ	143	143	143	143	143	143	143
SD4FLT1_COMPH	144	144	144	144	144	144	144
SD4FLT2_COMPH	145	145	145	145	145	145	145
SD4FLT3_COMPH	146	146	146	146	146	146	146
SD4FLT4_COMPH	147	147	147	147	147	147	147
SD3FLT1_COMPH	148	148	148	148	148	148	148
SD3FLT2_COMPH	149	149	149	149	149	149	149
SD3FLT3_COMPH	150	150	150	150	150	150	150
SD3FLT4_COMPH	151	151	151	151	151	151	151
SD4FLT1_COMPH_OR_COMP L	152	152	152	152	152	152	152
SD4FLT2_COMPH_OR_COMP L	153	153	153	153	153	153	153
SD4FLT3_COMPH_OR_COMP L	154	154	154	154	154	154	154
SD4FLT4_COMPH_OR_COMP L	155	155	155	155	155	155	155
SD3FLT1_COMPH_OR_COMP L	156	156	156	156	156	156	156
SD3FLT2_COMPH_OR_COMP L	157	157	157	157	157	157	157
SD3FLT3_COMPH_OR_COMP L	158	158	158	158	158	158	158
SD3FLT4_COMPH_OR_COMP L	159	159	159	159	159	159	159
EPWM18_DE_ACTIVE	160	160	160	160	160	160	160
EPWM17_DE_ACTIVE	161	161	161	161	161	161	161
EPWM16_DE_ACTIVE	162	162	162	162	162	162	162
EPWM15_DE_ACTIVE	163	163	163	163	163	163	163
EPWM14_DE_ACTIVE	164	164	164	164	164	164	164
EPWM13_DE_ACTIVE	165	165	165	165	165	165	165
EPWM12_DE_ACTIVE	166	166	166	166	166	166	166
EPWM11_DE_ACTIVE	167	167	167	167	167	167	167
EPWM10_DE_ACTIVE	168	168	168	168	168	168	168

**Table 21-1. eCAP Input Selection (continued)**

Selection of ECAP Input	ECAP1 INDEX	ECAP2 INDEX	ECAP3 INDEX	ECAP4 INDEX	ECAP5 INDEX	ECAP6 INDEX	ECAP7 INDEX
EPWM9_DE_ACTIVE	169	169	169	169	169	169	169
EPWM8_DE_ACTIVE	170	170	170	170	170	170	170
EPWM7_DE_ACTIVE	171	171	171	171	171	171	171
EPWM6_DE_ACTIVE	172	172	172	172	172	172	172
EPWM5_DE_ACTIVE	173	173	173	173	173	173	173
EPWM4_DE_ACTIVE	174	174	174	174	174	174	174
EPWM3_DE_ACTIVE	175	175	175	175	175	175	175
EPWM2_DE_ACTIVE	176	176	176	176	176	176	176
EPWM1_DE_ACTIVE	177	177	177	177	177	177	177
Reserved	178-250	178-250	178-250	178-250	178-250	178-250	178-250
GPIO11	251	251	251	251	251	251	251
GPIO12	252	252	252	252	252	252	252
GPIO13	253	253	253	253	253	253	253
GPIO14	254	254	254	254	254	254	254
EPG1_DATAOUT53	255	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
EPG1_DATAOUT54	Reserved	255	Reserved	Reserved	Reserved	Reserved	Reserved
EPG1_DATAOUT55	Reserved	Reserved	255	Reserved	Reserved	Reserved	Reserved
EPG1_DATAOUT56	Reserved	Reserved	Reserved	255	Reserved	Reserved	Reserved
EPG1_DATAOUT57	Reserved	Reserved	Reserved	Reserved	255	Reserved	Reserved
EPG1_DATAOUT58	Reserved	Reserved	Reserved	Reserved	Reserved	255	Reserved
EPG1_DATAOUT59	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	255

The Output X-BAR must be used to connect output signals to the OUTPUTXBARx output locations. The GPIO mux must then be configured to connect the OUTPUTXBARx lines to any of several IO pins with the GPIO mux. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux, GPIO settings, and XBAR configuration.

---

**Note**


ECAPxIN has to be at least  $2 \times \text{SYSCLK}$ -cycles wide to be properly captured by the eCAP module; otherwise, the input pulse can get missed from sampling by the SYSCLK.

---

### 21.4 Capture and APWM Operating Mode

Use the eCAP module resources to implement a single-channel PWM generator (with 32-bit capabilities) when the eCAP module is not being used for input captures. The counter operates in count-up mode, providing a time-base for asymmetrical pulse width modulation (PWM) waveforms. The CAP1 and CAP2 registers become the active period and compare registers, respectively, while CAP3 and CAP4 registers become the period and compare shadow registers, respectively. Figure 21-1 is a high-level view of both the capture and auxiliary pulse-width modulator (APWM) modes of operation.

Figure 21-2 further describes the output of the eCAP in APWM mode based on the CMP and PRD values.



- A. A single pin is shared between CAP and APWM functions. In capture mode, the pin is an input; in APWM mode, the pin is an output.
- B. In APWM mode, writing any value to CAP1/CAP2 active registers also writes the same value to the corresponding shadow registers CAP3/CAP4. This emulates immediate mode. Writing to the shadow registers CAP3/CAP4 invokes the shadow mode.

**Figure 21-1. Capture and APWM Modes of Operation**







Figure 21-2. Counter Compare and PRD Effects on the eCAP Output in APWM Mode

### 21.5 Capture Mode Description

Figure 21-3 shows the various components that implement the capture function.




A. The HRCAP submodule is not available on all eCAP modules; in this case, the high-resolution muxes and hardware are not implemented.

Figure 21-3. eCAP Block Diagram

### 21.5.1 Event Prescaler

An input capture signal (pulse train) can be prescaled by  $N = 2-62$  (in multiples of 2) or can bypass the prescaler. This is useful when very high frequency signals are used as inputs. Figure 21-4 shows a functional diagram and Figure 21-5 shows the operation of the prescale function. The event prescaler can be reset by setting the ECCTL2.CTRFILTRESET register bit.



- A. When a prescale value of 1 is chosen (ECCTL1[13:9] = 0,0,0,0,0), the input capture signal bypasses the prescale logic completely.
- B. The first Rise edge after Prescale configuration change is not passed to Capture logic, prescaler value takes into effect on the second rising edge after the configuration.

Figure 21-4. Event Prescale Control




Figure 21-5. Prescale Function Waveforms

### 21.5.2 Glitch Filter

A glitch filter is included to reduce internal and external noise glitches on the source signal being measured by the eCAP.

The glitch filter can be used to filter out glitches of a specified time period in terms of SYSCLK cycles. The supported range is from 1 to 15 cycles. By default, the glitch filter is disabled (ECCCTL0[QUALPRD] = 0) to maintain compatibility.

---

#### Note

The glitch filter can be disabled when using HRCAP as the filter changes the pulse width of the signal. Also note that when enabled, the glitch filter delays the signal by QUALPRD+1, which must be accounted for in applications utilizing the feature.

---

### 21.5.3 Edge Polarity Select and Qualifier

Functionality and features include:

- Four independent edge polarity (rising edge/falling edge) selection muxes are used, one for each capture event.
- Each edge (up to 4) is event qualified by the Modulo4 sequencer.
- The edge event is gated to the respective CAPx register by the Mod4 counter. The CAPx register is loaded on the falling edge.

### 21.5.4 Continuous/One-Shot Control

Operation of eCAP in Continuous/One-Shot mode:


- The Mod4 (2-bit) counter is incremented using edge qualified events (CEVT1-CEVT4).
- The Mod4 counter continues counting (0->1->2->3->0) and wraps around unless stopped.
- During one-shot operation, a 2-bit stop register (STOP\_WRAP) is used to compare the Mod4 counter output, and when equal, stops the Mod4 counter and inhibits further loads of the CAP1-CAP4 registers. In this mode, if TSCCTR counter is configured to reset on capture event (CEVTx) by configuring ECCTL1.CTRRSTx bit, the operation still keeps resetting the TSCCTR counter on capture event (CEVTx) after the STOP\_WRAP value is reached and re-arm (REARM) has not occurred.

The continuous/one-shot block controls the start, stop and reset (zero) functions of the Mod4 counter, using a mono-shot type of action that can be triggered by the stop-value comparator and re-armed using software control.

Once armed, the eCAP module waits for 1-4 (defined by stop-value) capture events before freezing both the Mod4 counter and contents of CAP1-4 registers (time stamps).

Re-arming prepares the eCAP module for another capture sequence. Also, re-arming clears (to zero) the Mod4 counter and permits loading of CAP1-4 registers again, providing the CAPLDEN bit is set.

In continuous mode, the Mod4 counter continues to run (0->1->2->3->0, the one-shot action is ignored, and capture values continue to be written to CAP1-4 in a circular buffer sequence.



**Figure 21-6. Details of the Continuous/One-shot Block**

### 21.5.5 32-Bit Counter and Phase Control

This counter provides the time-base for event captures, and is clocked using the system clock.

A phase register is provided to achieve synchronization with other counters using a hardware and software forced sync. This is useful in APWM mode when a phase offset between modules is needed.

On any of the four event loads, an option to reset the 32-bit counter is given. This is useful for time difference capture. The 32-bit counter value is captured first, then the counter value is reset to 0 by any of the LD1-LD4 signals.

### 21.5.6 CAP1-CAP4 Registers

These 32-bit registers are supplied by the 32-bit counter timer bus, CTR[0-31], and are loaded (capture a time-stamp) when the respective LD inputs are strobed.

Control bit CAPLDEN can inhibit loading of the capture registers. During one-shot operation, this bit is cleared (loading is inhibited) automatically when a stop condition occurs, StopValue = Mod4.

CAP1 and CAP2 registers become the active period and compare registers, respectively, in APWM mode.

CAP3 and CAP4 registers become the respective shadow registers (APRD and ACMP) for CAP1 and CAP2 during APWM operation.

### 21.5.7 eCAP Synchronization

eCAP modules can be synchronized with each other by selecting a common SYNCIN source. SYNCIN source for eCAP can be either software sync-in or external sync-in. The external sync-in signal can come from eCAP, X-Bar or EPWM. The SWSYNC of the eCAP module is logical ORed with the SYNC signal as shown in Figure 21-7. The SYNC signal is defined by the selection of ECAPxSYNCINSEL[SEL] as shown in Figure 21-8.

**Note**

ECAPxSYNCOUT going to the ECAPSYNCIN multiplexer is disabled. For example, ECAP1SYNCOUT cannot be a sync in to ECAP1, but ECAP1SYNCOUT can be a sync in to ECAP2, ECAP3, and so on.





Figure 21-7. Details of the Counter and Synchronization Block



**Figure 21-8. eCAP Synchronization Scheme**

### 21.5.7.1 Example 1 - Using SWSYNC with ECAP Module

Implement the following steps to use SWSYNC with ECAP1 and ECAP2.

- Configure ECAP[1..2].ECAPSYNCINSEL.SEL = 0x0 to disable external SYNCIN coming to eCAP1.
- Configure ECAP[1..2].ECCTL2.SWSYNC = 0x1, to force Software Synchronization of the TSCTR counter.

To use SWSYNC with other eCAP modules, make sure that the previous eCAP chain is not generating a SYNCOUT signal that interferes with the software synchronization.

### 21.5.8 Interrupt Control

Operation and features of the eCAP interrupt control include (see [Figure 21-9](#)):

- An interrupt can be generated on capture events (CEVT1-CEVT4, CTROVF) or APWM events (CTR = PRD, CTR = CMP).
- An interrupt can be generated on signal monitoring errors (MUNIT\_1\_ERROR\_EVT1, MUNIT\_1\_ERROR\_EVT1, MUNIT\_2\_ERROR\_EVT1, MUNIT\_2\_ERROR\_EVT2)
- A counter overflow event (FFFFFFFF->00000000) is also provided as an interrupt source (CTROVF).
- The capture events are edge and sequencer-qualified (ordered in time) by the polarity select and Mod4 gating, respectively.
- One of these events can be selected as the interrupt source (from the eCAPx module) going to the PIE and CLA.
- Seven interrupt events (CEVT1, CEVT2, CEVT3, CEVT4, CNTOVF, CTR=PRD, CTR=CMP) can be generated.
- An additional four interrupt events (MUNIT\_1\_ERROR\_EVT1, MUNIT\_1\_ERROR\_EVT1, MUNIT\_2\_ERROR\_EVT1, MUNIT\_2\_ERROR\_EVT2) can be generated from the signal monitoring unit.
- The interrupt enable register (ECEINT) is used to enable/disable individual interrupt event sources. The interrupt flag register (ECFLG) indicates if any interrupt event has been latched and contains the global interrupt flag bit (INT). An interrupt pulse is generated to the PIE only if any of the interrupt events are enabled, the flag bit is 1, and the INT flag bit is 0. The interrupt service routine must clear the global interrupt flag bit and the serviced event using the interrupt clear register (ECCLR) before any other interrupt pulses are generated. All interrupt flags are cleared upon an event filter reset by writing a 1 to ECCTL2[CLRFILTRESET]. To force an interrupt event, use the interrupt force register (ECFRC). This is useful for test purposes.

---

#### Note

The CEVT1, CEVT2, CEVT3, CEVT4 flags are only active in capture mode (ECCTL2[CAP/APWM == 0]). The CTR=PRD, CTR=CMP flags are only valid in APWM mode (ECCTL2[CAP/APWM == 1]). CNTOVF flag is valid in both modes.

---






Figure 21-9. Interrupts in eCAP Module

### **21.5.9 DMA Interrupt**

On Type 0 eCAP modules, the CPU was required to begin data transfers using DMA. New to the Type 1 eCAP, a separate DMA Trigger (ECAP\_DMA\_INT) enables continuous transfer of capture data from eCAP registers to on-chip memory using DMA. Any one of the four available interrupt events (LD1, LD2, LD3, and LD4) can be selected as the trigger source for ECAP\_DMA\_INT using ECCTL2 [DMAEVTSEL].

New to the Type 3 eCAP is the ability to trigger DMA events in APWM mode. Any one of three available events (period match, compare match, or both) can be selected as the trigger source for ECAP\_DMA\_INT using ECCTL2 [DMAEVTSEL].

### **21.5.10 ADC SOC Event**

Type 3 introduces the capability to generate ADC SOC events in capture mode and in APWM mode of operation. The ability to start ADC conversions allows for increased APWM functionality, as well as the ability to synchronize capture events with ADC samples.

In capture mode, one of the four available interrupt events (CEVT1, CEVT2, CEVT3, and CEVT4) can be selected as ECAP\_SOC\_EVT using ECCCTL0[SOCEVTSEL].

In APWM mode, any one of three available events (period match, compare match, or both) can be selected as ECAP\_SOC\_EVT using ECCCTL0[SOCEVTSEL].

### **21.5.11 Shadow Load and Lockout Control**

In capture mode, this logic inhibits (locks out) any shadow loading of CAP1 or CAP2 from APRD and ACMP registers, respectively.

In APWM mode, shadow loading is active and two choices are permitted:

- Immediate - APRD or ACMP are transferred to CAP1 or CAP2 immediately upon writing a new value.
- On period equal, CTR[31:0] = PRD[31:0].

### **21.5.12 APWM Mode Operation**

Main operating highlights of the APWM section:

- The time-stamp counter bus is made available for comparison by way of 2 digital (32-bit) comparators.
- When CAP1/2 registers are not used in capture mode, the contents can be used as Period and Compare values in APWM mode.
- Double buffering is achieved using shadow registers APRD and ACMP (CAP3/4). The shadow register contents are transferred over to CAP1/2 registers, either immediately upon a write, or on a CTR = PRD trigger.
- In APWM mode, writing to CAP1/CAP2 active registers also writes the same value to the corresponding shadow registers CAP3/CAP4. This emulates immediate mode. Writing to the shadow registers CAP3/CAP4 invokes the shadow mode.
- During initialization, write to the active registers for both period and compare. This automatically copies the initial values into the shadow values. For subsequent compare updates during run-time, use the shadow registers.




Figure 21-10. PWM Waveform Details Of APWM Mode Operation

The behavior of APWM active high mode (APWMPOL == 0) is as follows:

CMP = 0x00000000, output low for duration of period (0% duty)

CMP = 0x00000001, output high 1 cycle

CMP = 0x00000002, output high 2 cycles

CMP = PERIOD, output high except for 1 cycle (<100% duty)

CMP = PERIOD+1, output high for complete period (100% duty)

CMP > PERIOD+1, output high for complete period

The behavior of APWM active low mode (APWMPOL == 1) is as follows:

CMP = 0x00000000, output high for duration of period (0% duty)


CMP = 0x00000001, output low 1 cycle

CMP = 0x00000002, output low 2 cycles

CMP = PERIOD, output low except for 1 cycle (<100% duty)

CMP = PERIOD+1, output low for complete period (100% duty)

CMP > PERIOD+1, output low for complete period



**Figure 21-11. Time-Base Frequency and Period Calculation**

### 21.5.13 Signal Monitoring Unit

The signal monitoring unit can be used for edge, pulse width, and period monitoring of ECAP input signals. This allows for detection that is useful for many applications. For example, EPWM pulse width boundary monitoring can be accomplished for safety applications.

The high-level features of the signal monitoring unit include:

- Measure pulse width (high or low) and check if the pulse width is in expected range
- Measure period (rise-to-rise or fall-to-fall) and check if the period is in expected range
- Monitor signal edge (rise or fall) and check if the signal edge occurs in a user-programmed time window

### 21.5.13.1 Pulse Width and Period Monitoring

The signal monitoring unit has the ability to measure pulse width (either low or high) or period (rise-to-rise edge or fall-to-fall edge) and automatically generate an error when the pulse width is outside of a programmable expected range.


The expected pulse width range is programmable using the following configuration registers (or their respective shadow registers):

- `MUNIT_#_MIN` programs the minimum pulse width capture value
- `MUNIT_#_MAX` programs the maximum pulse width capture value

Any pulse width outside of these programmed bounds triggers one of two error events:

- `MUNIT_#_ERROR_EVT1` generated when measured pulse width is less than `MUNIT_#_MIN`
- `MUNIT_#_ERROR_EVT2` generated when measured pulse width is greater than `MUNIT_#_MAX`

The following diagram provides an example in which the measured pulse width exceeds the MAX value, generating an `ERROR_EVT2` event.



**Figure 21-12. ECAP Signal Monitoring Unit Pulse Width Error Example**

### Configuration Requirements

To enable this mode, the following settings must be configured:

- Absolute mode must be set for the ECAP counter, so that the counter is free running and does not get reset on any capture events
- Continuous mode must be enabled (one-shot mode can be used, but is not recommended given the short duration)
- Sync feature for the counter must be disabled (`ECCTL2.SYNCl_EN = 0`)
- A minimum of two captures must be enabled (`ECCTL2.STOP_WRAP >= 1`, and at least CAP1 and CAP2 enabled)

- Capture Edge (ECCTL1.CAPxPOL) of used capture modules (any of CAP1 to CAP4) must be configured to capture two edges of interest
  - High pulse: one rising edge and one falling edge
  - Low pulse: one rising edge and one falling edge
  - Period rise-to-rise: two rising edges
  - Period fall-to-fall: two falling edges

---

**Note**

If a pulse width is greater than the MAX value, a second edge can arrive late or never even occur. Because of this, the DISABLE\_EARLY\_MAX\_ERR field in the MUNIT\_#\_CTL register can be used to choose when a MAX error occurs. By setting the bit to 0, an error is generated as soon as the pulse width is greater than the specified maximum value. By setting the bit to 1, an error is generated when the second event has occurred.

---

### 21.5.13.2 Edge Monitoring

The signal monitoring unit has the ability to monitor and check if a rise or fall edge occurs within a specified time window and automatically generate an error when an edge occurs outside of this window.

The time window of an expected edge event can be programmed using the following configuration registers (or their respective shadow registers):


- MUNIT\_#\_MIN programs the minimum pulse width capture value
- MUNIT\_#\_MAX programs the maximum pulse with capture value

Any edge that occurs outside of these programmed bounds triggers the following error event:

- MUNIT\_#\_ERROR\_EVT1 generated when edge occurs outside the bounds of MUNIT\_#\_MIN and MUNIT\_#\_MAX.

Additionally, ERROR\_EVT2 is generated if either MIN or MAX did not occur between two sync events.

The following diagram provides an example in which a rising edge does not occur during the expected window, generating an ERROR\_EVT1 event.



**Figure 21-13. ECAP Signal Monitoring Unit Edge Error Example**

### Configuration Requirements

To enable this mode, the following settings must be configured:

- The ECAP counter must be synced with an EPWM module
- Absolute mode must be set for the ECAP counter, so that the counter is free running and does not get reset on any capture events
- Continuous mode can be enabled (one-shot mode can be used, but is not recommended given the modes short duration)
- A minimum of one capture can be enabled (ECCTL2.STOP\_WRAP >= 0, and at least CAP1 enabled)
- Capture Edge (ECCTL1.CAPxPOL) of used capture modules (any of CAP1 to CAP4) must be configured to capture an edge of interest
- The time window defined using MIN and MAX can not cross the sync boundary

#### Note

The following are important considerations when configuring the edge monitoring feature:

- If the EPWM counter or ECAP counter are loaded with a non-zero phase value, the MIN and MAX values must be adjusted accordingly in SW. This also applies when the glitch filter is enabled, as the glitch filter delays the signal by QUALPRD+1
- The edge monitoring logic restarts on a sync event. This is to avoid any deadlock in case MIN, MAX, or both events do not occur between two sync events. ERROR\_EVT2 is generated, if MIN or MAX match did not occur between two sync events
- The time window defined using MIN and MAX can not cross the sync boundary

## 21.6 Application of the eCAP Module

The following sections provide applications examples to show how to operate the eCAP module.

### 21.6.1 Example 1 - Absolute Time-Stamp Operation Rising-Edge Trigger

Figure 21-14 shows an example of continuous capture operation (Mod4 counter wraps around). In this figure, TSCTR counts-up without resetting and capture events are qualified on the rising edge only, this gives period (and frequency) information.

On an event, the TSCTR contents (time-stamp) is first captured, then Mod4 counter is incremented to the next state. When the TSCTR reaches FFFFFFFF (maximum value), the Mod4 counter wraps around to 00000000 (not shown in Figure 21-14), if this occurs, the CTROVF (counter overflow) flag is set, and an interrupt (if enabled) occurs. Captured Time-stamps are valid at the point indicated by the diagram (after the fourth event); hence, event CEVT4 can conveniently be used to trigger an interrupt and the CPU can read data from the CAPx registers.





Figure 21-14. Capture Sequence for Absolute Time-stamp and Rising-Edge Detect



### 21.6.2 Example 2 - Absolute Time-Stamp Operation Rising- and Falling-Edge Trigger


In Figure 21-15, the eCAP operating mode is almost the same as in the previous section except capture events are qualified as either rising or falling edge, this now gives both period and duty cycle information, that is: Period1 =  $t_3 - t_1$ , Period2 =  $t_5 - t_3$ , ...and so on. Duty Cycle1 (on-time %) =  $(t_2 - t_1) / \text{Period1} \times 100\%$ , and so on. Duty Cycle1 (off-time %) =  $(t_3 - t_2) / \text{Period1} \times 100\%$ , and so on.



**Figure 21-15. Capture Sequence for Absolute Time-stamp with Rising- and Falling-Edge Detect**

**21.6.3 Example 3 - Time Difference (Delta) Operation Rising-Edge Trigger**

Figure 21-16 shows how the eCAP module can be used to collect delta timing data from pulse train waveforms. Here Continuous Capture mode (TSCTR counts-up without resetting, and Mod4 counter wraps around) is used. In Delta-time mode, TSCTR is reset back to zero on every valid event. Here capture events are qualified as rising edge only. On an event, TSCTR contents (Time-Stamp) is captured first, and then TSCTR is reset to zero. The Mod4 counter then increments to the next state. If TSCTR reaches FFFFFFFF (maximum value), before the next event, the Mod4 counter wraps around to 00000000 and continues, a CNTOVF (counter overflow) flag is set, and an interrupt (if enabled) occurs. The advantage of Delta-time mode is that the CAPx contents directly give timing data without the need for CPU calculations, that is, Period1 =  $T_1$ , Period2 =  $T_2$ , and so on. As shown in Figure 21-16, the CEVT1 event is a good trigger point to read the timing data,  $T_1$ ,  $T_2$ ,  $T_3$ ,  $T_4$  are all valid here.




**Figure 21-16. Capture Sequence for Delta Mode Time-stamp and Rising Edge Detect**

### 21.6.4 Example 4 - Time Difference (Delta) Operation Rising- and Falling-Edge Trigger

In Figure 21-17, the eCAP operating mode is almost the same as in previous section except capture events are qualified as either rising or falling edge, this now gives both period and duty cycle information, that is: Period1 =  $T_1+T_2$ , Period2 =  $T_3+T_4$ , and so on. Duty Cycle1 (on-time %) =  $T_1 / \text{Period1} \times 100\%$ , Duty Cycle1 (off-time %) =  $T_2 / \text{Period1} \times 100\%$ , and so on.

During initialization, write to the active registers for both period and compare. This action automatically copies the init values into the shadow values. For subsequent compare updates during run-time, the shadow registers must be used.




**Figure 21-17. Capture Sequence for Delta Mode Time-stamp with Rising- and Falling-Edge Detect**

## 21.7 Application of the APWM Mode

In this example, the eCAP module is configured to operate as a PWM generator. Here, a very simple single-channel PWM waveform is generated from the APWMx output pin. The PWM polarity is active high, which means that the compare value (CAP2 reg is now a compare register) represents the on-time (high level) of the period. Alternatively, if the APWMPOL bit is configured for active low, then the compare value represents the off-time.

### 21.7.1 Example 1 - Simple PWM Generation (Independent Channels)



**Figure 21-18. PWM Waveform Details of APWM Mode Operation**

## 21.8 High Resolution Capture (HRCAP) Module

This section describes the High Resolution Capture module.

### 21.8.1 Introduction

Uses for the HRCAP module include:

- Capacitive touch applications
- High-resolution period and duty cycle measurements of pulse train cycles
- Instantaneous speed measurements
- Instantaneous frequency measurements
- Voltage measurements across an isolation boundary
- Distance/sonar measurement and scanning
- Measuring flow

#### 21.8.1.1 HRCAP Related Collateral

##### Foundational Materials

- [C2000 Academy - HRCAP](#)

##### Getting Started Materials

- [Leveraging High Resolution Capture \(HRCAP\) for Single Wire Data Transfer Application Report](#)

#### 21.8.1.2 Features

The HRCAP module includes the following features:

- Pulse-width capture in either non-high-resolution or high-resolution modes
- Absolute mode pulse-width capture
- Continuous or one-shot capture
- Interrupt on either falling or rising edge
- Continuous mode capture of pulse widths in 4-deep buffer
- Hardware calibration logic for precision high-resolution capture

All of the previous resources are available on any pin using the Input X-BAR.

#### 21.8.1.3 Description

Improvements from the Type 0 HRCAP are:

- Simplified calibration scheme:
  - HRCAP is always functional; never offline to perform calibration
  - Calibration is always running in the background; drastically reduced software overhead to calibrate
- Reduced software overhead to compute fractional bits
- Fractional and integer portions are packed into 32 bits
- All eCAP hardware is accessible when using the HRCAP enhancements. See [Section 21.8.3](#) for practical considerations.
- Usage of the HRCAP is now unified with the eCAP

The HRCAP enhancement has been added to eCAP 6 and eCAP 7 to allow signals to be captured asynchronously to SYSCLK. Each HRCAP submodule includes one capture channel in addition to a hardware calibration block. All eCAP hardware is accessible when using the HRCAP enhancements; however, using the Event Filter or the Input Qualifier is not valid, as these are synchronous to SYSCLK.


Each HRCAP-capable channel has the following independent key resources:

- All hardware of the respective eCAP
- High-resolution calibration logic
- Dedicated calibration interrupt

### 21.8.2 Operational Details

Figure 21-19 shows the various components that implement the high-resolution capture functionality of the eCAP module. Note that existing eCAP resources are reused, which requires that the eCAP module is set up before using the HRCAP enhancements. For simplicity, absolute timestamp measurements are recommended. See Section 21.8.3 for more details.

All HRCAP measurements are relative-time measures, in terms of minimum step size. Calibration hardware as well as software functions, have been provided to convert relative-time measurements to time-converted measurements in terms of seconds. The calibration hardware and software is only required if time-converted measurements are required.



A. The HRCAP submodule is not available on all eCAP modules; in this case, the high-resolution muxes and hardware are not implemented.

Figure 21-19. HRCAP Operations Block Diagram

### 21.8.2.1 HRCAP Clocking

Unlike previous Type-0 HRCAP modules, the Type-1 eCAP, with HRCAP functionality, does not require a second PLL. However, the module still requires both SYSCLK and a second asynchronous clock source called HRCLK. The HRCLK is sensitive to changes in both temperature and voltage. For this reason, when using time-converted measurements, it is required to make periodic continuous calibrations.

### 21.8.2.2 HRCAP Initialization Sequence

Following are the HRCAP initialization sequence steps. When using the HRCAP to take relative-time measurements, only steps 1-5 are required. When using the HRCAP to take time-converted measurements, all steps are required.


1. Enable HRCLK using HRCAP\_enableHighResolutionClock()
2. Delay 1 $\mu$ s
3. Enable HR mode using HRCAP\_enableHighResolution()
4. Delay 1 $\mu$ s
5. Configure the eCAP module as desired, including interrupts
6. Set calibration period using HRCAP\_setCalibrationPeriod()
7. Enable continuous calibration using HRCAP\_setCalibrationMode()
8. Enable interrupts using HRCAP\_enableCalibrationInterrupt()
9. Start calibration using HRCAP\_startCalibration()

### 21.8.2.3 HRCAP Interrupts

The HRCAP enhancements leverage the existing eCAP interrupts (see *Interrupt Control* in the ECAP chapter) in addition to HRCALINT, which is used exclusively by the hardware calibration block. HRCALINT can be triggered by the following conditions:

1. SYSCLKCTR = HRCALIBPERIOD
2. SYSCLKCTR or HRCLKCTR experience an overflow condition

Figure 21-20 shows this logic.



**Figure 21-20. HRCAP Calibration**

### 21.8.2.4 HRCAP Calibration

---

#### Note

For HRCAP calibration to work, the system needs to operate at SYSCLK frequency > 100MHz.

---

The following section applies only to time-converted measurements; calibration for relative-time measurements is not required. All values captured by the HRCAP submodule are in number of HRCLK cycles. The HRCLK speed varies widely with temperature and voltage, thus a scale factor is required to convert the capture value to the SYSCLK domain. For the same reason, periodically recalculate the scale factor. The HRCAP submodule has a calibration block to reduce software overhead when calculating a scale factor between HRCLK and SYSCLK.

The calibration block contains the following key resources:

- **HRSYSCLKCNT:** A 32-bit counter connected to SYSCLK. The counter starts counting when CALIBSTART is set.
- **HRCLKCNT:** A 32-bit counter connected to HRCLK. The counter starts counting when CALIBSTART is set.
- **HRCALIBPERIOD:** Calibration period, calibration is stopped when HRSYSCLKCNT is equal to the value in this register.
- **HRSYSCLKCAP:** On a calibration period match, the value of HRSYSCLKCNT is captured into HRSYSCLKCAP.
- **HRCLKCAP:** On a calibration period match, the value of HRCLKCNT is captured into HRCLKCAP.
- **HRCALINT:** An interrupt that occurs on a calibration period match, or when one of the counter registers experiences an overflow condition.

The calibration logic consists of two free-running counters; one clocked by HRCLK(HRCLKCTR) and one clocked by SYSCLK(HRSYSCLKCTR). When HRSYSCLKCTR is equal to HRCALIBPERIOD, the calibration block captures and resets both counter values, then triggers an interrupt, indicating a new scale factor is ready to be calculated. The scale factor can be found by dividing HRSYSCLKCAP by HRCLKCAP (see [Equation 22](#)). A DriverLib function, HRCAP\_getScaleFactor, has been provided to determine the scale factor. This function can be called inside of the calibration interrupt service routine. If one of the counters experiences overflow, the CALPRDCHKSTS flag is set. The full details of the calibration block are described in [Figure 21-20](#).

$$ScaleFactor = \frac{HRSYSCLKCAP}{HRCLKCAP} \quad (22)$$

---

#### Note

- Even with calibration, noise on the 1.2V VDD supply negatively affects the standard deviation of the HRCAP submodule. Care can be taken to make sure that the 1.2V supply is clean, and that noisy internal events such as enabling and disabling clock trees have been minimized while using the HRCAP submodule.
  - When HRCLK > SYSCLK, calibration stops immaturely to mitigate improper calibration, SYSCLK must be set to at least 100MHz.
-



### 21.8.2.4.1 Applying the Scale Factor

A DriverLib function has been provided to apply the scale factor to a capture value, `HRCAP_getEventTimeStampNanoseconds()`. [Equation 23](#) shows how to convert a raw count to seconds without using the DriverLib function.

$$Measurement(ns) = \frac{RawCount \times scaleFactor}{128} * SysClkPrd(ns) \quad (23)$$

**Table 21-2. Scale Factor**

Parameter	Explanation
RawCount	Capture value as read from ECAP_REGS_CAP1-4
ScaleFactor <sup>(1)</sup>	The Scale factor as calculated from <a href="#">Equation 23</a>
128	Constant determined by the hardware of the HRCAP submodule
SysClkPrd(nS)	Period of the system clock
Measurement(nS)	Signal converted to nS

(1) The scale factor is not automatically applied to captured values. The user is required to apply the scale factor to all captured values as shown in [Equation 23](#).

### 21.8.3 Known Exceptions

In HRCAP mode:

- Enabling and disabling core clocks negatively affects the standard deviation of the HRCAP submodule. Do not enable or disable core clocks while taking measurements.
- TSCTR is not writable; however, TSCTR can be reset using `ECCTL2[CTRFILTRESET]`
- Input synchronization is not applicable when using the HRCAP enhancements, because the HRCAP submodule is asynchronous to SYSCLK.
- The Event Filter functionality is not applicable for HRCAP, which defeats the purpose of HRCAP as the Event Filter's output is synchronous to SYSCLK.
- The best practice is to use absolute time mode for high-resolution mode. If time difference mode is used, it can lead to inaccurate results if the fractional value is not taken into consideration for capture events that have reset the time base counter.
  - Actual Capture Value = (Capture Value) – (fractional value of reference event that reset the counter)
- For high-frequency input signals, the CPU can not be able to cope with the speed of the captures. In such a case, one-shot mode is recommended. This mode allows the device to capture up to four edges before waiting to be serviced when the CPU is ready. This is applicable for the eCAP as well; however, in that case the event filter can be used to reduce the rate of captures.

## 21.9 Software

### 21.9.1 ECAP Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
`C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/ecap`

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 21.9.1.1 eCAP APWM Example - SINGLE\_CORE

FILE: `ecap_ex1_apwm.c`

This program sets up the eCAP module in APWM mode. The PWM waveform will come out on GPIO5. The frequency of PWM is configured to vary between 10Hz and 20Hz using the shadow registers to load the next period/compare values.

#### 21.9.1.2 eCAP Capture PWM Example - SINGLE\_CORE

FILE: `ecap_ex2_capture_pwm.c`

This example configures ePWM3A for:

- Up count mode
- Period starts at 500 and goes up to 8000
- Toggle output on PRD

eCAP1 is configured to capture the time between rising and falling edge of the ePWM3A output.

##### *External Connections*

- eCAP1 is on GPIO16
- ePWM1A is on GPIO4
- Connect GPIO4 to GPIO16.

##### *Watch Variables*

- `ecap1PassCount` - Successful captures.
- `ecap1IntCount` - Interrupt counts.

#### 21.9.1.3 eCAP APWM Phase-shift Example - SINGLE\_CORE

FILE: `ecap_ex3_apwm_phase_shift.c`

This program sets up the eCAP1 and eCAP2 modules in APWM mode to generate the two phase-shifted PWM outputs of same duty and frequency value. The frequency, duty and phase values can be programmed of choice by updating the defined macros. By default 10 KHz frequency, 50% duty and 30% phase shift values are used. eCAP2 output leads the eCAP1 output by 30%. GPIO0 and GPIO1 are used as eCAP1/2 outputs and can be probed using analyzer/CRO to observe the waveforms.

#### 21.9.2 HRCAP Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
`C2000Ware_VERSION#/driverlib/DEVICE_GPN/examples/CORE_IF_MULTICORE/hrcap`

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 21.9.2.1 HRCAP Capture and Calibration Example - SINGLE\_CORE

FILE: `hrcap_ex1_capture.c`

This example configures an ECAP to use HRCAP functionality to capture time between edges on input GPIO2.

##### *External Connections*

The user must provide a signal to GPIO2. XCLKOUT has been configured to an output GPIO and can be externally jumped to serve this purpose. See Sysconfig file for XCLKOUT GPIO selected.

##### *Watch Variables*

- `onTime1`, `onTime2`
- `offTime1`, `offTime2`
- `period1`, `period2`

## 21.10 eCAP Registers

This section describes the Enhanced Capture Registers.

### 21.10.1 ECAP Base Address Table

**Table 21-3. ECAP Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
ECap1Regs	<a href="#">ECAP_REGS</a>	ECAP1_BASE	0x0000_5200	YES	YES	YES	YES	YES	YES
ECap1SignalMonitoringRegs	<a href="#">ECAP_SIGNAL_MONITORING</a>	ECAP1SIGNALMONITORING_BASE	0x0000_5240	YES	YES	YES	YES	YES	YES
ECap2Regs	<a href="#">ECAP_REGS</a>	ECAP2_BASE	0x0000_5300	YES	YES	YES	YES	YES	YES
ECap2SignalMonitoringRegs	<a href="#">ECAP_SIGNAL_MONITORING</a>	ECAP2SIGNALMONITORING_BASE	0x0000_5340	YES	YES	YES	YES	YES	YES
ECap3Regs	<a href="#">ECAP_REGS</a>	ECAP3_BASE	0x0000_5400	YES	YES	YES	YES	YES	YES
ECap3SignalMonitoringRegs	<a href="#">ECAP_SIGNAL_MONITORING</a>	ECAP3SIGNALMONITORING_BASE	0x0000_5440	YES	YES	YES	YES	YES	YES
ECap4Regs	<a href="#">ECAP_REGS</a>	ECAP4_BASE	0x0000_5500	YES	YES	YES	YES	YES	YES
ECap4SignalMonitoringRegs	<a href="#">ECAP_SIGNAL_MONITORING</a>	ECAP4SIGNALMONITORING_BASE	0x0000_5540	YES	YES	YES	YES	YES	YES
ECap5Regs	<a href="#">ECAP_REGS</a>	ECAP5_BASE	0x0000_5600	YES	YES	YES	YES	YES	YES
ECap5SignalMonitoringRegs	<a href="#">ECAP_SIGNAL_MONITORING</a>	ECAP5SIGNALMONITORING_BASE	0x0000_5640	YES	YES	YES	YES	YES	YES
ECap6Regs	<a href="#">ECAP_REGS</a>	ECAP6_BASE	0x0000_5700	YES	YES	YES	YES	YES	YES
ECap6SignalMonitoringRegs	<a href="#">ECAP_SIGNAL_MONITORING</a>	ECAP6SIGNALMONITORING_BASE	0x0000_5740	YES	YES	YES	YES	YES	YES
ECap7Regs	<a href="#">ECAP_REGS</a>	ECAP7_BASE	0x0000_5800	YES	YES	YES	YES	YES	YES
ECap7SignalMonitoringRegs	<a href="#">ECAP_SIGNAL_MONITORING</a>	ECAP7SIGNALMONITORING_BASE	0x0000_5840	YES	YES	YES	YES	YES	YES

### 21.10.2 ECAP\_REGS Registers

Table 21-4 lists the memory-mapped registers for the ECAP\_REGS registers. All register offset addresses not listed in Table 21-4 should be considered as reserved locations and the register contents should not be modified.

**Table 21-4. ECAP\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	TSCTR	Time-Stamp Counter		<a href="#">Go</a>
2h	CTRPHS	Counter Phase Offset Value Register		<a href="#">Go</a>
4h	CAP1	Capture 1 Register		<a href="#">Go</a>
6h	CAP2	Capture 2 Register		<a href="#">Go</a>
8h	CAP3	Capture 3 Register		<a href="#">Go</a>
Ah	CAP4	Capture 4 Register		<a href="#">Go</a>
12h	ECCTL0	Capture Control Register 0	EALLOW	<a href="#">Go</a>
14h	ECCTL1	Capture Control Register 1	EALLOW	<a href="#">Go</a>
15h	ECCTL2	Capture Control Register 2	EALLOW	<a href="#">Go</a>
16h	ECEINT	Capture Interrupt Enable Register	EALLOW	<a href="#">Go</a>
17h	ECFLG	Capture Interrupt Flag Register		<a href="#">Go</a>
18h	ECCLR	Capture Interrupt Clear Register		<a href="#">Go</a>
19h	ECFRC	Capture Interrupt Force Register	EALLOW	<a href="#">Go</a>
1Eh	ECAPSYNCINSEL	SYNC source select register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 21-5 shows the codes that are used for access types in this section.

**Table 21-5. ECAP\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 21.10.2.1 TSCTR Register (Offset = 0h) [Reset = 0000000h]

TSCTR is shown in [Figure 21-21](#) and described in [Table 21-6](#).

Return to the [Summary Table](#).

Time-Stamp Counter

**Figure 21-21. TSCTR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TSCTR																															
R/W-0h																															

**Table 21-6. TSCTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TSCTR	R/W	0h	Active 32-bit counter register that is used as the capture time-base HR mode : 1) This register reads HRCOUNTER value and is not writable 2) can be reset using CTRFILTRRESET 3) Its not synchronized to SYSCLK domain so reads may not be accurate Reset type: SYSRSn

### 21.10.2.2 CTRPHS Register (Offset = 2h) [Reset = 00000000h]

CTRPHS is shown in [Figure 21-22](#) and described in [Table 21-7](#).

Return to the [Summary Table](#).

Counter Phase Offset Value Register

**Figure 21-22. CTRPHS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTRPHS																															
R/W-0h																															

**Table 21-7. CTRPHS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CTRPHS	R/W	0h	Counter phase value register that can be programmed for phase lag/lead. This register CTRPHS is loaded into TSCTR upon either a SYNCI event or S/W force via a control bit. Used to achieve phase control synchronization with respect to other eCAP and EPWM time-bases. This register is not applicable in HR mode. Reset type: SYSRSn

### 21.10.2.3 CAP1 Register (Offset = 4h) [Reset = 00000000h]

CAP1 is shown in [Figure 21-23](#) and described in [Table 21-8](#).

Return to the [Summary Table](#).

Capture 1 Register

**Figure 21-23. CAP1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAP1																															
R/W-0h																															

**Table 21-8. CAP1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CAP1	R/W	0h	This register can be loaded (written) by: <ul style="list-style-type: none"> <li>- Time-Stamp counter value (TSCTR) during a capture event</li> <li>- Software - may be useful for test purposes or initialization</li> <li>- ARPD shadow register (CAP3) when used in APWM mode</li> </ul> Reset type: SYSRSn

### 21.10.2.4 CAP2 Register (Offset = 6h) [Reset = 0000000h]

CAP2 is shown in [Figure 21-24](#) and described in [Table 21-9](#).

Return to the [Summary Table](#).

Capture 2 Register

**Figure 21-24. CAP2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAP2																															
R/W-0h																															

**Table 21-9. CAP2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CAP2	R/W	0h	This register can be loaded (written) by: <ul style="list-style-type: none"> <li>- Time-Stamp ( counter value) during a capture event</li> <li>- Software - may be useful for test purposes</li> <li>- ACMP shadow register (CAP4) when used in APWM mode</li> </ul> Reset type: SYSRSn



### 21.10.2.5 CAP3 Register (Offset = 8h) [Reset = 0000000h]

CAP3 is shown in [Figure 21-25](#) and described in [Table 21-10](#).

Return to the [Summary Table](#).

Capture 3 Register

**Figure 21-25. CAP3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAP3																															
R/W-0h																															

**Table 21-10. CAP3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CAP3	R/W	0h	In CMP mode, this is a time-stamp capture register. In APWM mode, this is the period shadow (APRD) register. You can update the PWM period value through this register. CAP3 (APRD) shadows CAP1 in this mode. Reset type: SYSRSn

### 21.10.2.6 CAP4 Register (Offset = Ah) [Reset = 0000000h]

CAP4 is shown in [Figure 21-26](#) and described in [Table 21-11](#).

Return to the [Summary Table](#).

Capture 4 Register

**Figure 21-26. CAP4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAP4																															
R/W-0h																															

**Table 21-11. CAP4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CAP4	R/W	0h	In CMP mode, this is a time-stamp capture register. In APWM mode, this is the compare shadow (ACMP) register. You can update the PWM compare value via this register. CAP4 (ACMP) shadows CAP2 in this mode. Reset type: SYSRSn

### 21.10.2.7 ECCTL0 Register (Offset = 12h) [Reset = 00000FFh]

ECCTL0 is shown in [Figure 21-27](#) and described in [Table 21-12](#).

Return to the [Summary Table](#).

Capture Control Register 0

**Figure 21-27. ECCTL0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED						SOCEVTSEL	
R-0-0h						R/W-0h	
15	14	13	12	11	10	9	8
QUALPRD				RESERVED			
R/W-0h				R-0-0h			
7	6	5	4	3	2	1	0
INPUTSEL							
R/W-FFh							

**Table 21-12. ECCTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R-0	0h	Reserved
17-16	SOCEVTSEL	R/W	0h	ADC SOC event select Capture Mode: 00b (R/W) = SOC trigger source is CEVT1 01b (R/W) = SOC trigger source is CEVT2 10b (R/W) = SOC trigger source is CEVT3 11b (R/W) = SOC trigger source is CEVT4 APWM Mode: 00b (R/W) = SOC trigger interrupt source is period match 01b (R/W) = SOC trigger interrupt source is compare match 10b (R/W) = SOC trigger interrupt source is period match or compare match 11b (R/W) = Disabled Reset type: CPU1.SYSRSn
15-12	QUALPRD	R/W	0h	Qual period to filter out noise on input signals being monitored, Not applicable for HR mode. 0x0 : Bypass 0x1 : pulses of with 1 cycle or less will be filtered out 0x2 : pulses of with 2 cycles or less will be filtered out .... 0xF : pulses of with 15 cycles or less will be filtered out Reset type: CPU1.SYSRSn
11-8	RESERVED	R-0	0h	Reserved
7-0	INPUTSEL	R/W	FFh	Capture input source select bits 0x0 capture input is ECAPxINPUT[0] 0x1 capture input is ECAPxINPUT[1] 0x2 capture input is ECAPxINPUT[2] ... 0xFF capture input is ECAPxINPUT[256] Reset type: CPU1.SYSRSn

### 21.10.2.8 ECCTL1 Register (Offset = 14h) [Reset = 0000h]

ECCTL1 is shown in [Figure 21-28](#) and described in [Table 21-13](#).

Return to the [Summary Table](#).

Capture Control Register 1

**Figure 21-28. ECCTL1 Register**

15		14		13		12		11		10		9		8	
FREE_SOFT				PRESCALE								CAPLDEN			
R/W-0h				R/W-0h								R/W-0h			
7		6		5		4		3		2		1		0	
CTRRST4		CAP4POL		CTRRST3		CAP3POL		CTRRST2		CAP2POL		CTRRST1		CAP1POL	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 21-13. ECCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	FREE_SOFT	R/W	0h	Emulation Control Reset type: SYSRSn 0h (R/W) = TSCTR counter stops immediately on emulation suspend 1h (R/W) = TSCTR counter runs until = 0 2h (R/W) = TSCTR counter is unaffected by emulation suspend (Run Free) 3h (R/W) = TSCTR counter is unaffected by emulation suspend (Run Free)
13-9	PRESCALE	R/W	0h	Event Filter prescale select Reset type: SYSRSn 0h (R/W) = Divide by 1 (i.e., no prescale, by-pass the prescaler) 1h (R/W) = Divide by 2 2h (R/W) = Divide by 4 3h (R/W) = Divide by 6 4h (R/W) = Divide by 8 5h (R/W) = Divide by 10 1Eh (R/W) = Divide by 60 1Fh (R/W) = Divide by 62
8	CAPLDEN	R/W	0h	Enable Loading of CAP1-4 registers on a capture event. Note that this bit does not disable CEVTn events from being generated. Reset type: SYSRSn 0h (R/W) = Disable CAP1-4 register loads at capture event time. 1h (R/W) = Enable CAP1-4 register loads at capture event time.
7	CTRRST4	R/W	0h	Counter Reset on Capture Event 4 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 4 (absolute time stamp operation) 1h (R/W) = Reset counter after Capture Event 4 time-stamp has been captured (used in difference mode operation)
6	CAP4POL	R/W	0h	Capture Event 4 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 4 triggered on a rising edge (RE) 1h (R/W) = Capture Event 4 triggered on a falling edge (FE)
5	CTRRST3	R/W	0h	Counter Reset on Capture Event 3 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 3 (absolute time stamp) 1h (R/W) = Reset counter after Event 3 time-stamp has been captured (used in difference mode operation)

**Table 21-13. ECCTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	CAP3POL	R/W	0h	Capture Event 3 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 3 triggered on a rising edge (RE) 1h (R/W) = Capture Event 3 triggered on a falling edge (FE)
3	CTRRST2	R/W	0h	Counter Reset on Capture Event 2 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 2 (absolute time stamp) 1h (R/W) = Reset counter after Event 2 time-stamp has been captured (used in difference mode operation)
2	CAP2POL	R/W	0h	Capture Event 2 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 2 triggered on a rising edge (RE) 1h (R/W) = Capture Event 2 triggered on a falling edge (FE)
1	CTRRST1	R/W	0h	Counter Reset on Capture Event 1 Reset type: SYSRSn 0h (R/W) = Do not reset counter on Capture Event 1 (absolute time stamp) 1h (R/W) = Reset counter after Event 1 time-stamp has been captured (used in difference mode operation)
0	CAP1POL	R/W	0h	Capture Event 1 Polarity select Reset type: SYSRSn 0h (R/W) = Capture Event 1 triggered on a rising edge (RE) 1h (R/W) = Capture Event 1 triggered on a falling edge (FE)

### 21.10.2.9 ECCTL2 Register (Offset = 15h) [Reset = 0006h]

ECCTL2 is shown in [Figure 21-29](#) and described in [Table 21-14](#).

Return to the [Summary Table](#).

Capture Control Register 2

**Figure 21-29. ECCTL2 Register**

15	14	13	12	11	10	9	8
MODCNRSTS		DMAEVTSEL		CTRFILTRESE T	APWMPOL	CAP_APWM	SWSYNC
R/W-0h		R/W-0h		R-0/W1C-0h	R/W-0h	R/W-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
SYNCO_SEL		SYNCl_EN	TSTRSTOP	REARM	STOP_WRAP		CONT_ONESH T
R/W-0h		R/W-0h	R/W-0h	R-0/W1S-0h	R/W-3h		R/W-0h

**Table 21-14. ECCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	MODCNRSTS	R/W	0h	This bit field reads current status on modulo counter 00b (R) = CAP1 register gets loaded on next capture event. 01b (R) = CAP2 register gets loaded on next capture event. 10b (R) = CAP3 register gets loaded on next capture event. 11b (R) = CAP4 register gets loaded on next capture event. Reset type: CPU1.SYSRSn
13-12	DMAEVTSEL	R/W	0h	DMA event select Capture Mode: 00b (R/W) = DMA interrupt source is CEVT1 01b (R/W) = DMA interrupt source is CEVT2 10b (R/W) = DMA interrupt source is CEVT3 11b (R/W) = DMA interrupt source is CEVT4 APWM Mode: 00b (R/W) = DMA interrupt source is period match 01b (R/W) = DMA interrupt source is compare match 10b (R/W) = DMA interrupt source is period match or compare match 11b (R/W) = Disabled Reset type: CPU1.SYSRSn
11	CTRFILTRESET	R-0/W1C	0h	Reset Bit 0h (R) = No effect 1h (W) = Resets event filter, counter, modulo counter and CEVT[1,2,3,4] and CNTOVF , HRERROR flags Note: This provides an ability start capture module from known state in case spurious inputs are captured while ECAP is configured. Reset type: CPU1.SYSRSn
10	APWMPOL	R/W	0h	APWM output polarity select. This is applicable only in APWM operating mode. Reset type: SYSRSn 0h (R/W) = Output is active high (Compare value defines high time) 1h (R/W) = Output is active low (Compare value defines low time)

**Table 21-14. ECCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	CAP_APWM	R/W	0h	CAP/APWM operating mode select Reset type: SYSRSn 0h (R/W) = ECAP module operates in capture mode. This mode forces the following configuration: <ul style="list-style-type: none"> <li>- Inhibits TSCTR resets via CTR = PRD event</li> <li>- Inhibits shadow loads on CAP1 and 2 registers</li> <li>- Permits user to enable CAP1-4 register load</li> <li>- CAPx/APWMx pin operates as a capture input</li> </ul> 1h (R/W) = ECAP module operates in APWM mode. This mode forces the following configuration: <ul style="list-style-type: none"> <li>- Resets TSCTR on CTR = PRD event (period boundary)</li> <li>- Permits shadow loading on CAP1 and 2 registers</li> <li>- Disables loading of time-stamps into CAP1-4 registers</li> <li>- CAPx/APWMx pin operates as a APWM output</li> </ul>
8	SWSYNC	R-0/W1S	0h	Software-forced Counter (TSCTR) Synchronizer. This provides the user a method to generate a synchronization pulse through software. In APWM mode, the synchronization pulse can also be sourced from the CTR = PRD event. Reset type: SYSRSn 0h (R/W) = Writing a zero has no effect. Reading always returns a zero 1h (R/W) = Writing a one forces a TSCTR shadow load of current ECAP module and any ECAP modules down-stream providing the SYNCO_SEL bits are 0,0. After writing a 1, this bit returns to a zero.
7-6	SYNCO_SEL	R/W	0h	Sync-Out Select Reset type: SYSRSn 0h (R/W) = sync out signal is SWSYNC 1h (R/W) = Select CTR = PRD event to be the sync-out signal. Note: Selection CTR = PRD is meaningful only in APWM mode 2h (R/W) = Disable sync out signal 3h (R/W) = Disable sync out signal
5	SYNCI_EN	R/W	0h	Counter (TSCTR) Sync-In select mode Reset type: SYSRSn 0h (R/W) = Disable sync-in option 1h (R/W) = Enable counter (TSCTR) to be loaded from CTRPHS register upon either a SYNCI signal or a S/W force event.
4	TSCTRSTOP	R/W	0h	Time Stamp (TSCTR) Counter Stop (freeze) Control Reset type: SYSRSn 0h (R/W) = TSCTR stopped 1h (R/W) = TSCTR free-running
3	REARM	R-0/W1S	0h	Re-Arming Control. Note: The re-arm function is valid in one shot or continuous mode Reset type: SYSRSn 0h (R/W) = Has no effect (reading always returns a 0) 1h (R/W) = Arms the one-shot sequence as follows: <ol style="list-style-type: none"> <li>1) Resets the Mod4 counter to zero</li> <li>2) Unfreezes the Mod4 counter</li> <li>3) Enables capture register loads</li> </ol>

**Table 21-14. ECCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-1	STOP_WRAP	R/W	3h	<p>Stop value for one-shot mode. This is the number (between 1-4) of captures allowed to occur before the CAP(1-4) registers are frozen, that is, capture sequence is stopped.</p> <p>Wrap value for continuous mode. This is the number (between 1-4) of the capture register in which the circular buffer wraps around and starts again.</p> <p>Notes: STOP_WRAP is compared to Mod4 counter and, when equal, 2 actions occur:</p> <ul style="list-style-type: none"> <li>- Mod4 counter is stopped (frozen)</li> <li>- Capture register loads are inhibited</li> </ul> <p>In one-shot mode, further interrupt events are blocked until re-armed.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Stop after Capture Event 1 in one-shot mode            Wrap after Capture Event 1 in continuous mode.</p> <p>1h (R/W) = Stop after Capture Event 2 in one-shot mode            Wrap after Capture Event 2 in continuous mode.</p> <p>2h (R/W) = Stop after Capture Event 3 in one-shot mode            Wrap after Capture Event 3 in continuous mode.</p> <p>3h (R/W) = Stop after Capture Event 4 in one-shot mode            Wrap after Capture Event 4 in continuous mode.</p>
0	CONT_ONESHT	R/W	0h	<p>Continuous or one-shot mode control (applicable only in capture mode)</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Operate in continuous mode            1h (R/W) = Operate in one-Shot mode</p>



### 21.10.2.10 ECEINT Register (Offset = 16h) [Reset = 0000h]

ECEINT is shown in [Figure 21-30](#) and described in [Table 21-15](#).

Return to the [Summary Table](#).

The interrupt enable bits (CEVT1, ...) block any of the selected events from generating an interrupt. Events will still be latched into the flag bit (ECFLG register) and can be forced/cleared via the ECFRC/ECCLR registers. The proper procedure for configuring peripheral modes and interrupts is as follows:

- Disable global interrupts
- Stop eCAP counter
- Disable eCAP interrupts
- Configure peripheral registers
- Clear spurious eCAP interrupt flags
- Enable eCAP interrupts
- Start eCAP counter
- Enable global interrupts

**Figure 21-30. ECEINT Register**

15	14	13	12	11	10	9	8
RESERVED			MUNIT_2_ERR OR_EVT2	MUNIT_2_ERR OR_EVT1	MUNIT_1_ERR OR_EVT2	MUNIT_1_ERR OR_EVT1	RESERVED
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CTR_EQ_CMP	CTR_EQ_PRD	CTROVF	CEVT4	CEVT3	CEVT2	CEVT1	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 21-15. ECEINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	MUNIT_2_ERROR_EVT2	R/W	0h	Monitoring unit 2 error event 2 interrupt enable 0 : Disable Monitoring unit 2 error event 2 interrupt 1 : Enable Monitoring unit 2 error event 2 interrupt Reset type: CPU1.SYSRSn
11	MUNIT_2_ERROR_EVT1	R/W	0h	Monitoring unit 2 error event 2 interrupt enable 0 : Disable Monitoring unit 2 error event 1 interrupt 1 : Enable Monitoring unit 2 error event 1 interrupt Reset type: CPU1.SYSRSn
10	MUNIT_1_ERROR_EVT2	R/W	0h	Monitoring unit 1 error event 1 interrupt enable 0 : Disable Monitoring unit 1 error event 2 interrupt 1 : Enable Monitoring unit 1 error event 2 interrupt Reset type: CPU1.SYSRSn
9	MUNIT_1_ERROR_EVT1	R/W	0h	Monitoring unit 1 error event 1 interrupt enable 0 : Disable Monitoring unit 1 error event 1 interrupt 1 : Enable Monitoring unit 1 error event 1 interrupt Reset type: CPU1.SYSRSn
8	RESERVED	R/W	0h	Reserved
7	CTR_EQ_CMP	R/W	0h	Counter Equal Compare Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Compare Equal as an Interrupt source 1h (R/W) = Enable Compare Equal as an Interrupt source
6	CTR_EQ_PRD	R/W	0h	Counter Equal Period Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Period Equal as an Interrupt source 1h (R/W) = Enable Period Equal as an Interrupt source

**Table 21-15. ECEINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	CTROVF	R/W	0h	Counter Overflow Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disabled counter Overflow as an Interrupt source 1h (R/W) = Enable counter Overflow as an Interrupt source
4	CEVT4	R/W	0h	Capture Event 4 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 4 as an Interrupt source 1h (R/W) = Capture Event 4 Interrupt Enable
3	CEVT3	R/W	0h	Capture Event 3 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 3 as an Interrupt source 1h (R/W) = Enable Capture Event 3 as an Interrupt source
2	CEVT2	R/W	0h	Capture Event 2 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 2 as an Interrupt source 1h (R/W) = Enable Capture Event 2 as an Interrupt source
1	CEVT1	R/W	0h	Capture Event 1 Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disable Capture Event 1 as an Interrupt source 1h (R/W) = Enable Capture Event 1 as an Interrupt source
0	RESERVED	R	0h	Reserved

### 21.10.2.11 ECFLG Register (Offset = 17h) [Reset = 0000h]

ECFLG is shown in [Figure 21-31](#) and described in [Table 21-16](#).

Return to the [Summary Table](#).

Capture Interrupt Flag Register

**Figure 21-31. ECFLG Register**

15		14		13		12		11		10		9		8	
RESERVED				MUNIT_2_ERR OR_EVT2		MUNIT_2_ERR OR_EVT1		MUNIT_1_ERR OR_EVT2		MUNIT_1_ERR OR_EVT1		RESERVED			
R-0h				R-0h		R-0h		R-0h		R-0h		R-0h			
7		6		5		4		3		2		1		0	
CTR_CMP		CTR_PRD		CTROVF		CEVT4		CEVT3		CEVT2		CEVT1		INT	
R-0h		R-0h		R-0h		R-0h		R-0h		R-0h		R-0h		R-0h	

**Table 21-16. ECFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	MUNIT_2_ERROR_EVT2	R	0h	Error event 2 Interrupt Flag from monitoring unit 2 Reset type: SYSRSn
11	MUNIT_2_ERROR_EVT1	R	0h	Error event 2 Interrupt Flag from monitoring unit 2 Reset type: SYSRSn
10	MUNIT_1_ERROR_EVT2	R	0h	Error event 2 Interrupt Flag from monitoring unit 1 Reset type: SYSRSn
9	MUNIT_1_ERROR_EVT1	R	0h	Error event 2 Interrupt Flag from monitoring unit 1 Reset type: SYSRSn
8	RESERVED	R	0h	Reserved
7	CTR_CMP	R	0h	Compare Equal Compare Status Flag. This flag is active only in APWM mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the counter (TSCTR) reached the compare register value (ACMP)
6	CTR_PRD	R	0h	Counter Equal Period Status Flag. This flag is only active in APWM mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the counter (TSCTR) reached the period register value (APRD) and was reset.
5	CTROVF	R	0h	Counter Overflow Status Flag. This flag is active in CAP and APWM mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the counter (TSCTR) has made the transition from FFFFFFFF to 00000000
4	CEVT4	R	0h	Capture Event 4 Status Flag This flag is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the fourth event occurred at ECAPx pin
3	CEVT3	R	0h	Capture Event 3 Status Flag. This flag is active only in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the third event occurred at ECAPx pin.

**Table 21-16. ECFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	CEVT2	R	0h	Capture Event 2 Status Flag. This flag is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the second event occurred at ECAPx pin.
1	CEVT1	R	0h	Capture Event 1 Status Flag. This flag is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates the first event occurred at ECAPx pin.
0	INT	R	0h	Global Interrupt Status Flag Reset type: SYSRSn 0h (R/W) = Indicates no event occurred 1h (R/W) = Indicates that an interrupt was generated.

### 21.10.2.12 ECCLR Register (Offset = 18h) [Reset = 0000h]

ECCLR is shown in [Figure 21-32](#) and described in [Table 21-17](#).

Return to the [Summary Table](#).

Capture Interrupt Clear Register

**Figure 21-32. ECCLR Register**

15		14		13		12		11		10		9		8	
RESERVED				MUNIT_2_ERR OR_EVT2		MUNIT_2_ERR OR_EVT1		MUNIT_1_ERR OR_EVT2		MUNIT_1_ERR OR_EVT1		RESERVED			
R-0h				R-0/W1C-0h		R-0/W1C-0h		R-0/W1C-0h		R-0/W1C-0h		R-0/W1C-0h			
7		6		5		4		3		2		1		0	
CTR_CMP		CTR_PRD		CTROVF		CEVT4		CEVT3		CEVT2		CEVT1		INT	
R-0/W1C-0h		R-0/W1C-0h		R-0/W1C-0h		R-0/W1C-0h		R-0/W1C-0h		R-0/W1C-0h		R-0/W1C-0h		R-0/W1C-0h	

**Table 21-17. ECCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	MUNIT_2_ERROR_EVT2	R-0/W1C	0h	Writing '1' clears MUNIT_2_ERROR_EVT2 interrupt flag Reset type: SYSRSn
11	MUNIT_2_ERROR_EVT1	R-0/W1C	0h	Writing '1' clears MUNIT_2_ERROR_EVT1 interrupt flag Reset type: SYSRSn
10	MUNIT_1_ERROR_EVT2	R-0/W1C	0h	Writing '1' clears MUNIT_1_ERROR_EVT2 interrupt flag Reset type: SYSRSn
9	MUNIT_1_ERROR_EVT1	R-0/W1C	0h	Writing '1' clears MUNIT_1_ERROR_EVT1 interrupt flag Reset type: SYSRSn
8	RESERVED	R-0/W1C	0h	Reserved
7	CTR_CMP	R-0/W1C	0h	Counter Equal Compare Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CTR=COMP flag.
6	CTR_PRD	R-0/W1C	0h	Counter Equal Period Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CTR=PRD flag.
5	CTROVF	R-0/W1C	0h	Counter Overflow Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CTROVF flag.
4	CEVT4	R-0/W1C	0h	Capture Event 4 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT4 flag.
3	CEVT3	R-0/W1C	0h	Capture Event 3 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT3 flag.
2	CEVT2	R-0/W1C	0h	Capture Event 2 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT2 flag.

**Table 21-17. ECCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CEVT1	R-0/W1C	0h	Capture Event 1 Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the CEVT1 flag.
0	INT	R-0/W1C	0h	ECAP Global Interrupt Status Clear Reset type: SYSRSn 0h (R/W) = Writing a 0 has no effect. Always reads back a 0 1h (R/W) = Writing a 1 clears the INT flag and enable further interrupts to be generated if any of the event flags are set to 1

### 21.10.2.13 ECFRC Register (Offset = 19h) [Reset = 0000h]

ECFRC is shown in [Figure 21-33](#) and described in [Table 21-18](#).

Return to the [Summary Table](#).

Capture Interrupt Force Register

**Figure 21-33. ECFRC Register**

15	14	13	12	11	10	9	8
RESERVED			MUNIT_2_ERR OR_EVT2	MUNIT_2_ERR OR_EVT1	MUNIT_1_ERR OR_EVT2	MUNIT_1_ERR OR_EVT1	RESERVED
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
CTR_CMP	CTR_PRD	CTROVF	CEVT4	CEVT3	CEVT2	CEVT1	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h

**Table 21-18. ECFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	MUNIT_2_ERROR_EVT2	R-0/W1S	0h	Writing '1' sets MUNIT_2_ERROR_EVT2 interrupt flag Reset type: SYSRSn
11	MUNIT_2_ERROR_EVT1	R-0/W1S	0h	Writing '1' sets MUNIT_2_ERROR_EVT1 interrupt flag Reset type: SYSRSn
10	MUNIT_1_ERROR_EVT2	R-0/W1S	0h	Writing '1' sets MUNIT_1_ERROR_EVT2 interrupt flag Reset type: SYSRSn
9	MUNIT_1_ERROR_EVT1	R-0/W1S	0h	Writing '1' sets MUNIT_1_ERROR_EVT1 interrupt flag Reset type: SYSRSn
8	RESERVED	R-0/W1S	0h	Reserved
7	CTR_CMP	R-0/W1S	0h	Force Counter Equal Compare Interrupt. This event is only active in APWM mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CTR_CMP flag.
6	CTR_PRD	R-0/W1S	0h	Force Counter Equal Period Interrupt. This event is only active in APWM mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CTR_PRD flag.
5	CTROVF	R-0/W1S	0h	Force Counter Overflow Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 to this bit sets the CTROVF flag.
4	CEVT4	R-0/W1S	0h	Force Capture Event 4. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CEVT4 flag.
3	CEVT3	R-0/W1S	0h	Force Capture Event 3. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CEVT3 flag.
2	CEVT2	R-0/W1S	0h	Force Capture Event 2. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Writing a 1 sets the CEVT2 flag.

**Table 21-18. ECFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CEVT1	R-0/W1S	0h	Force Capture Event 1. This event is only active in CAP mode. Reset type: SYSRSn 0h (R/W) = No effect. Always reads back a 0. 1h (R/W) = Sets the CEVT1 flag.
0	RESERVED	R	0h	Reserved



### 21.10.2.14 ECAPSYNCINSEL Register (Offset = 1Eh) [Reset = 0000001h]

ECAPSYNCINSEL is shown in [Figure 21-34](#) and described in [Table 21-19](#).

Return to the [Summary Table](#).

SYNC source select register

**Figure 21-34. ECAPSYNCINSEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														SEL																	
R-0h														R/W-1h																	

**Table 21-19. ECAPSYNCINSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R	0h	Reserved
6-0	SEL	R/W	1h	These bits determines the source of SYNCIN signal. 0x0 : Disabled using SOC tieoff. 0x7F : Refer to SOC spec for details. Reset type: SYSRSn

### 21.10.3 ECAP\_SIGNAL\_MONITORING Registers

Table 21-20 lists the memory-mapped registers for the ECAP\_SIGNAL\_MONITORING registers. All register offset addresses not listed in Table 21-20 should be considered as reserved locations and the register contents should not be modified.

**Table 21-20. ECAP\_SIGNAL\_MONITORING Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MUNIT_COMMON_CTL	Control registers for monitoring unit {#}	EALLOW	<a href="#">Go</a>
20h	MUNIT_1_CTL	Control registers for monitoring unit 1	EALLOW	<a href="#">Go</a>
22h	MUNIT_1_SHADOW_CTL	Shadow control registers for monitoring unit 1	EALLOW	<a href="#">Go</a>
28h	MUNIT_1_MIN	Min value for monitoring unit 1		<a href="#">Go</a>
2Ah	MUNIT_1_MAX	Max value for monitoring unit 1		<a href="#">Go</a>
2Ch	MUNIT_1_MIN_SHADOW	Shadow register for Min value of monitoring unit 1		<a href="#">Go</a>
2Eh	MUNIT_1_MAX_SHADOW	Shadow register for Max value of monitoring unit 1		<a href="#">Go</a>
30h	MUNIT_1_DEBUG_RANGE_MIN	Observed Min value of check being enabled on monitoring unit 1		<a href="#">Go</a>
32h	MUNIT_1_DEBUG_RANGE_MAX	Observed Max value of check being enabled on monitoring unit 1		<a href="#">Go</a>
40h	MUNIT_2_CTL	Control registers for monitoring unit 2	EALLOW	<a href="#">Go</a>
42h	MUNIT_2_SHADOW_CTL	Shadow control registers for monitoring unit 2	EALLOW	<a href="#">Go</a>
48h	MUNIT_2_MIN	Min value for monitoring unit 2		<a href="#">Go</a>
4Ah	MUNIT_2_MAX	Max value for monitoring unit 2		<a href="#">Go</a>
4Ch	MUNIT_2_MIN_SHADOW	Shadow register for Min value of monitoring unit 2		<a href="#">Go</a>
4Eh	MUNIT_2_MAX_SHADOW	Shadow register for Max value of monitoring unit 2		<a href="#">Go</a>
50h	MUNIT_2_DEBUG_RANGE_MIN	Observed Min value of check being enabled on monitoring unit 2		<a href="#">Go</a>
52h	MUNIT_2_DEBUG_RANGE_MAX	Observed Max value of check being enabled on monitoring unit 2		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 21-21 shows the codes that are used for access types in this section.

**Table 21-21. ECAP\_SIGNAL\_MONITORING Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		

**Table 21-21. ECAP\_SIGNAL\_MONITORING Access Type Codes (continued)**

Access Type	Code	Description
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 21.10.3.1 MUNIT\_COMMON\_CTL Register (Offset = 0h) [Reset = 0000000h]

MUNIT\_COMMON\_CTL is shown in [Figure 21-35](#) and described in [Table 21-22](#).

Return to the [Summary Table](#).

Control registers for monitoring unit {#}

**Figure 21-35. MUNIT\_COMMON\_CTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	GLDSTRBSEL						
R-0-0h	R/W-0h						
7	6	5	4	3	2	1	0
RESERVED	TRIPSEL						
R-0-0h	R/W-0h						

**Table 21-22. MUNIT\_COMMON\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15	RESERVED	R-0	0h	Reserved
14-8	GLDSTRBSEL	R/W	0h	Global load strobe select to enable shadow to active loading 0x0 : Disabled with SOC level tieoff. 0x1 to 0x7F : Global load strobe from SOC level including ETPWM global load strobes. Reset type: CPU1.SYSRSn
7	RESERVED	R-0	0h	Reserved
6-0	TRIPSEL	R/W	0h	Trip signal select to disable and enable signal monitoring automatically 0x0 : Disabled, Trip signals does not affect signal monitoring, achieved with SOC level tieoff. 0x1 to 0x7F : Signal monitoring is disabled when selected signal is high and enabled when it is low Reset type: CPU1.SYSRSn

### 21.10.3.2 MUNIT\_1\_CTL Register (Offset = 20h) [Reset = 0000000h]

MUNIT\_1\_CTL is shown in [Figure 21-36](#) and described in [Table 21-23](#).

Return to the [Summary Table](#).

Control registers for monitoring unit 1

**Figure 21-36. MUNIT\_1\_CTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED				MON_SEL			
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
RESERVED					DISABLE_EARLY_MAX_ERR	DEBUG_RANGE_EN	EN
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 21-23. MUNIT\_1\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-12	RESERVED	R-0	0h	Reserved
11-8	MON_SEL	R/W	0h	Type of monitoring 0 : High Pulse width 1 : Low Pulse width 2 : Period width from Rise to Rise 3 : Period width from fall to fall 4 : Monitor rise edge 5 : Monitor fall edge 6-15 : Reserved (High Pulse width) Reset type: CPU1.SYSRSn
7-3	RESERVED	R-0	0h	Reserved
2	DISABLE_EARLY_MAX_ERR	R/W	0h	Disable early max error check 0 : Max error is generated as soon as pulse width is greater than specified max value 1 : Max error is generated when second event has occurred Reset type: CPU1.SYSRSn
1	DEBUG_RANGE_EN	R/W	0h	Debug mode enable. 0 : Debug mode is disabled. 1 : Debug mode of monitoring unit 1 is enabled to obtain the variation seen in the system for debug purpose. Range is captured in MUNIT_1_DEBUG_RANGE_MIN and MUNIT_1_DEBUG_RANGE_MAX registers Toggle DEBUG_RANGE_EN to restart this process, this will initialize MUNIT_1_DEBUG_RANGE_MIN and MUNIT_1_DEBUG_RANGE_MAX registers. Reset type: CPU1.SYSRSn
0	EN	R/W	0h	0 : Monitoring unit 1 is disabled 1 : Monitoring unit 1 is enabled Reset type: CPU1.SYSRSn

### 21.10.3.3 MUNIT\_1\_SHADOW\_CTL Register (Offset = 22h) [Reset = 0000000h]

MUNIT\_1\_SHADOW\_CTL is shown in [Figure 21-37](#) and described in [Table 21-24](#).

Return to the [Summary Table](#).

Shadow control registers for monitoring unit 1

**Figure 21-37. MUNIT\_1\_SHADOW\_CTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					LOADMODE	SWSYNC	SYNCI_EN
R-0-0h					R/W-0h	R-0/W1S-0h	R/W-0h

**Table 21-24. MUNIT\_1\_SHADOW\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	LOADMODE	R/W	0h	Load mode 0 : Active registers are loaded with shadow on next sync event 1 : Active registers are loaded with shadow on EPWMx.GLDLCSTRB event Reset type: CPU1.SYSRSn
1	SWSYNC	R-0/W1S	0h	Copies Min and Max values from shadow to active registers immediately if MUNIT_1_SHADOW_CTL.SYNCI_EN is set. Reset type: CPU1.SYSRSn
0	SYNCI_EN	R/W	0h	Shadow Enable 0 : Disabled 1 : Enabled Reset type: CPU1.SYSRSn

### 21.10.3.4 MUNIT\_1\_MIN Register (Offset = 28h) [Reset = 0000000h]

MUNIT\_1\_MIN is shown in [Figure 21-38](#) and described in [Table 21-25](#).

Return to the [Summary Table](#).

Min value for monitoring unit 1

**Figure 21-38. MUNIT\_1\_MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MIN_VALUE																															
R/W-0h																															

**Table 21-25. MUNIT\_1\_MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MIN_VALUE	R/W	0h	Minimum value for monitoring Reset type: CPU1.SYSRSn

### 21.10.3.5 MUNIT\_1\_MAX Register (Offset = 2Ah) [Reset = 0000000h]

MUNIT\_1\_MAX is shown in [Figure 21-39](#) and described in [Table 21-26](#).

Return to the [Summary Table](#).

Max value for monitoring unit 1

**Figure 21-39. MUNIT\_1\_MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_VALUE																															
R/W-0h																															

**Table 21-26. MUNIT\_1\_MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MAX_VALUE	R/W	0h	Maximum value for monitoring Reset type: CPU1.SYSRSn



### 21.10.3.6 MUNIT\_1\_MIN\_SHADOW Register (Offset = 2Ch) [Reset = 0000000h]

MUNIT\_1\_MIN\_SHADOW is shown in [Figure 21-40](#) and described in [Table 21-27](#).

Return to the [Summary Table](#).

Shadow register for Min value of monitoring unit 1

**Figure 21-40. MUNIT\_1\_MIN\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MIN_VALUE_SHADOW																															
R/W-0h																															

**Table 21-27. MUNIT\_1\_MIN\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MIN_VALUE_SHADOW	R/W	0h	Shadow minimum value for monitoring. Shadow value is loaded to active register on Sync event or global load strobe. Reset type: CPU1.SYSRSn

### 21.10.3.7 MUNIT\_1\_MAX\_SHADOW Register (Offset = 2Eh) [Reset = 0000000h]

MUNIT\_1\_MAX\_SHADOW is shown in [Figure 21-41](#) and described in [Table 21-28](#).

Return to the [Summary Table](#).

Shadow register for Max value of monitoring unit 1

**Figure 21-41. MUNIT\_1\_MAX\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_VALUE_SHADOW																															
R/W-0h																															

**Table 21-28. MUNIT\_1\_MAX\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MAX_VALUE_SHADOW	R/W	0h	Shadow maximum value for monitoring. Shadow value is loaded to active register on Sync event or global load strobe. Reset type: CPU1.SYSRSn

### 21.10.3.8 MUNIT\_1\_DEBUG\_RANGE\_MIN Register (Offset = 30h) [Reset = FFFFFFFFh]

MUNIT\_1\_DEBUG\_RANGE\_MIN is shown in [Figure 21-42](#) and described in [Table 21-29](#).

Return to the [Summary Table](#).

Observed Min value of check being enabled on minotoring unit 1

**Figure 21-42. MUNIT\_1\_DEBUG\_RANGE\_MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MIN_VALUE																															
R-FFFFFFFh																															

**Table 21-29. MUNIT\_1\_DEBUG\_RANGE\_MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MIN_VALUE	R	FFFFFFFh	Observed Min value of check being enabled on minotoring unit 1. Is updated when MUNIT_1_CTL.DEBUG_RANGE_EN is set to '1' Reset type: CPU1.SYSRSn

### 21.10.3.9 MUNIT\_1\_DEBUG\_RANGE\_MAX Register (Offset = 32h) [Reset = 00000000h]

MUNIT\_1\_DEBUG\_RANGE\_MAX is shown in [Figure 21-43](#) and described in [Table 21-30](#).

Return to the [Summary Table](#).

Observed Max value of check being enabled on minotoring unit 1

**Figure 21-43. MUNIT\_1\_DEBUG\_RANGE\_MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_VALUE																															
R-0h																															

**Table 21-30. MUNIT\_1\_DEBUG\_RANGE\_MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MAX_VALUE	R	0h	Observed Min value of check being enabled on minotoring unit 1. Is updated when MUNIT_1_CTL.DEBUG_RANGE_EN is set to '1' Reset type: CPU1.SYSRSn

**21.10.3.10 MUNIT\_2\_CTL Register (Offset = 40h) [Reset = 0000000h]**

 MUNIT\_2\_CTL is shown in [Figure 21-44](#) and described in [Table 21-31](#).

 Return to the [Summary Table](#).

Control registers for monitoring unit 2

**Figure 21-44. MUNIT\_2\_CTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED				MON_SEL			
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
RESERVED					DISABLE_EARLY_MAX_ERR	DEBUG_RANGE_EN	EN
R-0-0h					R/W-0h	R/W-0h	R/W-0h

**Table 21-31. MUNIT\_2\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-12	RESERVED	R-0	0h	Reserved
11-8	MON_SEL	R/W	0h	Type of monitoring 0 : High Pulse width 1 : Low Pulse width 2 : Period width from Rise to Rise 3 : Period width from fall to fall 4 : Monitor rise edge 5 : Monitor fall edge 6-15 : Reserved (High Pulse width) Reset type: CPU1.SYSRSn
7-3	RESERVED	R-0	0h	Reserved
2	DISABLE_EARLY_MAX_ERR	R/W	0h	Disable early max error check 0 : Max error is generated as soon as pulse width is greater than specified max value 1 : Max error is generated when second event has occurred Reset type: CPU1.SYSRSn
1	DEBUG_RANGE_EN	R/W	0h	Debug mode enable. 0 : Debug mode is disabled. 1 : Debug mode of monitoring unit 2 is enabled to obtain the variation seen in the system for debug purpose. Range is captured in MUNIT_2_DEBUG_RANGE_MIN and MUNIT_2_DEBUG_RANGE_MAX registers Toggle DEBUG_RANGE_EN to restart this process, this will initialize MUNIT_2_DEBUG_RANGE_MIN and MUNIT_2_DEBUG_RANGE_MAX registers. Reset type: CPU1.SYSRSn
0	EN	R/W	0h	0 : Monitoring unit 2 is disabled 1 : Monitoring unit 2 is enabled Reset type: CPU1.SYSRSn

### 21.10.3.11 MUNIT\_2\_SHADOW\_CTL Register (Offset = 42h) [Reset = 0000000h]

MUNIT\_2\_SHADOW\_CTL is shown in [Figure 21-45](#) and described in [Table 21-32](#).

Return to the [Summary Table](#).

Shadow control registers for monitoring unit 2

**Figure 21-45. MUNIT\_2\_SHADOW\_CTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					LOADMODE	SWSYNC	SYNCI_EN
R-0-0h					R/W-0h	R-0/W1S-0h	R/W-0h

**Table 21-32. MUNIT\_2\_SHADOW\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	LOADMODE	R/W	0h	Load mode 0 : Active registers are loaded with shadow on next sync event 1 : Active registers are loaded with shadow on EPWMx.GLDLCSTRB event Reset type: CPU1.SYSRSn
1	SWSYNC	R-0/W1S	0h	Copies Min and Max values from shadow to active registers immediately if MUNIT_2_SHADOW_CTL.SYNCI_EN is set. Reset type: CPU1.SYSRSn
0	SYNCI_EN	R/W	0h	Shadow Enable 0 : Disabled 1 : Enabled Reset type: CPU1.SYSRSn

### 21.10.3.12 MUNIT\_2\_MIN Register (Offset = 48h) [Reset = 0000000h]

MUNIT\_2\_MIN is shown in [Figure 21-46](#) and described in [Table 21-33](#).

Return to the [Summary Table](#).

Min value for monitoring unit 2

**Figure 21-46. MUNIT\_2\_MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MIN_VALUE																															
R/W-0h																															

**Table 21-33. MUNIT\_2\_MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MIN_VALUE	R/W	0h	Minimum value for monitoring Reset type: CPU1.SYSRSn

### 21.10.3.13 MUNIT\_2\_MAX Register (Offset = 4Ah) [Reset = 0000000h]

MUNIT\_2\_MAX is shown in [Figure 21-47](#) and described in [Table 21-34](#).

Return to the [Summary Table](#).

Max value for monitoring unit 2

**Figure 21-47. MUNIT\_2\_MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_VALUE																															
R/W-0h																															

**Table 21-34. MUNIT\_2\_MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MAX_VALUE	R/W	0h	Maximum value for monitoring Reset type: CPU1.SYSRSn



### 21.10.3.14 MUNIT\_2\_MIN\_SHADOW Register (Offset = 4Ch) [Reset = 0000000h]

MUNIT\_2\_MIN\_SHADOW is shown in [Figure 21-48](#) and described in [Table 21-35](#).

Return to the [Summary Table](#).

Shadow register for Min value of monitoring unit 2

**Figure 21-48. MUNIT\_2\_MIN\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MIN_VALUE_SHADOW																															
R/W-0h																															

**Table 21-35. MUNIT\_2\_MIN\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MIN_VALUE_SHADOW	R/W	0h	Shadow minimum value for monitoring. Shadow value is loaded to active register on Sync event or global load strobe. Reset type: CPU1.SYSRSn

**21.10.3.15 MUNIT\_2\_MAX\_SHADOW Register (Offset = 4Eh) [Reset = 0000000h]**

MUNIT\_2\_MAX\_SHADOW is shown in [Figure 21-49](#) and described in [Table 21-36](#).

Return to the [Summary Table](#).

Shadow register for Max value of monitoring unit 2

**Figure 21-49. MUNIT\_2\_MAX\_SHADOW Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_VALUE_SHADOW																															
R/W-0h																															

**Table 21-36. MUNIT\_2\_MAX\_SHADOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MAX_VALUE_SHADOW	R/W	0h	Shadow maximum value for monitoring. Shadow value is loaded to active register on Sync event or global load strobe. Reset type: CPU1.SYSRSn

### 21.10.3.16 MUNIT\_2\_DEBUG\_RANGE\_MIN Register (Offset = 50h) [Reset = FFFFFFFFh]

MUNIT\_2\_DEBUG\_RANGE\_MIN is shown in [Figure 21-50](#) and described in [Table 21-37](#).

Return to the [Summary Table](#).

Observed Min value of check being enabled on minotoring unit 2

**Figure 21-50. MUNIT\_2\_DEBUG\_RANGE\_MIN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MIN_VALUE																															
R-FFFFFFFh																															

**Table 21-37. MUNIT\_2\_DEBUG\_RANGE\_MIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MIN_VALUE	R	FFFFFFFh	Observed Min value of check being enabled on minotoring unit 2. Is updated when MUNIT_2_CTL.DEBUG_RANGE_EN is set to '1' Reset type: CPU1.SYSRSn

### 21.10.3.17 MUNIT\_2\_DEBUG\_RANGE\_MAX Register (Offset = 52h) [Reset = 0000000h]

MUNIT\_2\_DEBUG\_RANGE\_MAX is shown in [Figure 21-51](#) and described in [Table 21-38](#).

Return to the [Summary Table](#).

Observed Max value of check being enabled on minotoring unit 2

**Figure 21-51. MUNIT\_2\_DEBUG\_RANGE\_MAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_VALUE																															
R-0h																															

**Table 21-38. MUNIT\_2\_DEBUG\_RANGE\_MAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MAX_VALUE	R	0h	Observed Min value of check being enabled on minotoring unit 2. Is updated when MUNIT_2_CTL.DEBUG_RANGE_EN is set to '1' Reset type: CPU1.SYSRSn

### 21.10.4 ECAP Registers to Driverlib Functions

**Table 21-39. ECAP Registers to Driverlib Functions**

File	Driverlib Function
<b>TSCTR</b>	
ecap.h	ECAP_getTimeBaseCounter
<b>CTRPHS</b>	
ecap.h	ECAP_setPhaseShiftCount
<b>CAP1</b>	
ecap.h	ECAP_setAPWMPeriod
ecap.h	ECAP_getEventTimeStamp
<b>CAP2</b>	
ecap.h	ECAP_setAPWMCompare
ecap.h	ECAP_getEventTimeStamp
<b>CAP3</b>	
ecap.h	ECAP_setAPWMShadowPeriod
ecap.h	ECAP_getEventTimeStamp
<b>CAP4</b>	
ecap.h	ECAP_setAPWMShadowCompare
ecap.h	ECAP_getEventTimeStamp
<b>ECCTL0</b>	
ecap.h	ECAP_selectECAPInput
ecap.h	ECAP_selectQualPeriod
ecap.h	ECAP_setSOCTriggerSource
<b>ECCTL1</b>	
ecap.c	ECAP_setEmulationMode
ecap.h	ECAP_setEventPrescaler
ecap.h	ECAP_setEventPolarity
ecap.h	ECAP_enableCounterResetOnEvent
ecap.h	ECAP_disableCounterResetOnEvent
ecap.h	ECAP_enableTimeStampCapture
ecap.h	ECAP_disableTimeStampCapture

**Table 21-39. ECAP Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ECCTL2</b>	
ecap.h	ECAP_setCaptureMode
ecap.h	ECAP_reArm
ecap.h	ECAP_enableCaptureMode
ecap.h	ECAP_enableAPWMMode
ecap.h	ECAP_enableLoadCounter
ecap.h	ECAP_disableLoadCounter
ecap.h	ECAP_loadCounter
ecap.h	ECAP_setSyncOutMode
ecap.h	ECAP_stopCounter
ecap.h	ECAP_startCounter
ecap.h	ECAP_setAPWMPolarity
ecap.h	ECAP_resetCounters
ecap.h	ECAP_setDMASource
ecap.h	ECAP_getModuloCounterStatus
<b>ECEINT</b>	
ecap.h	ECAP_enableInterrupt
ecap.h	ECAP_disableInterrupt
<b>ECFLG</b>	
ecap.h	ECAP_getInterruptSource
ecap.h	ECAP_getGlobalInterruptStatus
<b>ECCLR</b>	
ecap.h	ECAP_clearInterrupt
ecap.h	ECAP_clearGlobalInterrupt
<b>ECFRC</b>	
ecap.h	ECAP_forceInterrupt
<b>SYNCINSEL</b>	
ecap.h	ECAP_setSyncInPulseSource
<b>MUNIT_COMMON_CTL</b>	
ecap.h	ECAP_selectTripSignal
ecap.h	ECAP_selectGlobalLoadStrobe
<b>MUNIT_1_CTL</b>	
ecap.h	ECAP_enableSignalMonitoringUnit
ecap.h	ECAP_disableSignalMonitoringUnit
ecap.h	ECAP_enableDebugRange
ecap.h	ECAP_disableDebugRange
ecap.h	ECAP_setupEarlyMaxErrorCheck
ecap.h	ECAP_selectMonitoringType
<b>MUNIT_1_SHADOW_CTL</b>	
ecap.h	ECAP_enableShadowMinMaxRegisters
ecap.h	ECAP_disableShadowMinMaxRegisters
ecap.h	ECAP_enableSoftwareSync
ecap.h	ECAP_selectShadowLoadMode
<b>MUNIT_1_MIN</b>	
ecap.h	ECAP_configureMinValue

**Table 21-39. ECAP Registers to Driverlib Functions (continued)**

File	Driverlib Function
ecap.h	ECAP_configureShadowMinValue
<b>MUNIT_1_MAX</b>	
ecap.h	ECAP_configureMaxValue
ecap.h	ECAP_configureShadowMaxValue
<b>MUNIT_1_MIN_SHADOW</b>	
ecap.h	ECAP_configureShadowMinValue
<b>MUNIT_1_MAX_SHADOW</b>	
ecap.h	ECAP_configureShadowMaxValue
<b>MUNIT_1_DEBUG_RANGE_MIN</b>	
ecap.h	ECAP_observedMinValue
<b>MUNIT_1_DEBUG_RANGE_MAX</b>	
ecap.h	ECAP_observedMaxValue
<b>MUNIT_2_CTL</b>	
-	
<b>MUNIT_2_SHADOW_CTL</b>	
-	
<b>MUNIT_2_MIN</b>	
-	
<b>MUNIT_2_MAX</b>	
-	
<b>MUNIT_2_MIN_SHADOW</b>	
-	
<b>MUNIT_2_MAX_SHADOW</b>	
-	
<b>MUNIT_2_DEBUG_RANGE_MIN</b>	
-	
<b>MUNIT_2_DEBUG_RANGE_MAX</b>	
-	

## 21.11 HRCAP Registers

This section describes the High-Resolution Capture Registers.

### 21.11.1 HRCAP Base Address Table

**Table 21-40. HRCAP Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
HRCap6Regs	<a href="#">HRCAP_REGS</a>	HRCAP6_BAS E	0x0000_5720	YES	YES	YES	YES	YES	YES
HRCap7Regs	<a href="#">HRCAP_REGS</a>	HRCAP7_BAS E	0x0000_5820	YES	YES	YES	YES	YES	YES

### 21.11.2 HRCAP\_REGS Registers

Table 21-41 lists the memory-mapped registers for the HRCAP\_REGS registers. All register offset addresses not listed in Table 21-41 should be considered as reserved locations and the register contents should not be modified.

**Table 21-41. HRCAP\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	HRCTL	High-Res Control Register	EALLOW	<a href="#">Go</a>
4h	HRINTEN	High-Res Calibration Interrupt Enable Register	EALLOW	<a href="#">Go</a>
6h	HRFLG	High-Res Calibration Interrupt Flag Register		<a href="#">Go</a>
8h	HRCLR	High-Res Calibration Interrupt Clear Register		<a href="#">Go</a>
Ah	HRFRC	High-Res Calibration Interrupt Force Register	EALLOW	<a href="#">Go</a>
Ch	HRCALPRD	High-Res Calibration Period Register	EALLOW	<a href="#">Go</a>
Eh	HRSYSCLKCTR	High-Res Calibration SYSCLK Counter Register		<a href="#">Go</a>
10h	HRSYSCLKCAP	High-Res Calibration SYSCLK Capture Register		<a href="#">Go</a>
12h	HRCLKCTR	High-Res Calibration HRCLK Counter Register		<a href="#">Go</a>
14h	HRCLKCAP	High-Res Calibration HRCLK Capture Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 21-42 shows the codes that are used for access types in this section.

**Table 21-42. HRCAP\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value



### 21.11.2.1 HRCTL Register (Offset = 0h) [Reset = 0000000h]

HRCTL is shown in [Figure 21-52](#) and described in [Table 21-43](#).

Return to the [Summary Table](#).

High-Res Control Register

**Figure 21-52. HRCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R/W-0h							
23	22	21	20	19	18	17	16
RESERVED							
R/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED		CALIBCONT	CALIBSTS	CALIBSTART	PRDSEL	HRCLKE	HRE
R/W-0h		R/W-0h	R-0h	R-0/W1S-0h	R/W-0h	R/W-0h	R/W-0h

**Table 21-43. HRCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R/W	0h	Reserved
5	CALIBCONT	R/W	0h	Continuous mode Calibration Select Bit: 0 Continuous mode disabled. 1 Continuous mode enabled. Calibration automatically restarts at end of current calibration cycle. Reset type: CPU1.SYSRSn
4	CALIBSTS	R	0h	Calibration status Bit: 0 No active calibration cycle 1 Calibration cycle in progress Reset type: CPU1.SYSRSn
3	CALIBSTART	R-0/W1S	0h	Calibration start Bit: 0 No effect 1 Starts the calibration cycle Reset type: CPU1.SYSRSn
2	PRDSEL	R/W	0h	Calibration Period Match Select Bit: 0 Use SYSCLK Counter For Period Match (default at reset) 1 Reserved Reset type: CPU1.SYSRSn
1	HRCLKE	R/W	0h	High Resolution Clock Enable Bit: 0 High resolution clock disabled (default at reset) 1 High resolution clock enabled. The clock should be enabled before enabling the high res function via the HRE bit. Reset type: CPU1.SYSRSn

**Table 21-43. HRCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	HRE	R/W	0h	High Resolution Enable Bit: 0 High resolution mode disabled (default at reset) 1 High resolution mode enabled. Enabling this mode will connect the capture registers and edge event modes of the ECAP to be accessed by the High Res function. Note: The High Res clock needs to be enabled (using the HRCLKE bit) first before enabling the module. Allow a certain start up stabilization period before enabling the module. Reset type: CPU1.SYSRSn

### 21.11.2.2 HRINTEN Register (Offset = 4h) [Reset = 0000000h]

HRINTEN is shown in [Figure 21-53](#) and described in [Table 21-44](#).

Return to the [Summary Table](#).

High-Res Calibration Interrupt Enable Register

**Figure 21-53. HRINTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					CALPRDCHKSTS	CALIBDONE	RESERVED
R-0-0h					R/W-0h	R/W-0h	R-0-0h

**Table 21-44. HRINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	CALPRDCHKSTS	R/W	0h	Calibration Period Check status Interrupt Enable: 0 Disable Calibration Period Check interrupt status 1 Enable Calibration Period Check interrupt status Reset type: CPU1.SYSRSn
1	CALIBDONE	R/W	0h	Calibration done Interrupt Enable: 0 Disable Calibration done Interrupt 1 Enable Calibration done Interrupt Reset type: CPU1.SYSRSn
0	RESERVED	R-0	0h	Reserved

### 21.11.2.3 HRFLG Register (Offset = 6h) [Reset = 0000000h]

HRFLG is shown in [Figure 21-54](#) and described in [Table 21-45](#).

Return to the [Summary Table](#).

High-Res Calibration Interrupt Flag Register

**Figure 21-54. HRFLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					CALPRDCHKSTS	CALIBDONE	CALIBINT
R-0-0h					R-0h	R-0h	R-0h

**Table 21-45. HRFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	CALPRDCHKSTS	R	0h	Calibration period check status Flag Bit: 1 Indicates that calibration ended before PRDCHK due to overflow on one of the counters. 0 Indicates no event occurred. Note: This bit remains latched until cleared by the user using the HRCLR [CALPRDCHKSTS] bit. Reset type: CPU1.SYSRSn
1	CALIBDONE	R	0h	Calibration Done Interrupt Flag Bit: 1 Indicates calibration cycle is completed 0 Indicates calibration cycle has not completed. Note: This bit remains latched until cleared by the user using the HRCLR [CALIBDONE] bit. Reset type: CPU1.SYSRSn
0	CALIBINT	R	0h	Global calibration Interrupt Status Flag: 1 Indicates that an interrupt was generated from CALIBDONE or CALPRDCHKSTS. 0 Indicates no interrupt generated. Reset type: CPU1.SYSRSn

### 21.11.2.4 HRCLR Register (Offset = 8h) [Reset = 0000000h]

HRCLR is shown in [Figure 21-55](#) and described in [Table 21-46](#).

Return to the [Summary Table](#).

High-Res Calibration Interrupt Clear Register

**Figure 21-55. HRCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					CALPRDCHKSTS	CALIBDONE	CALIBINT
R-0-0h					R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h

**Table 21-46. HRCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	CALPRDCHKSTS	R-0/W1C	0h	Clear Calibration period check status Flag Bit: 1 Clears the CALPRDCHKSTS flag register bit. 0 No effect. Note: H/W has priority over CPU writes if the user tries to clear a flag bit and an event occurs on the same cycle that tries to set the flag for the selected bit. Reset type: CPU1.SYSRSn
1	CALIBDONE	R-0/W1C	0h	Clear Calibration Done Interrupt Flag Bit: 1 Clears the CALIBDONE interrupt flag register bit. 0 No effect. Note: H/W has priority over CPU writes if the user tries to clear a flag bit and an event occurs on the same cycle that tries to set the flag for the selected bit. Reset type: CPU1.SYSRSn
0	CALIBINT	R-0/W1C	0h	Clear Global calibration Interrupt Flag 1 Clears the Global interrupt flag and enables further interrupts to be generated if any of the event flags are set. 0 No effect. Reset type: CPU1.SYSRSn

### 21.11.2.5 HRFRC Register (Offset = Ah) [Reset = 0000000h]

HRFRC is shown in [Figure 21-56](#) and described in [Table 21-47](#).

Return to the [Summary Table](#).

High-Res Calibration Interrupt Force Register

**Figure 21-56. HRFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					CALPRDCHKSTS	CALIBDONE	RESERVED
R-0-0h					R-0/W1S-0h	R-0/W1S-0h	R-0-0h

**Table 21-47. HRFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2	CALPRDCHKSTS	R-0/W1S	0h	Force CALPRDCHKSTS flag: 0 No effect 1 Sets the CALPRDCHKSTS flag. Reset type: CPU1.SYSRSn
1	CALIBDONE	R-0/W1S	0h	Force CALIBDONE flag: 0 No effect 1 Sets the CALIBDONE flag. Reset type: CPU1.SYSRSn
0	RESERVED	R-0	0h	Reserved

### 21.11.2.6 HRCALPRD Register (Offset = Ch) [Reset = 003FFFFFFh]

HRCALPRD is shown in [Figure 21-57](#) and described in [Table 21-48](#).

Return to the [Summary Table](#).

High-Res Calibration Period Register

**Figure 21-57. HRCALPRD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRD																															
R/W-003FFFFFFh																															

**Table 21-48. HRCALPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	PRD	R/W	003FFFFFFh	Register to program calibration period. The period value is matched against HRSYSCLKCTR. On a match an interrupt is generated and the counter registers values are captured. Reset type: CPU1.SYSRSn

### 21.11.2.7 HRSYSCLKCTR Register (Offset = Eh) [Reset = 00000000h]

HRSYSCLKCTR is shown in [Figure 21-58](#) and described in [Table 21-49](#).

Return to the [Summary Table](#).

High-Res Calibration SYSCLK Counter Register

**Figure 21-58. HRSYSCLKCTR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HRSYSCLKCTR																															
R-0h																															

**Table 21-49. HRSYSCLKCTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HRSYSCLKCTR	R	0h	Current SYSCLK counter value Reset type: CPU1.SYSRSn



### 21.11.2.8 HRSYSCLKCAP Register (Offset = 10h) [Reset = 0000000h]

HRSYSCLKCAP is shown in [Figure 21-59](#) and described in [Table 21-50](#).

Return to the [Summary Table](#).

High-Res Calibration SYSCLK Capture Register

**Figure 21-59. HRSYSCLKCAP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HRSYSCLKCAP																															
R-0h																															

**Table 21-50. HRSYSCLKCAP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HRSYSCLKCAP	R	0h	HRSYSCLKCAP captures into this register at end of calibration cycle. Reset type: CPU1.SYSRSn

### 21.11.2.9 HRCLKCTR Register (Offset = 12h) [Reset = 0000000h]

HRCLKCTR is shown in [Figure 21-60](#) and described in [Table 21-51](#).

Return to the [Summary Table](#).

High-Res Calibration HRCLK Counter Register

**Figure 21-60. HRCLKCTR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HRCLKCTR																															
R-0h																															

**Table 21-51. HRCLKCTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HRCLKCTR	R	0h	Current HRCLK counter value Note: HRCLK is not synchronized to SYSCLK domain so reads may not be accurate Reset type: CPU1.SYSRSn

### 21.11.2.10 HRCLKCAP Register (Offset = 14h) [Reset = 0000000h]

HRCLKCAP is shown in [Figure 21-61](#) and described in [Table 21-52](#).

Return to the [Summary Table](#).

High-Res Calibration HRCLK Capture Register

**Figure 21-61. HRCLKCAP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HRCLKCAP																															
R-0h																															

**Table 21-52. HRCLKCAP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HRCLKCAP	R	0h	HRCLKCAP captures into this register at end of calibration cycle. Note: HRCLK is not synchronized to SYSCLK domain so reads may not be accurate Reset type: CPU1.SYSRSn

### 21.11.3 HRCAP Registers to Driverlib Functions

**Table 21-53. HRCAP Registers to Driverlib Functions**

File	Driverlib Function
<b>TSCTR</b>	
-	
<b>CTRPHS</b>	
-	
<b>CAP1</b>	
-	
<b>CAP2</b>	
-	
<b>CAP3</b>	
-	
<b>CAP4</b>	
-	
<b>ECCTL0</b>	
-	
<b>ECCTL1</b>	
-	
<b>ECCTL2</b>	
-	
<b>ECEINT</b>	
-	
<b>ECFLG</b>	
-	
<b>ECCLR</b>	
-	
<b>ECFRC</b>	
-	
<b>ECAPSYNCINSEL</b>	
-	

**Table 21-53. HRCAP Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>HRCTL</b>	
hrcap.h	HRCAP_enableHighResolution
hrcap.h	HRCAP_disableHighResolution
hrcap.h	HRCAP_enableHighResolutionClock
hrcap.h	HRCAP_disableHighResolutionClock
hrcap.h	HRCAP_startCalibration
hrcap.h	HRCAP_setCalibrationMode
hrcap.h	HRCAP_isCalibrationBusy
<b>HRINTEN</b>	
hrcap.h	HRCAP_enableCalibrationInterrupt
hrcap.h	HRCAP_disableCalibrationInterrupt
<b>HRFLG</b>	
hrcap.h	HRCAP_getCalibrationFlags
<b>HRCLR</b>	
hrcap.h	HRCAP_clearCalibrationFlags
<b>HRFRC</b>	
hrcap.h	HRCAP_forceCalibrationFlags
<b>HRCALPRD</b>	
hrcap.h	HRCAP_setCalibrationPeriod
hrcap.h	HRCAP_configCalibrationPeriod
<b>HRSYSCLKCTR</b>	
-	
<b>HRSYSCLKCAP</b>	
hrcap.h	HRCAP_getCalibrationClockPeriod
<b>HRCLKCTR</b>	
-	
<b>HRCLKCAP</b>	
hrcap.h	HRCAP_getCalibrationClockPeriod
<b>MUNIT_COMMON_CTL</b>	
-	
<b>MUNIT_1_CTL</b>	
-	
<b>MUNIT_1_SHADOW_CTL</b>	
-	
<b>MUNIT_1_MIN</b>	
-	
<b>MUNIT_1_MAX</b>	
-	
<b>MUNIT_1_MIN_SHADOW</b>	
-	
<b>MUNIT_1_MAX_SHADOW</b>	
-	
<b>MUNIT_1_DEBUG_RANGE_MIN</b>	
-	
<b>MUNIT_1_DEBUG_RANGE_MAX</b>	

**Table 21-53. HRCAP Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>MUNIT_2_CTL</b>	
-	
<b>MUNIT_2_SHADOW_CTL</b>	
-	
<b>MUNIT_2_MIN</b>	
-	
<b>MUNIT_2_MAX</b>	
-	
<b>MUNIT_2_MIN_SHADOW</b>	
-	
<b>MUNIT_2_MAX_SHADOW</b>	
-	
<b>MUNIT_2_DEBUG_RANGE_MIN</b>	
-	
<b>MUNIT_2_DEBUG_RANGE_MAX</b>	
-	

## Chapter 22 Enhanced Pulse Width Modulator (ePWM)



The enhanced pulse width modulator (ePWM) peripheral is a key element in controlling many of the power electronic systems found in both commercial and industrial equipment. These systems include digital motor control, switch mode power supply control, uninterruptible power supplies (UPS), and other forms of power conversion. The ePWM peripheral can also perform a digital-to-analog (DAC) function, where the duty cycle is equivalent to a DAC analog value; it is sometimes referred to as a power DAC.

This chapter is applicable for ePWM type 5. Type 5 EPWM is fully compatible with type 4 EPWM. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with an ePWM module of the same type, to determine the differences between the types, and for a list of device-specific differences within a type.

<b>22.1 Introduction</b> .....	<b>3756</b>
<b>22.2 Configuring Device Pins</b> .....	<b>3764</b>
<b>22.3 ePWM Modules Overview</b> .....	<b>3764</b>
<b>22.4 Time-Base (TB) Submodule</b> .....	<b>3766</b>
<b>22.5 Counter-Compare (CC) Submodule</b> .....	<b>3781</b>
<b>22.6 Action-Qualifier (AQ) Submodule</b> .....	<b>3787</b>
<b>22.7 XCMP Complex Waveform Generator Mode</b> .....	<b>3799</b>
<b>22.8 Dead-Band Generator (DB) Submodule</b> .....	<b>3806</b>
<b>22.9 PWM Chopper (PC) Submodule</b> .....	<b>3813</b>
<b>22.10 Trip-Zone (TZ) Submodule</b> .....	<b>3817</b>
<b>22.11 Diode Emulation (DE) Submodule</b> .....	<b>3824</b>
<b>22.12 Minimum Dead-Band (MINDB) + Illegal Combination Logic (ICL) Submodules</b> .....	<b>3833</b>
<b>22.13 Event-Trigger (ET) Submodule</b> .....	<b>3837</b>
<b>22.14 Digital Compare (DC) Submodule</b> .....	<b>3842</b>
<b>22.15 ePWM Crossbar (X-BAR)</b> .....	<b>3856</b>
<b>22.16 Applications to Power Topologies</b> .....	<b>3857</b>
<b>22.17 Register Lock Protection</b> .....	<b>3875</b>
<b>22.18 High-Resolution Pulse Width Modulator (HRPWM)</b> .....	<b>3876</b>
<b>22.19 Software</b> .....	<b>3901</b>
<b>22.20 ePWM Registers</b> .....	<b>3909</b>

## 22.1 Introduction

This chapter includes an overview and information about each submodule:

- [Time Base \(TB\) Submodule](#)
- [Counter Compare \(CC\) Submodule](#)
- [Action Qualifier \(AQ\) Submodule](#)
- [Dead-Band Generator \(DB\) Submodule](#)
- [PWM Chopper \(PC\) Submodule](#)
- [Trip Zone \(TZ\) Submodule](#)
- [Diode Emulation \(DE\) Submodule](#)
- [Minimum Dead-Band \(MINDB\) and Illegal Combo Logic \(ICL\) Submodule](#)
- [Event Trigger \(ET\) Submodule](#)
- [Digital Compare \(DC\) Submodule](#)

The ePWM Type 5 is functionally compatible to Type 4. Type 5 has the following enhancements in addition to the Type 4 features:

- **PWM SYNC Related Enhancements:** Additional external sync option is added in to the EPWMSYNCSEL register. This allows for the configuration of up to 3 independent sync chains with external sync options.
- **Linking and Global Load Enhancements:** DBRED:DBREDHR and DBFED:DBFEDHR have the ability to be linked across ePWM modules.

Global load pulse selection for shadow to active load can now occur when the time-base counter equals CMPCU, CMPCD, CMPDU, or CMPDD.

- **XCMP Complex Waveform Generator:** XCMP mode has been added to allow for generation of multiple ePWM pulses, with high resolution, in a given ePWM cycle. Up to 8 new compare registers are added to achieve this functionality.
- **Digital Compare Submodule Enhancements:** Event detection within the digital compare capture module is able to detect an occurrence of a trip event in a configured time window.

Pulse selection for blanking and capture alignment now includes a blanking window mix selection (BLANKPULSEMIX). This is added for LLC topologies where blanking window settings need to be changed on the fly - providing greater configurability to do this.

- **Trip-Zone Submodule Enhancements:** A CAPEVENT signal can generate a CBC or One-shot trip event.
- **Diode Emulation Submodule:** The diode emulation mode was added to provide hardware features and the necessary hooks into other IPs to implement a robust diode mode sense and control in a noisy environment.
- **Minimum Dead-Band and Illegal Combo Logic Submodule:** The minimum dead-band logic was added to provide the ability to configure the minimum dead-band duration between a complimentary set of ePWMs.

To detect and make sure that under no circumstances, the ePWM states result in potentially hazardous combinations, a Look Up Table (LUT) has been added that can be used to re-configure the ePWM outputs.

- **Event Trigger Submodule Enhancements:** To enable unevenly spaced over-sampling of the ePWM period, the event trigger module trigger select is modified such that multiple events can trigger SOCA, SOCB, and INT events (ETINTMIX).

The ePWM Type 4 is functionally compatible to Type 2 (a Type 3 does not exist). Type 4 has the following enhancements in addition to the Type 2 features:

- **Register Address Map:** Additional registers are required for new features on ePWM Type 4. The ePWM register address space has been remapped for better alignment and easy usage.
- **Delayed Trip Functionality:** Changes have been added to achieve deadband insertion capabilities to support, for example, delayed trip functionality needed for peak current mode control type application scenarios. This has been accomplished by allowing comparator events to go into the Action Qualifier as a trigger event (Events T1 and T2). If comparator T1 / T2 events are used to edit the PWM, changes to the PWM waveform do not take place immediately. Instead, the waveform synchronizes to the next TBCLK.
- **Dead-Band Generator Submodule Enhancements:** Shadowing of the DBCTL register to allow dynamic configuration changes.

- **One Shot and Global Load of Registers:** The ePWM Type 4 allows one shot and global load capability from shadow to active registers to avoid partial loads in, for example, multiphase applications. ePWM Type 4 also allows a programmable prescale of shadow to active load events. ePWM Type 4 Global Load can simplify ePWM software by removing interrupts and making sure that all registers are loaded at the same time.
- **Trip-Zone Submodule Enhancements:** Independent flags have been added to reflect the trip status for each of the TZ sources. Changes have been made to the trip-zone submodule to support certain power converter switching techniques like valley switching.
- **Digital Compare Submodule Enhancements:** Blanking window filter register width has been increased from 8 to 16 bits. DCCAP functionality has been enhanced to provide more programmability.
- **PWM SYNC Related Enhancements:** The ePWM Type 4 allows PWM SYNCOUT generation based on CMPC and CMPD events. These events can also be used for PWMSYNC pulse selection.

The ePWM Type 2 is fully compatible to Type 1. Type 2 has the following enhancements in addition to the Type 1 features:

- **High-Resolution Dead-Band Capability:** High-resolution capability is added to dead-band RED and FED in half-cycle clocking mode.
- **Dead-Band Generator Submodule Enhancements:** The ePWM Type 2 has features to enable both RED and FED on either PWM outputs. Provides increased dead band with 14-bit counters and dead-band / dead-band high-resolution registers are shadowed
- **High-Resolution Extension available on ePWMxB outputs:** Provides the ability to enable high-resolution period and duty cycle control on ePWMxB outputs. This is discussed in more detail in [Section 22.18](#).
- **Counter Compare Submodule Enhancements:** The ePWM Type 2 allows interrupts and SOC events to be generated by additional counter compares CMPC and CMPD.
- **Event Trigger Submodule Enhancements:** Prescaling logic to issue interrupt requests and ADC start of conversion expanded up to every 15 events. This submodule allows software initialization of event counters on SYNC event.
- **Digital Compare Submodule Enhancements:** Digital Compare Trip Select logic [DCTRIPSEL] has up to 12 external trip sources selected by the Input X-BAR logic in addition to an ability to OR all of them (up to 14 [external and internal sources]) to create the respective DCxEVTs.
- **Simultaneous Writes to TBPRD and CMPx Registers:** This feature allows writes to TBPRD, CMPA:CMPAHR, CMPB:CMPBHR, CMPC and CMPD of any ePWM module to be tied to any other ePWM module, and also allows all ePWM modules to be tied to a particular ePWM module if desired.
- **Shadow to Active Load on SYNC of TBPRD and CMP Registers:** This feature supports simultaneous writes of TBPRD and CMPA/B/C/D registers.

An effective PWM peripheral must be able to generate complex pulse width waveforms with minimal CPU overhead or intervention and must be highly programmable and very flexible while being easy to understand and use. The ePWM unit described here addresses these requirements by allocating all needed timing and control resources on a per PWM channel basis. Cross coupling or sharing of resources has been avoided; instead, the ePWM is built up from smaller single channel submodules with separate resources that can operate together as required to form a system. This modular approach results in an orthogonal architecture and provides a more transparent view of the peripheral structure, helping users to understand the operation quickly.

In this document, the letter x within a signal or submodule name is used to indicate a generic ePWM instance on a device. For example, output signals EPWMxA and EPWMxB refer to the output signals from the ePWMx instance. Thus, EPWM1A and EPWM1B belong to ePWM1 and likewise EPWM4A and EPWM4B belong to ePWM4.



## Type0 to Type1 Enhancements

- **Increased Dead-Band Resolution:** Dead-band clocking has been enhanced to allow half-cycle clocking to double resolution.
- **Enhanced Interrupt and SOC Generation:** Interrupts and ADC start-of-conversion can now be generated on both the TBCTR == zero and TBCTR == period events. This feature enables dual edge PWM control. Additionally, the ADC start-of-conversion can be generated from an event defined in the digital compare submodule.
- **High-Resolution Period Capability:** Provides the ability to enable high-resolution period. This is discussed in more detail in [Section 22.18](#).
- **Digital Compare Submodule:** The digital compare submodule enhances the event triggering and trip zone submodules by providing filtering, blanking and improved trip functionality to digital compare signals. Such features are essential for peak current mode control and for support of analog comparators.

---

### Note

The name of the sync signal that goes to the CMPSS has been updated from PWMSYNC to EPWMSYNCPER (SYNCPER/PWMSYNCPER/EPWMxSYNCPER) to avoid confusion with the other EPWM sync signals EPWMSYNCI and EPWMSYNCO. For a description of these signals, see [Table 22-2](#).

---

### 22.1.1 EPWM Related Collateral

#### Foundational Materials

- [C2000 Academy - EPWM](#)
- [Real-Time Control Reference Guide](#)
  - Refer to the EPWM section

#### Getting Started Materials

- [C2000 ePWM Developer's Guide Application Report](#)
- [Enhanced Pulse Width Modulator \(ePWM\) Training for C2000 MCUs \(Video\)](#)
- [Flexible PWMs Enable Multi-Axis Drives, Multi-Level Inverters Application Report](#)
- [Getting Started with the C2000 ePWM Module \(Video\)](#)
- [Using PWM Output as a Digital-to-Analog Converter on a TMS320F280x Digital Signal Control Application Report](#)
  - Chapters 1 to 6 are Fundamental material, derivations, and explanations that are useful for learning about how PWM can be used to implement a DAC. Subsequent chapters are Getting Started and Expert material for implementing in a system.
- [Using the Enhanced Pulse Width Modulator \(ePWM\) Module Application Report](#)

#### Expert Materials

- [C2000 real-time microcontrollers - Reference designs](#)
  - See TI designs related to specific end applications used.
- [Leverage New Type ePWM Features for Multiple Phase Control Application Report](#)

### 22.1.2 Submodule Overview

The ePWM module represents one complete PWM channel composed of two PWM outputs: EPWMxA and EPWMxB. Multiple ePWM modules are instanced within a device as shown in [Figure 22-1](#). Each ePWM instance is identical with one exception. Some instances include a hardware extension that allows more precise control of the PWM outputs. This extension is the high-resolution pulse width modulator (HRPWM) and is described in [Section 22.18](#). See the device data sheet to determine which ePWM instances include this feature. Each ePWM module is indicated by a numerical value starting with 1. For example, ePWM1 is the first instance and ePWM3 is the third instance in the system and ePWMx indicates any instance.


The ePWM modules are chained together by way of a clock synchronization scheme that allows them to operate as a single system when required. Additionally, this synchronization scheme can be extended to the capture peripheral submodules (eCAP). The number of submodules is device-dependent and based on target application needs. Submodules can also operate standalone.

Each ePWM module supports the following features:

- Dedicated 16-bit time-base counter with period and frequency control
- Two PWM outputs (EPWMxA and EPWMxB) that can be used in the following configurations:
  - Two independent PWM outputs with single-edge operation
  - Two independent PWM outputs with dual-edge symmetric operation
  - One independent PWM output with dual-edge asymmetric operation
- Asynchronous override control of PWM signals through software.
- Programmable phase-control support for lag or lead operation relative to other ePWM modules.
- Hardware-locked (synchronized) phase relationship on a cycle-by-cycle basis.
- Dead-band generation with independent rising and falling edge delay control.
- Programmable trip zone allocation of both cycle-by-cycle trip and one-shot trip on fault conditions.
- A trip condition can force either high, low, or high-impedance state logic levels at PWM outputs.
- All events can trigger both CPU interrupts and ADC start of conversion (SOC)
- Programmable event prescaling minimizes CPU overhead on interrupts.
- PWM chopping by high-frequency carrier signal, useful for pulse transformer gate drives.

Each ePWM module is connected to the input/output signals shown in [Figure 22-1](#). The signals are described in detail in subsequent sections.

The order in which the ePWM modules are connected can differ from what is shown in [Figure 22-1](#). See [Section 22.4.3.3](#) for the synchronization scheme for a particular device. Each ePWM module consists of ten submodules and is connected within a system by way of the signals shown in [Figure 22-2](#).



A. This signal exists only on devices with an eQEP submodule.

Figure 22-1. Multiple ePWM Modules




Figure 22-2. Submodules and Signal Connections for an ePWM Module

Figure 22-3 shows more internal details of a single ePWM module. The main signals used by the ePWM module are:

- **PWM output signals (EPWMxA and EPWMxB)**

The PWM output signals are made available external to the device.

- **Trip-zone signals ( $\overline{TZ1}$  to  $\overline{TZ6}$ )**

These input signals alert the ePWM module of fault conditions external to the ePWM module. Each submodule on a device can be configured to either use or ignore any of the trip-zone signals. The  $\overline{TZ1}$  to  $\overline{TZ3}$  trip-zone signals can be configured as asynchronous inputs through the GPIO peripheral using the Input X-BAR logic, refer to Figure 22-75.  $\overline{TZ4}$  is connected to an inverted EQEPx error signal (EQEPxERR), which can be generated from any one of the EQEP submodule (for those devices with an EQEP module).  $\overline{TZ5}$  is connected to the system clock fail logic, and  $\overline{TZ6}$  is connected to the EMUSTOP output from the CPU. This allows configuring a trip action when the clock fails or the CPU halts.

- **Time-base synchronization input (EPWMxSYNCl), output (EPWMxSYNCO), and peripheral (EPWMxSYNCPER) signals**

Each ePWM module can be synchronized with other ePWM modules or other peripherals, using EPWMSYNCINSEL. Each ePWM module can also generate a synchronization output signal. The source of the EPWMxSYNCO can be selected and enabled by EPWMSYNCOEN and TBCTL2.OSHTSYNCPER. For more information, see Section 22.4.3.3.

Each ePWM module also generates another PWMSYNC signal called EPWMxSYNCPER. EPWMxSYNCPER goes to the GPDAC and CMPSS for synchronization purposes. Functionality is configured using the HRPCTL register, but has no relation with the HRPWM. For more information on how EPWMxSYNCPER is used by the GPDAC and CMPSS, see the respective chapters.

- **ADC start-of-conversion signals (EPWMxSOCA and EPWMxSOCB)**


Each ePWM module has two ADC start of conversion signals. Any ePWM module can trigger a start of conversion. Whichever event triggers the start of conversion is configured in the event-trigger submodule of the ePWM.

- **Comparator output signals (COMPxOUT)**

Output signals from the comparator module can be fed through the Input X-BAR and EPWM X-BAR to one or all of the 15 trip inputs [TRIPIN1 - TRIPIN15] and in conjunction with the trip zone signals can generate digital compare events.

- **Peripheral bus**

The peripheral bus is 32-bits wide and allows both 16-bit and 32-bit writes to the ePWM register file.



A. These events are generated by the ePWM Digital Compare (DC) submodule based on the levels of the TRIPIN inputs.

**Figure 22-3. ePWM Modules and Critical Internal Signal Interconnects**

## 22.2 Configuring Device Pins

To connect the device input pins to the module, the Input X-BAR and EPWM X-BAR must be used. Some examples of when an external signal can be needed are TZx, TRIPx, and EXTSYNCIN. Any GPIO on the device can be configured as an input. The GPIO input qualification can be set to asynchronous mode by setting the appropriate GPxQSEL register bits to 11b. The internal pullups can be configured in the GPyPUD register. Since the GPIO mode is used, the GPyINV register can invert the signals.

The GPIO mux registers must be configured for this peripheral. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux, GPIO settings, and XBAR configuration.

## 22.3 ePWM Modules Overview

Ten submodules are included in every ePWM peripheral. Each of these submodules performs specific tasks that can be configured by software.

[Table 22-1](#) lists the key submodules together with a list of the main configuration parameters. For example, if you need to adjust or control the duty cycle of a PWM waveform, see the counter-compare submodule in [Section 22.5](#) for relevant details.

**Table 22-1. Submodule Configuration Parameters**

Submodule	Configuration Parameter or Option
<a href="#">Time Base (TB)</a>	<ul style="list-style-type: none"> <li>• Scale the time-base clock (TBCLK) relative to the ePWM clock (EPWMCLK).</li> <li>• Configure the PWM time-base counter (TBCTR) frequency or period.</li> <li>• Set the mode for the time-base counter:                             <ul style="list-style-type: none"> <li>– count-up mode: used for asymmetric PWM</li> <li>– count-down mode: used for asymmetric PWM</li> <li>– count-up-and-down mode: used for symmetric PWM</li> </ul> </li> <li>• Configure the time-base phase relative to another ePWM module.</li> <li>• Synchronize the time-base counter between modules through hardware or software.</li> <li>• Configure the direction (up or down) of the time-base counter after a synchronization event.</li> <li>• Simultaneous writes to the TBPRD registers on all PWM's corresponding to the configuration on EPWMXLINK.</li> <li>• Configure how the time-base counter behaves when the device is halted by an emulator.</li> <li>• Specify the source for the synchronization output of the ePWM module</li> <li>• Configure one shot and global load of registers in this module.</li> </ul>
<a href="#">Counter Compare (CC)</a>	<ul style="list-style-type: none"> <li>• Specify the PWM duty cycle for output EPWMxA and output EPWMxB</li> <li>• Specify the time at which switching events occur on the EPWMxA or EPWMxB output</li> <li>• Specify the programmable delay for interrupt and SOC generation with additional comparators</li> <li>• Simultaneous writes to the CMPA, CMPB, CMPC, CMPD registers on all PWM's corresponding to the configuration on EPWMXLINK.</li> <li>• Configure one shot and global load of registers in this module.</li> <li>• Generate up to four pulses in one ePWM period through the complex waveform (XCMP) mode feature</li> </ul>

**Table 22-1. Submodule Configuration Parameters (continued)**

Submodule	Configuration Parameter or Option
Action Qualifier (AQ)	<ul style="list-style-type: none"> <li>Specify the type of action taken when a time-base counter-compare, trip-zone submodule, or comparator event occurs: <ul style="list-style-type: none"> <li>No action taken</li> <li>Output EPWMxA and EPWMxB switched high</li> <li>Output EPWMxA and EPWMxB switched low</li> <li>Output EPWMxA and EPWMxB toggled</li> </ul> </li> <li>Force the PWM output state through software control</li> <li>Configure and control the PWM dead band through software</li> <li>Configure one shot and global load of registers in this module.</li> </ul>
Dead-Band Generator (DB)	<ul style="list-style-type: none"> <li>Control of traditional complementary dead-band relationship between upper and lower switches</li> <li>Specify the output rising-edge-delay value</li> <li>Specify the output falling-edge delay value</li> <li>Bypass the dead-band module entirely. In this case the PWM waveform is passed through without modification.</li> <li>Option to enable half-cycle clocking for double resolution.</li> <li>Allow ePWMxB phase shifting with respect to the ePWMxA output.</li> <li>Configure one shot and global load of registers in this module.</li> <li>Simultaneous writes to the DBRED, DBREDHR, DBFED, DBFEDHR registers on all PWM's corresponding to the configuration on EPWMLINK2.</li> </ul>
PWM Chopper (PC)	<ul style="list-style-type: none"> <li>Create a chopping (carrier) frequency.</li> <li>Pulse width of the first pulse in the chopped pulse train.</li> <li>Duty cycle of the second and subsequent pulses.</li> <li>Bypass the PWM chopper module entirely. In this case the PWM waveform is passed through without modification.</li> </ul>
Trip Zone (TZ)	<ul style="list-style-type: none"> <li>Configure the ePWM module to react to one, all, or none of the trip-zone signals or digital compare events.</li> <li>Specify the trip action taken when a fault occurs: <ul style="list-style-type: none"> <li>Force EPWMxA and EPWMxB high</li> <li>Force EPWMxA and EPWMxB low</li> <li>Force EPWMxA and EPWMxB to a high-impedance state</li> <li>Configure EPWMxA and EPWMxB to ignore any trip condition.</li> </ul> </li> <li>Configure how often the ePWM reacts to each trip-zone signal: <ul style="list-style-type: none"> <li>One-shot</li> <li>Cycle-by-cycle</li> </ul> </li> <li>Enable the trip-zone to initiate an interrupt.</li> <li>Bypass the trip-zone module entirely.</li> <li>Programmable option for cycle-by-cycle trip clear</li> <li>If desired, independently configure trip actions taken when time-base counter is counting down.</li> </ul>
Diode Emulation(DE)	<ul style="list-style-type: none"> <li>Choose any of the comparator outputs as trips to detect entry into DE mode.</li> <li>Monitor the DE mode duration and generate a trip event to PWMs.</li> <li>Ability to switch the comparator thresholds, dynamically in hardware upon DE mode entry.</li> <li>Cycle-by-cycle and one-shot modes of clearing/de-evaluating the DE condition.</li> </ul>
Minimum Dead-Band (MINDB) and Illegal Combo Logic (ICL)	<ul style="list-style-type: none"> <li>Add a minimum amount of delay between ePWM channels</li> <li>Define non-supported output combinations and drive output high or low if combination occurs</li> </ul>
Event Trigger (ET)	<ul style="list-style-type: none"> <li>Enable the ePWM events that trigger an interrupt.</li> <li>Enable ePWM events that trigger an ADC start-of-conversion event.</li> <li>Specify the rate at which events cause triggers (every occurrence or every 2nd or up to 15th occurrence)</li> <li>Poll, set, or clear event flags</li> </ul>




**Table 22-1. Submodule Configuration Parameters (continued)**

Submodule	Configuration Parameter or Option
Digital Compare (DC)	<ul style="list-style-type: none"> <li>Enables comparator (COMP) module outputs and trip zone signals which are configured using the Input X-BAR to create events and filtered events</li> <li>Specify event-filtering options to capture TBCTR counter, generate blanking window, or insert delay in PWM output or time-base counter based on captured value.</li> </ul>

## 22.4 Time-Base (TB) Submodule

Each ePWM module has a time-base submodule that determines all of the event timing for the ePWM module. Built-in synchronization logic allows the time-base of multiple ePWM modules to work together as a single system.

Figure 22-4 illustrates the time-base submodule within the ePWM.


**Figure 22-4. Time-Base Submodule**

### 22.4.1 Purpose of the Time-Base Submodule

The time-base submodule can be configured for the following:


- Specify the ePWM time-base counter (TBCTR) frequency or period to control how often events occur.
- Manage time-base synchronization with other ePWM modules.
- Maintain a phase relationship with other ePWM modules.
- Set the time-base counter to count-up, count-down, or count-up-and-down mode.
- Generate the following events:
  - CTR = PRD: Time-base counter equal to the specified period (TBCTR = TBPRD).
  - CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00).
- Configure the rate of the time-base clock; a prescaled version of the ePWM clock (EPWMCLK). This allows the time-base counter to increment/decrement at a slower rate.

**Note**

If required by the application code to update the TBCTR value through software while the TBCTR is counting, note that the time-base module needs at least 1 TBCLK cycle for the time-base related events to be realized. Hence, the TBCTR can be written with  $TBCTR = PRD - 1$  instead of  $TBCTR = PRD$  (in case the counter is counting up) and can be written as  $TBCTR = 1$  instead of  $TBCTR = 0$  (in case the counter is counting down) for the events to be realized.

**22.4.2 Controlling and Monitoring the Time-Base Submodule**

The block diagram in Figure 22-5 shows the critical signals and registers of the time-base submodule. Table 22-2 provides descriptions of the key signals associated with the time-base submodule.



A. These signals are generated by the digital compare (DC) submodule.

**Figure 22-5. Time-Base Submodule Signals and Registers**

**Table 22-2. Key Time-Base Signals**

Signal	Description
EPWMxSYNCl	Time-base synchronization input.  Input pulse used to synchronize the time-base counter with the counter of other ePWM modules. For more information on all of the signals available for synchronization, see EPWMSYNClNSEL. For information on the synchronization order of a particular device, see <a href="#">Section 22.4.3.3</a> .
EPWMxSYNCO	Time-base synchronization output.  This output pulse is used to synchronize the counter of other ePWM modules. Using EPWMSYNCOOUTEN, TBCTL2, TBCTL3 and GLDCTL2, the source of the output pulse is selected.
EPWMxSYNCPER	Time-base peripheral synchronization output.  This output signal is used to synchronize the GPDAC and CMPSS to the EPWM. The output signal can be configured using the HRPCTL register. Note that this signal has no relation with the HRPWM.
CTR = PRD	Time-base counter equal to the specified period.  This signal is generated whenever the counter value is equal to the active period register value. That is when TBCTR = TBPRD.
CTR = Zero	Time-base counter equal to zero  This signal is generated whenever the counter value is zero. That is when TBCTR equals 0x00.
CTR = CMPB	Time-base counter equal to active counter-compare B register (TBCTR = CMPB).  This event is generated by the counter-compare submodule and used by the synchronization out logic
CTR_dir	Time-base counter direction.  Indicates the current direction of the ePWM's time-base counter. The signal is high when the counter is increasing and the signal is low when the counter is decreasing.
CTR_max	Time-base counter equal max value. (TBCTR = 0xFFFF)  Generated event when the TBCTR value reaches the maximum value. This signal is only used only as a status bit
TBCLK	Time-base clock.  This is a prescaled version of the ePWM clock (EPWMCLK) and is used by all submodules within the ePWM. This clock determines the rate at which time-base counter increments or decrements.

### 22.4.3 Calculating PWM Period and Frequency

The frequency of PWM events is controlled by the time-base period (TBPRD) register and the mode of the time-base counter. Figure 22-6 shows the period ( $T_{pwm}$ ) and frequency ( $F_{pwm}$ ) relationships for the up-count, down-count, and up-down-count time-base counter modes when the period is set to 4 (TBPRD = 4). The time increment for each step is defined by the time-base clock (TBCLK) which is a prescaled version of the ePWM clock (EPWMCLK).

The time-base counter has three modes of operation selected by the time-base control register (TBCTL):

- **Up-Down Count Mode:** In up-down count mode, the time-base counter starts from zero and increments until the period (TBPRD) value is reached. When the period value is reached, the time-base counter then decrements until the counter reaches zero. At this point, the counter repeats the pattern and begins to increment.
- **Up-Count Mode:** In up-count mode, the time-base counter starts from zero and increments until the counter reaches the value in the period register (TBPRD). When the period value is reached, the time-base counter resets to zero and begins to increment once again.
- **Down-Count Mode:** In down-count mode, the time-base counter starts from the period (TBPRD) value and decrements until the counter reaches zero. When the counter reaches zero, the time-base counter is reset to the period value and begins to decrement once again.




Figure 22-6. Time-Base Frequency and Period

### 22.4.3.1 Time-Base Period Shadow Register

The time-base period register (TBPRD) has a shadow register. Shadowing allows the register update to be synchronized with the hardware. The following definitions are used to describe all shadow registers in the ePWM module:

- **Active Register:** The active register controls the hardware and is responsible for actions that the hardware causes or invokes.
- **Shadow Register:** The shadow register buffers provide a temporary holding location for the active register and have no direct effect on any control hardware. At a strategic point in time, the shadow register content is transferred to the active register. This prevents corruption or spurious operation due to the register being asynchronously modified by software.

The memory address of the shadow period register is the same as the active register. Which register is written to or read from is determined by the TBCTL[PRDL] bit. This bit enables and disables the TBPRD shadow register as follows:

- **Time-Base Period Shadow Mode:** The TBPRD shadow register is enabled when TBCTL[PRDL] = 0. Reads from and writes to the TBPRD memory address go to the shadow register. The shadow register contents are transferred to the active register (TBPRD (Active) ← TBPRD (shadow)) when the time-base counter equals zero (TBCTR = 0x00) and/or a sync event as determined by the TBCTL2[PRDLDSYNC] bit. The PRDLDSYNC bit is valid only if TBCTL[PRDL] = 0. By default the TBPRD shadow register is enabled. The sources for the SYNC input is explained in [Section 22.4.3.3](#).

The global load control mechanism can also be used with the time-base period register by configuring the appropriate bits in the global load configuration register (GLDCFG). When global load mode is selected the transfer of contents from shadow register to active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in Global Shadow to Active Load Control Register (GLDCTL). Global load control mechanism is explained in [Section 22.4.7](#).

- **Time-Base Period Immediate Load Mode:** If immediate load mode is selected (TBCTL[PRDL] = 1), then a read from or a write to the TBPRD memory address goes directly to the active register.

### 22.4.3.2 Time-Base Clock Synchronization

The TBCLKSYNC bit in the peripheral clock enable registers allows all users to globally synchronize all enabled ePWM modules to the time-base clock (TBCLK). When set, all enabled ePWM module clocks are started with the first rising edge of TBCLK aligned. For synchronized TBCLKs, the prescalers for each ePWM module must be set identically.

The proper procedure for enabling ePWM clocks is as follows:

1. Enable ePWM module clocks in the PCLKCRx register
2. Set TBCLKSYNC = 0
3. Configure ePWM modules
4. Set TBCLKSYNC = 1

### 22.4.3.3 Time-Base Counter Synchronization

The ePWM synchronization scheme allows for increased flexibility of synchronization of the ePWM modules. Each ePWM module has a synchronization input (SYNCl), a synchronization output (SYNCO) and a peripheral synchronization output (SYNCPER). In Figure 22-7, EXTSYNClN1 is sourced from INPUTXBAR5 and EXTSYNClN2 is sourced from INPUTXBAR6, which can be configured to select any GPIO as the synchronization input. Refer to Section 22.4.3.4 for a list of all sync inputs including INPUTXBAR5 and INPUTXBAR6. Figure 22-8 shows the sources that can be used for EXTSYNCOU2.





Figure 22-7. Time-Base Counter Synchronization Scheme


**Figure 22-8. ePWM External SYNC Output**
**Note**

See the data sheet for the number of ePWM and eCAP modules available on your specific device.

Each ePWM module can be configured to use or ignore the synchronization input. If the TBCTL[PHSEN] bit is set, then the time-base counter (TBCTR) of the ePWM module is automatically loaded with the phase register (TBPHS) contents when one of the following conditions occur:

- **EPWMxSYNCl: Synchronization Input Pulse:** The value of the phase register is loaded into the counter register when an input synchronization pulse is detected (TBPHS → TBCTR). This operation occurs on the next valid time-base clock (TBCLK) edge.

The delay from internal control module to target modules is given by:

- if (TBCLK = EPWMCLK): 2 x EPWMCLK
- if (TBCLK < EPWMCLK): 1 x TBCLK
- **Software Forced Synchronization Pulse:** Writing a 1 to the TBCTL[SWFSYNC] control bit invokes a software forced synchronization. This pulse is ORed with the synchronization input signal, and therefore has the same effect as a pulse on EPWMxSYNCl.
- **Digital Compare Event Synchronization Pulse:** DCAEVT1 and DCBEVT1 digital compare events can be configured to generate synchronization pulses which have the same affect as EPWMxSYNCl.

**Note**

If the EPWMxSYNCl signal is held high, the sync does not continuously occur. The EPWMxSYNCl is rising edge activated.

### Note

When modifying the TBPHS register during run-time, missed action qualifier events can occur due to sudden jumps in the TBCTR value at the time of the SYNCIN pulse. To recreate the behavior of missed action qualifier events, configure an action qualifier event on a T1 or T2 event on a SYNCIN event. The T1 or T2 action qualifier event must be enabled and disabled during runtime depending on the value of TBPHS.

This feature enables the ePWM module to be automatically synchronized to the time base of another ePWM module. Lead or lag phase control can be added to the waveforms generated by different ePWM modules to synchronize them. In up-down-count mode, the TBCTL[PHSDIR] bit configures the direction of the time-base counter immediately after a synchronization event. The new direction is independent of the direction prior to the synchronization event. The PHSDIR bit is ignored in count-up or count-down modes. See [Figure 22-9](#) through [Figure 22-12](#) for examples.

Clearing the TBCTL[PHSEN] bit configures the ePWM to ignore the synchronization input pulse.

#### 22.4.3.4 ePWM SYNC Selection

[Table 22-3](#) specifies the sources for the ePWM SYNC input and output.

**Table 22-3. ePWM SYNC Selection**

Index	Signal
0	EPWM_SYNC_DISABLE
1	EPWM1_SYNCOUT
2	EPWM2_SYNCOUT
3	EPWM3_SYNCOUT
4	EPWM4_SYNCOUT
5	EPWM5_SYNCOUT
6	EPWM6_SYNCOUT
7	EPWM7_SYNCOUT
8	EPWM8_SYNCOUT
9	EPWM9_SYNCOUT
10	EPWM10_SYNCOUT
11	EPWM11_SYNCOUT
12	EPWM12_SYNCOUT
13	EPWM13_SYNCOUT
14	EPWM14_SYNCOUT
15	EPWM15_SYNCOUT
16	EPWM16_SYNCOUT
17	ECAP1_SYNCOUT
18	ECAP2_SYNCOUT
19	ECAP3_SYNCOUT
20	ECAP4_SYNCOUT
21	ECAP5_SYNCOUT
22	ECAP6_SYNCOUT
23	ECAP7_SYNCOUT
24	INPUTXBAR5
25	INPUTXBAR6
26	ECAT_SYNC0
27	ECAT_SYNC1
28	EPWM17_SYNCOUT



**Table 22-3. ePWM SYNC Selection (continued)**

Index	Signal
29	EPWM18_SYNCOUT
30	FSIRXA_TRIG1
31	FSIRXB_TRIG1
32	FSIRXC_TRIG1
33	FSIRXD_TRIG1
34-63	Reserved

#### 22.4.4 Phase Locking the Time-Base Clocks of Multiple ePWM Modules

The TBCLKSYNC bit can be used to globally synchronize the time-base clocks of all enabled ePWM modules on a device. This bit is part of the device's clock enable registers and is described in the *System Control and Interrupts* section of this manual. When TBCLKSYNC = 0, the time-base clock of all ePWM modules is stopped (default). When TBCLKSYNC = 1, all ePWM time-base clocks are started with the rising edge of TBCLK aligned. For synchronized TBCLKs, the prescaler bits in the TBCTL register of each ePWM module must be set identically. The proper procedure for enabling the ePWM clocks is:

1. Enable the individual ePWM module clocks. This is described in the *System Control and Interrupts* chapter.
2. Set TBCLKSYNC = 0. This stops the time-base clock within any enabled ePWM module.
3. Configure the prescaler values and desired ePWM modes.
4. Set TBCLKSYNC = 1.

#### 22.4.5 Simultaneous Writes to TBPRD and CMPx Registers Between ePWM Modules

For variable frequency applications, there is a need for simultaneous writes of TBPRD and CMPx registers between ePWM modules. This prevents situations where a CTR = 0 or CTR = PRD pulse forces a shadow to active load of these registers before all registers are updated between ePWM modules (resulting in some registers being loaded from new shadow values while others are loaded from old shadow values). To support this, an ePWM register linking scheme for TBPRD:TBPRDHR, CMPA:CMPAHR, CMPB:CMPBHR, CMPC, and CMPD registers between PWM modules has been added.

Refer to the register description for EPWMXLINK to see the linked register bit-field values for corresponding ePWM. An example of using the EPWMXLINK is linking ePWM2 CMPA with CMPA of ePWM1 through ePWM2's EPWMXLINK[CMPLINK] register bit-field. In this case, a write to CMPA of ePWM1 also changes the CMPA value for ePWM2.

#### Note

For devices with multiple CPUs, if the XLINK feature is enabled between ePWM modules, the ePWM modules that require XLINK must be selected for the same core for this feature to work. For example, if CPU2 has ePWM3 selected, and CPU1 has ePWM1 selected and XLINK is enabled on ePWM3 to copy the contents of CPU1's ePWM when written to. A write to CPU1's ePWM does not result in a change in CPU2's ePWM register that has XLINK enabled.

#### 22.4.6 Time-Base Counter Modes and Timing Waveforms

The time-base counter operates in one of four modes:

- Up-count mode that is asymmetrical
- Down-count mode that is asymmetrical
- Up-down-count that is symmetrical
- Frozen where the time-base counter is held constant at the current value

To illustrate the operation of the first three modes, the following timing diagrams show when events are generated and how the time-base responds to an EPWMxSYNCl signal.




Figure 22-9. Time-Base Up-Count Mode Waveforms






Figure 22-10. Time-Base Down-Count Mode Waveforms



**Figure 22-11. Time-Base Up-Down-Count Waveforms, TBCTL[PHSDIR = 0] Count Down On Synchronization Event**



**Figure 22-12. Time-Base Up-Down Count Waveforms, TBCTL[PHSDIR = 1] Count Up On Synchronization Event**

### 22.4.7 Global Load

Figure 22-13 shows the signals and registers associated with the global load feature.




Figure 22-13. Global Load: Signals and Registers

**Note**

The SYNCEVT signal is only propagated through when PHSEN is SET.

When this feature is enabled, the transfer of contents from the shadow register to the active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in Global Shadow to Active Load Control Register (GLDCTL[GLDMODE]). When GLDCTL[GLD] = 1, shadow to active load event selection bits for individual shadowed registers are ignored and global load mode takes effect for the corresponding registers enabled by GLDCFG[REGx].

When GLDCTL[GLD] = 1 and GLDCFG[REGx] = 0, global load mode does not affect the corresponding register (REGx). Shadow to active load event selection bits for individual shadowed registers decide how the transfer of contents from shadow register to active register takes place.

#### 22.4.7.1 Global Load Pulse Pre-Scalar

This feature provides the capability to choose shadow to active transfers to happen once in 'N' occurrences of selected global load pulse (GLDCTL[GLDMODE]). This pre-scale functionality is not available for registers that cannot or are not configured to use the global load mechanism (that is, GLDCTL[GLD] = 0 or GLDCFG[REGx] = 0).


### 22.4.7.2 One-Shot Load Mode

This feature allows users to cause the shadow register to active register transfers to occur once. When  $GLDCTL2[OSHTLD] = 1$  the shadow to active register transfer, for registers that are configured to use the global load mechanism, takes place on the event selected by  $GLDCTL[GLDMODE]$ .

Software force loading of contents from shadow register to active register is possible by using  $GLDCTL2[GFRCLD]$ . The  $GLDCTL2$  register can also be linked across multiple PWM modules by using  $EPWMXLINK[GLDCTL2LINK]$ . This, along with the one-shot load mode feature discussed above, provides a method to correctly update multiple PWM registers in one or more PWM modules at certain PWM events or, if desired, in the same clock cycle. This is very useful in variable frequency applications and/or multi-phase interleaved applications.

### 22.4.7.3 One-Shot Sync Mode

To enable the one-shot sync mode to generate a SYNCOUT pulse, configure the  $TBCTL2[OSHTSYNCMODE]$  bit and set the  $TBCTL2[OSHTSYNC]$  bit as shown in Figure 22-14.



**Figure 22-14. One-Shot Sync Mode**

## 22.5 Counter-Compare (CC) Submodule

Figure 22-15 illustrates the counter-compare submodule within the ePWM.




Figure 22-15. Counter-Compare Submodule

### 22.5.1 Purpose of the Counter-Compare Submodule

The counter-compare submodule takes as input the time-base counter value. This value is continuously compared to the counter-compare A (CMPA), counter-compare B (CMPB), counter-compare C (CMPC), and counter-compare D (CMPD) registers. When the time-base counter is equal to one of the compare registers, the counter-compare unit generates an appropriate event.


The counter-compare:

- Generates events based on programmable time stamps using the CMPA, CMPB, CMPC, and CMPD registers:
  - CTR = CMPA: Time-base counter equals counter-compare A register (TBCTR = CMPA)
  - CTR = CMPB: Time-base counter equals counter-compare B register (TBCTR = CMPB)
  - CTR = CMPC: Time-base counter equals counter-compare C register (TBCTR = CMPC)
  - CTR = CMPD: Time-base counter equals counter-compare D register (TBCTR = CMPD)
- Controls the PWM duty cycle, if the action-qualifier submodule is configured appropriately using counter-compare A (CMPA) and counter-compare B (CMPB)
- Shadows new compare values to prevent corruption or glitches during the active PWM cycle



### 22.5.2 Controlling and Monitoring the Counter-Compare Submodule

The counter-compare submodule operation is shown in Figure 22-16.



- A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs (for example, CMPSSx and TZ signals).

**Figure 22-16. Detailed View of the Counter-Compare Submodule**

### 22.5.3 Operational Highlights for the Counter-Compare Submodule

The counter-compare submodule is responsible for generating events that can be used in the action-qualifier and event-trigger submodules. There are four independent compare events:

1. CTR = CMPA: Time-base counter equal to counter-compare A register (TBCTR = CMPA).
2. CTR = CMPB: Time-base counter equal to counter-compare B register (TBCTR = CMPB).
3. CTR = CMPC: Time-base counter equal to counter-compare C register (TBCTR = CMPC). This event can be used to generate an event in the event trigger submodule only.
4. CTR = CMPD: Time-base counter equal to counter-compare D register (TBCTR = CMPD). This event can be used to generate an event in the event trigger submodule only.

For up-count or down-count mode, each event occurs only once per cycle. For up-down count mode, each event occurs twice per cycle if the compare value is between 0x00-TBPRD; and once per cycle if the compare value is equal to 0x00 or equal to TBPRD. These events are applied to the action-qualifier submodule where the events are qualified by the counter direction and converted into actions if enabled. Refer to [Section 22.6.1](#) for more details.

The counter-compare registers CMPA and CMPB each have an associated shadow register. Shadowing provides a way to keep updates to the registers synchronized with the hardware. When shadowing is used, updates to the active registers only occur at strategic points. This prevents corruption or spurious operation due to the register being asynchronously modified by software. The memory address of the active register and the shadow register is identical. The register that is written to or read from is determined by the CMPCTL[SHDWAMODE] and CMPCTL[SHDWBMODE] bits. These bits enable and disable the CMPC shadow register and CMPD shadow register, respectively. The behavior of the two load modes is:

#### Shadow Mode:

The shadow mode for the CMPA is enabled by clearing the CMPCTL[SHDWAMODE] bit and the shadow register for CMPB is enabled by clearing the CMPCTL[SHDWBMODE] bit. Shadow mode is enabled by default for both CMPA and CMPB.

If the shadow register is enabled then the content of the shadow register is transferred to the active register on one of the following events as specified by the CMPCTL[LOADAMODE], CMPCTL[LOADBMODE], CMPCTL[LOADASYNC], and CMPCTL[LOADBSYNC] register bits:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero
- SYNC event caused by DCAEVT1 or DCBEVT1 or EPWMxSYNCl or TBCTL[SWFSYNC]
- Both SYNC event or a selection made by LOADAMODE/LOADBMODE

Only the active register contents are used by the counter-compare submodule to generate events to be sent to the action-qualifier.

---

#### Note

Refer to [Section 22.6.5](#) for valid configurations of CMPA/CMPB and LOADAMODE/LOADBMODE.

---

#### Immediate Load Mode:

If the immediate load mode is selected (that is, CMPCTL[SHDWAMODE] = 1 or CMPCTL[SHDWBMODE] = 1), then a read from or a write to the register goes directly to the active register.

## Additional Comparators

The counter-compare submodule on ePWMs type 2 and later are responsible for generating two additional independent compare events based on two compare registers, which is fed to Event Trigger submodule:

1. CTR = CMPC: Time-base counter equal to counter-compare C register (TBCTR = CMPC).
2. CTR = CMPD: Time-base counter equal to counter-compare D register (TBCTR = CMPD).

The counter-compare registers CMPC and CMPD each have an associated shadow register. By default this register is shadowed. The memory address of the active register and the shadow register is identical. The value in the active CMPC and CMPD register is compared to the time-base counter (TBCTR). When the values are equal, the counter compare module generates a “time-base counter equal to counter compare C or counter compare D” event respectively. Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWCMODE] and CMPCTL2[SHDWDMODE] bit. These bits enable and disable the CMPC shadow register and CMPD shadow register respectively. The behavior of the two load modes is described below:

### Shadow Mode:

The shadow mode for the CMPC is enabled by clearing the CMPCTL2[SHDWCMODE] bit and the shadow register for CMPD is enabled by clearing the CMPCTL2[SHDWDMODE] bit. Shadow mode is enabled by default for both CMPC and CMPD.

If the shadow register is enabled then the content of the shadow register is transferred to the active register on one of the following events as specified by the CMPCTL2[LOADCMODE], CMPCTL2[LOADDMODE], CMPCTL2[LOADCSYNC], and CMPCTL2[LOADDSYNC] register bits:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero
- SYNC event caused by DCAEVT1 or DCBEVT1 or EPWMxSYNCl or TBCTL[SWFSYNC]
- Both SYNC event or a selection made by LOADCMODE/LOADDMODE

Only the active register contents are used by the counter-compare submodule to generate events to be sent to the action-qualifier.

### Immediate Load Mode:

If the immediate load mode is selected (that is, CMPCTL2[SHDWCMODE] = 1 or CMPCTL2[SHDWDMODE] = 1), then a read from or a write to the register goes directly to the active register.

### Global Load Support


The global load control mechanism can also be used for all counter-compare registers by configuring the appropriate bits in the global load configuration register (GLDCFG). When the global load mode is selected the transfer of contents from shadow register to active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in the Global Shadow to Active Load Control Register (GLDCTL). The global load control mechanism is explained in [Section 22.4.7](#).

### 22.5.4 Count Mode Timing Waveforms

The counter-compare module can generate compare events in all three count modes:


- Up-count mode: used to generate an asymmetrical PWM waveform.
- Down-count mode: used to generate an asymmetrical PWM waveform.
- Up-down-count mode: used to generate a symmetrical PWM waveform.

To best illustrate the operation of the first three modes, the timing diagrams in [Figure 22-17](#) through [Figure 22-20](#) show when events are generated and how the EPWMxSYNCl signal interacts.



An EPWMxSYNCl external synchronization event can cause a discontinuity in the TBCTR count sequence. This can lead to a compare event being skipped. This skipping is considered normal operation and must be taken into account.

**Figure 22-17. Counter-Compare Event Waveforms in Up-Count Mode**



**Figure 22-18. Counter-Compare Events in Down-Count Mode**




Figure 22-19. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 0] Count Down On Synchronization Event




Figure 22-20. Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 1] Count Up On Synchronization Event

## 22.6 Action-Qualifier (AQ) Submodule

The action-qualifier submodule has the most important role in waveform construction and PWM generation. The action-qualifier submodule decides which events are converted into various action types, thereby, producing the required switched waveforms at the EPWMxA and EPWMxB outputs.

Figure 22-21 illustrates the action-qualifier submodule within the ePWM.




Figure 22-21. Action-Qualifier Submodule


### 22.6.1 Purpose of the Action-Qualifier Submodule

The action-qualifier submodule is responsible for the following:

- Qualifying and generating actions (set, clear, toggle) based on the following events:
  - CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
  - CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
  - CTR = CMPA: Time-base counter equal to the counter-compare A register (TBCTR = CMPA)
  - CTR = CMPB: Time-base counter equal to the counter-compare B register (TBCTR = CMPB)
- T1, T2 events: Trigger events based on comparator, trip or syncin events
- Managing priority when these events occur concurrently
- Providing independent control of events when the time-base counter is increasing and when the time-base counter is decreasing

### 22.6.2 Action-Qualifier Submodule Control and Status Register Definitions

The action-qualifier submodule operation is shown in [Figure 22-22](#) and monitored by way of the registers in [Section 22.20](#).



**Figure 22-22. Action-Qualifier Submodule Inputs and Outputs**

For convenience, the possible input events are summarized again in [Table 22-4](#).

**Table 22-4. Action-Qualifier Submodule Possible Input Events**

Signal	Description	Registers Compared
CTR = PRD	Time-base counter equal to the period value	TBCTR = TBPRD
CTR = Zero	Time-base counter equal to 0	TBCTR = 0x00
CTR = CMPA	Time-base counter equal to the counter-compare A	TBCTR = CMPA
CTR = CMPB	Time-base counter equal to the counter-compare B	TBCTR = CMPB
T1 event	Based on comparator, trip, or syncin events	None
T2 event	Based on comparator, trip, or syncin events	None
Software forced event	Asynchronous event initiated by software	

The software forced action is a useful asynchronous event. This control is handled by the AQSFRC and AQCSFRC registers.

**Note**

If the CSFA is not used in shadow mode, the RLDCSF bit must be configured to disable shadow mode.

The action-qualifier submodule controls how the two outputs EPWMxA and EPWMxB behave when a particular event occurs. The event inputs to the action-qualifier submodule are further qualified by the counter direction (up or down). This allows for independent action on outputs on both the count-up and count-down phases.

The possible actions imposed on outputs EPWMxA and EPWMxB are:

- **Set High:** Set output EPWMxA or EPWMxB to a high level.
- **Clear Low:** Set output EPWMxA or EPWMxB to a low level.
- **Toggle:** If EPWMxA or EPWMxB is currently pulled high, then pull the output low. If EPWMxA or EPWMxB is currently pulled low, then pull the output high.
- **Do Nothing:** Keep outputs EPWMxA and EPWMxB at same level as currently set. Although the "Do Nothing" option prevents an event from causing an action on the EPWMxA and EPWMxB outputs, this event can still trigger interrupts and ADC start of conversion. See the description in [Section 22.13](#) for details.

Actions are specified independently for either output (EPWMxA or EPWMxB). Any or all events can be configured to generate actions on a given output. For example, both CTR = CMPA and CTR = CMPB can operate on output EPWMxA. All qualifier actions are configured using the control registers found in the *ePWM Registers* section.

For clarity, the illustrations in this chapter use a set of symbolic actions. These symbols are summarized in [Figure 22-23](#). Each symbol represents an action as a marker in time. Some actions are fixed in time (zero and period) while the CMPA and CMPB actions are moveable and the time positions are programmed by way of the counter-compare A and B registers, respectively. To turn off or disable an action, use the "Do Nothing option"(the default at reset).

SW force	TB Counter equals			Trigger Events			Actions
	Zero	Comp A	Comp B	Period	T1	T2	
							Do Nothing
							Clear Lo
							Set Hi
							Toggle

**Figure 22-23. Possible Action-Qualifier Actions for EPWMxA and EPWMxB Outputs**

The Action Qualifier Trigger Event Source Selection register (AQTSRCSEL) is used to select the source for T1 and T2 events. T1/T2 selection and configuration of a trip/digital-compare event in Action Qualifier submodule is independent of the configuration of that event in the Trip-Zone submodule. A particular trip event can or cannot



be configured to cause trip action in the Trip Zone submodule, but the same event can be used by the Action Qualifier to generate T1/T2 for controlling PWM generation.

### 22.6.3 Action-Qualifier Event Priority

It is possible for the ePWM action qualifier to receive more than one event at the same time. In this case, events are assigned a priority by the hardware. The general rule is events occurring later in time have a higher priority and software forced events always have the highest priority. The event priority levels for up-down count mode are shown in [Table 22-5](#). A priority level of 1 is the highest priority and level 10 is the lowest. The priority changes slightly depending on the direction of TBCTR.

**Table 22-5. Action-Qualifier Event Priority for Up-Down-Count Mode**

Priority Level	Event If TBCTR is Incrementing TBCTR = Zero up to TBCTR = TBPRD	Event If TBCTR is Decrementing TBCTR = TBPRD down to TBCTR = 1
1 (Highest)	Software forced event	Software forced event
2	T1 on up-count (T1U)	T1 on down-count (T1D)
3	T2 on up-count (T2U)	T2 on down-count (T2D)
4	Counter equals CMPB on up-count (CBU)	Counter equals CMPB on down-count (CBD)
5	Counter equals CMPA on up-count (CAU)	Counter equals CMPA on down-count (CAD)
6 (Lowest)	Counter equals zero	Counter equals period (TBPRD)

[Table 22-6](#) shows the action-qualifier priority for up-count mode. In this case, the counter direction is always defined as up; therefore, down-count events never are taken.

**Table 22-6. Action-Qualifier Event Priority for Up-Count Mode**

Priority Level	Event
1 (Highest)	Software forced event
2	Counter equal to period (TBPRD)
3	T1 on up-count (T1U)
4	T2 on up-count (T2U)
5	Counter equal to CMPB on up-count (CBU)
6	Counter equal to CMPA on up-count (CAU)
7 (Lowest)	Counter equal to Zero

[Table 22-7](#) shows the action-qualifier priority for down-count mode. In this case, the counter direction is always defined as down; therefore, up-count events never are taken.

**Table 22-7. Action-Qualifier Event Priority for Down-Count Mode**

Priority Level	Event
1 (Highest)	Software forced event
2	Counter equal to Zero
3	T1 on down-count (T1D)
4	T2 on down-count (T2D)
5	Counter equal to CMPB on down-count (CBD)
6	Counter equal to CMPA on down-count (CAD)
7 (Lowest)	Counter equal to period (TBPRD)

It is possible to set the compare value greater than the period. In this case, the action takes place as shown in [Table 22-8](#).

**Table 22-8. Behavior if CMPA/CMPB is Greater than the Period**

Counter Mode	Compare on Up-Count Event CAD/CBD	Compare on Down-Count Event CAD/CBD
Up-Count Mode	If $CMPA/CMPB \leq TBPRD$ period, then the event occurs on a compare match ( $TBCTR=CMPA$ or $CMPB$ ). If $CMPA/CMPB > TBPRD$ , then the event does not occur.	Never occurs.
Down-Count Mode	Never occurs.	If $CMPA/CMPB < TBPRD$ , the event occurs on a compare match ( $TBCTR=CMPA$ or $CMPB$ ). If $CMPA/CMPB \geq TBPRD$ , the event occurs on a period match ( $TBCTR=TBPRD$ ).
Up-Down Count Mode	If $CMPA/CMPB < TBPRD$ and the counter is incrementing, the event occurs on a compare match ( $TBCTR=CMPA$ or $CMPB$ ). If $CMPA/CMPB \geq TBPRD$ , the event occurs on a period match ( $TBCTR = TBPRD$ ).	If $CMPA/CMPB < TBPRD$ and the counter is decrementing, the event occurs on a compare match ( $TBCTR=CMPA$ or $CMPB$ ). If $CMPA/CMPB \geq TBPRD$ , the event occurs on a period match ( $TBCTR=TBPRD$ ).

### 22.6.4 AQCTLA and AQCTLB Shadow Mode Operations

To enable Action Qualifier mode changes which must occur at the end of a period even when the phase changes, shadowing of the AQCTLA and AQCTLB registers has been added on ePWMs type 2 and later. Additionally, shadow to active load on SYNC of these registers is supported as well. Shadowing of this register is enabled and disabled by the AQCTL[SHDWAQAMODE] and AQCTL[SHDWAQBMODE] bits. These bits enable and disable the AQCTLA shadow register and AQCTLB shadow register, respectively. The behavior of the two load modes is:

#### Shadow Mode:

The shadow mode for the AQCTLA is enabled by setting the AQCTL[SHDWAQAMODE] bit, and the shadow register for AQCTLB is enabled by setting the AQCTL[SHDWAQBMODE] bit. Shadow mode is disabled by default for both AQCTLA and AQCTLB

If the shadow register is enabled, then the content of the shadow register is transferred to the active register on one of the following events as specified by the AQCTL[LDAQAMODE], AQCTL[LDAQBMODE], AQCTL[LDAQASYNC], and AQCTL[LDAQBSYNC] register bits:

- CTR = PRD: Time-base counter equal to the period ( $TBCTR = TBPRD$ ).
- CTR = Zero: Time-base counter equal to zero ( $TBCTR = 0x00$ )
- Both CTR = PRD and CTR = Zero
- SYNC event caused by DCAEVT1 or DCBEVT1 or EPWMxSYNCl or  $TBCTL[SWFSYNC]$
- Both SYNC event or a selection made by LDAQAMODE/LDAQBMODE

#### Global Load Support

Global load control mechanism can also be used for AQCTLA:AQCTLA2, AQCTLB:AQCTLB2, and AQCSFRC registers by configuring the appropriate bits in the global load configuration register (GLDCFG). When global load mode is selected, the transfer of contents from shadow register to active register for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in the Global Shadow to Active Load Control Register (GLDCTL). The global load control mechanism is explained in [Section 22.4.7](#).


#### Immediate Load Mode:

If the immediate load mode is selected (that is,  $AQCTL[SHDWAQAMODE] = 0$  or  $AQCTL[SHDWAQBMODE] = 0$ ), then a read from or a write to the register goes directly to the active register. See [Figure 22-24](#) and [Figure 22-25](#).

**Note**


Shadow to Active Load of Action Qualifier Output A/B Control Register [AQCTLA and AQCTLB] on CMPA = 0 or CMPB = 0 boundary

If the Counter-Compare A Register (CMPA) or Counter-Compare B Register (CMPB) is set to a value of 0 and the action qualifier action on AQCTLA and AQCTLB is configured to occur in the same instant as a shadow to active load (that is, CMPA = 0 and AQCTLA shadow to active load on TBCTR = 0 using AQCTL register LDAQAMODE and LDAQAMODE bits), then both events enter contention. It is recommended to use a Non-Zero Counter-Compare when using Shadow to Active Load of Action Qualifier Output A/B Control Register on TBCTR = 0 boundary.



- A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs (for example, CMPSSx and TZ signals).

**Figure 22-24. AQCTL[SHDWAQAMODE]**



- A. These events are generated by the ePWM digital compare (DC) submodule based on the levels of the TRIPIN inputs (for example, CMPSSx and TZ signals).

**Figure 22-25. AQCTL[SHDWAQBMODE]**

## 22.6.5 Configuration Requirements for Common Waveforms

### Note

The waveforms in this chapter show the behavior of the ePWMs for a static compare register value. In a running system, the active compare registers (CMPA and CMPB) are typically updated from the respective shadow registers once every period. Specify when the update takes place: either when the time-base counter reaches zero or when the time-base counter reaches the period. There are some cases when the action based on the new value can be delayed by one period or the action based on the old value can take effect for an extra period. Some PWM configurations avoid this situation. These include, but are not limited to, the following:

#### Use up-down count mode to generate a symmetric PWM:

- If loading CMPA/CMPB on zero, then use CMPA/CMPB values greater than or equal to 1.
- If loading CMPA/CMPB on period, then use CMPA/CMPB values less than or equal to TBPRD-1.

This means there is always a pulse of at least one TBCLK cycle in a PWM period which, when very short, tend to be ignored by the system.

#### Use up-down count mode to generate an asymmetric PWM:

- To achieve 50%-0% asymmetric PWM use the following configuration: Load CMPA/CMPB on period and use the period action to clear the PWM and a compare-up action to set the PWM. Modulate the compare value from 0 to TBPRD to achieve 50%-0% PWM duty.

#### When using up-count mode to generate an asymmetric PWM:

- To achieve 0-100% asymmetric PWM, you **must** load CMPA/CMPB on TBPRD. When CMPA/CMPB is not loaded on TBCTR=PRD, boundary conditions can occur depending on the timing of the write and the value written to CMPA/CMPB. Use the Zero action to set the PWM and a compare-up action to clear the PWM. Modulate the compare value from 0 to TBPRD+1 to achieve 0-100% PWM duty.

#### When using up-count mode to generate an asymmetric PWM with deadband enabled:

- To achieve 0%-100% PWM use the following configuration: When the CMPA value is too close to 0 or PRD such that the following conditions are met ( $CMPX < \text{Deadband}$ ) or ( $CMPX > \text{PRD} - \text{Deadband}$ ), the actions specified by the AQCTL register for CMPX do not take effect. To avoid this, the AQCTL settings must be altered under these conditions only to generate either high or low pulses for both CAU or CAD events (both set or both clear). Make sure that this software update is occurring synchronous to the PWM carrier cycle, and shadow mode is enabled.


#### When using up-down count mode to generate an asymmetric PWM with deadband enabled:

- To achieve 0%-100% PWM use the following configuration: When the CMPA value is too close to 0 or PRD such that the following conditions are met ( $CMPX < \text{Deadband}/2$ ) or ( $CMPX > \text{PRD} - (\text{Deadband})/2$ ), the actions specified by the AQCTL register for CMPX do not take effect. To avoid this, the AQCTL settings must be altered under these conditions only to generate either high or low pulses for both CAU or CAD events (both set or both clear). Make sure that this software update is occurring synchronous to the PWM carrier cycle, and shadow mode is enabled.

See [Using Enhanced Pulse Width Modulator \(ePWM\) Module for 0-100% Duty Cycle Control](#).

Figure 22-26 shows how a symmetric PWM waveform can be generated using the up-down-count mode of the TBCTR. In this mode, 0%-100% DC modulation is achieved by using equal compare matches on the up count and down count portions of the waveform. In the example shown, CMPA is used to make the comparison. When the counter is incrementing, the CMPA match pulls the PWM output high. Likewise when the counter is decrementing, the compare match pulls the PWM signal low. When  $CMPA = 0$ , the PWM signal is high for the entire period giving a 100% duty waveform. When  $CMPA = TBPRD$ , the PWM signal is low achieving 0% duty.


When using this configuration in practice, if loading CMPA/CMPB on zero, then use CMPA/CMPB values greater than or equal to 1. If loading CMPA/CMPB on period, then use CMPA/CMPB values less than or equal to TBPRD-1. This means there is always a pulse of at least one TBCLK cycle in a PWM period which, when very short, tend to be ignored by the system.



**Figure 22-26. Up-Down Count Mode Symmetrical Waveform**


The PWM waveforms in [Figure 22-27](#) through [Figure 22-32](#) show some common action-qualifier configurations. Some conventions used in the figures and examples are as follows:

- TBPRD, CMPA, and CMPB refer to the value written in the respective registers. The active register, not the shadow register, is used by the hardware.
- CMPx, refers to either CMPA or CMPB.
- EPWMxA and EPWMxB refer to the output signals from ePWMx
- Up-Down means count-up-and-count-down mode, Up means up-count mode and Down means down-count mode
- Sym = Symmetric, Asym = Asymmetric




- A.  $PWM\ period = (TBPRD + 1) \times T_{TBCLK}$
- B. Duty modulation for EPWMxA is set by CMPA, and is active high (that is, high time duty proportional to CMPA).
- C. Duty modulation for EPWMxB is set by CMPB and is active high (that is, high time duty proportional to CMPB).
- D. The "Do Nothing" actions (X) are shown for completeness, but are not shown on subsequent diagrams.
- E. Actions at zero and period, although appearing to occur concurrently, are actually separated by one TBCLK period. TBCTR wraps from period to 0000.

**Figure 22-27. Up, Single Edge Asymmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB—Active High**




- PWM period =  $(TBPRD + 1) \times T_{TBCLK}$
- Duty modulation for EPWMxA is set by CMPA, and is active low (that is, the low time duty is proportional to CMPA).
- Duty modulation for EPWMxB is set by CMPB and is active low (that is, the low time duty is proportional to CMPB).
- Actions at zero and period, although appearing to occur concurrently, are actually separated by one TBCLK period. TBCTR wraps from period to 0000.

**Figure 22-28. Up, Single Edge Asymmetric Waveform with Independent Modulation on EPWMxA and EPWMxB—Active Low**



- A.  $PWM\ frequency = 1 / ((TBPRD + 1) \times T_{TBCLK})$
- B. Pulse can be placed anywhere within the PWM cycle (0000 - TBPRD)
- C. High time duty proportional to (CMPB - CMPA)


**Figure 22-29. Up-Count, Pulse Placement Asymmetric Waveform With Independent Modulation on EPWMxA**



- A.  $PWM\ period = 2 \times TBPRD \times T_{TBCLK}$
- B. Duty modulation for EPWMxA is set by CMPA, and is active low (that is, the low time duty is proportional to CMPA).
- C. Duty modulation for EPWMxB is set by CMPB and is active low (that is, the low time duty is proportional to CMPB).
- D. Outputs EPWMxA and EPWMxB can drive independent power switches.


**Figure 22-30. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Active Low**






- PWM period =  $2 \times \text{TBPRD} \times T_{\text{TBCLK}}$
- Duty modulation for EPWMxA is set by CMPA, and is active low, that is, low time duty proportional to CMPA.
- Duty modulation for EPWMxB is set by CMPB and is active high, that is, high time duty proportional to CMPB.
- Outputs EPWMx can drive upper/lower (complementary) power switches.
- Dead-band = CMPB - CMPA (fully programmable edge placement by software). Note the dead-band module is also available if the more classical edge delay method is required.

**Figure 22-31. Up-Down Count, Dual-Edge Symmetric Waveform, with Independent Modulation on EPWMxA and EPWMxB — Complementary**



- PWM period =  $2 \times \text{TBPRD} \times \text{TBCLK}$
- Rising edge and falling edge can be asymmetrically positioned within a PWM cycle. This allows for pulse placement techniques.
- Duty modulation for EPWMxA is set by CMPA and CMPB.
- Low time duty for EPWMxA is proportional to  $(\text{CMPA} + \text{CMPB})$ .
- To change this example to active high, CMPA and CMPB actions need to be inverted (that is, Clear on CMPA, Set on CMPB).
- Duty modulation for EPWMxB is fixed at 50% (utilizes spare action resources for EPWMxB).

**Figure 22-32. Up-Down Count, Dual-Edge Asymmetric Waveform, with Independent Modulation on EPWMxA—Active Low**



- PWM period =  $2 \times \text{TBPRD} \times \text{TTBCLK}$
- Independent T1 event actions when counter is counting up and when the counter is counting down are used to generate EPWMxA output.
- Independent T2 event actions when counter is counting up and when the counter is counting down are used to generate EPWMxB output.
- TZ1 is selected as the source for T1.
- TZ2 is selected as the source for T2.

**Figure 22-33. Up-Down Count, PWM Waveform Generation Utilizing T1 and T2 Events**

## 22.7 XCMP Complex Waveform Generator Mode

The XCMP complex waveform generator mode is available in the type 5 ePWM and is enabled when XCMPEN is set. The main feature of the XCMP mode is to generate multiple ePWM pulses, with high resolution edge placement if needed, within one ePWM period.

XCMP features include:

- Up to eight counter compare registers XCMP1-XCMP8
- High resolution (HRPWM) edge placement support
- Up-Count counter mode support

---

**Note**

Down-Count and Up-Down-Count counter modes are not supported

---

- Pulse generation is only supported on XCMP1-8 matches (no support for counter events such as PRD and ZRO, or T1/T2 events)
- ePWM module synchronization is not allowed in XCMP mode

---

**Note**

The application software must disable the ePWM synchronization when XCMP mode is enabled.

- XCMP1-8 are loaded through CMPA and CMPB
- The eight XCMPn registers, can be allocated to either CMPA or CMPB through the application software configuration
- XAQCTLA and XAQCTLB registers determine the actions taken on the ePWM output for each XCMP1-8 counter matches
- Up to three ePWM period cycles can be configured at once through three shadow buffers

- Each shadow buffer contains shadow registers for XCMP1-8, XTBPRD, XAQCTLA, XAQCTLB, CMPC, CMPD, and XMINMAX (which is used for CAPEVT signal generation)
- Shadow buffer SHDW2 and SHDW3 can be repeated up to eight times
- All ePWM modules can be linked to trigger the start of their shadow loading at the same time through EPWMXLINKXLOAD

### 22.7.1 XCMP Allocation to CMPA and CMPB

The first criteria that must be selected is whether both EPWM channel A and channel B outputs are required. If both channel A and channel B are required, XCMP registers must be assigned to both CMPA and CMPB. The XCMP<sub>n</sub> registers loaded to CMPA are used for configuring the A channel through XAQCTLA actions. The XCMP<sub>n</sub> registers loaded to CMPB are used for configuring the B channel through XAQCTLB actions.

XCMP allocation to CMPA and CMPB is done through XCMPCTL1.XCMPSPPLIT. If both channel A and channel B are required in the system, then the XCMPCTL1.XCMPSPPLIT must be set. This allows CMPA to use XCMP1-n (where n has a maximum value of 4) while CMPB uses XCMP5-m (where m has a maximum value of 8). If only channel A is needed, then XCMPCTL1.XCMPSPPLIT must be cleared, allowing CMPA to use XCMP1-n (where n has a maximum value of 8), which means up to eight edges can be generated on channel A.

#### Note

The maximum number of edges that channel B can have is four, when XCMP5-8 are allocated to CMPB and all four XCMP5-8 are used by setting the XCMPB\_ALLOC to use all available XCMPs.

XCMPA\_ALLOC and XCMPB\_ALLOC determines how many of the available XCMPs for each CMPA and CMPB must be used in the ePWM configuration.




Figure 22-34. Allocate All XCMP1-8 to CMPA




Figure 22-35. XCMP1-4 Allocated to CMPA and XCMP5-8 Allocated to CMPB

### 22.7.2 XCMP Shadow Buffers

Three SHDW buffers are available for XCMP configurations. Each SHDW buffer contains the XCMP1-8 values (CMPA and CMPB values), XTBPDR (TBPRD value), XCMPC (CMPC value), XCMPD (CMPD value), XAQCTLA and XAQCTLB. Each SHDW buffer also contains the XMINMAX values which are used for CAPEVT signal generation.

With the three SHDW buffer (SHDW1, SHDW2 and SHDW3) the values used for the upcoming ePWM period cycles can be buffered.

With XCOMPEN set, the load of the active registers are controlled by the XLOADCTL and XLOAD registers. The shadow to active loading of the registers (other than XMINMAX, XCMPC, XCMPD) are always done three cycles prior to TBCTR==ZERO event. XMINMAX, XCMPC and XCMPD shadow loading is done at TBCTR==PRD.

There are two load modes configured by XLOADCTL[LOADMODE]:

- **LOADONCE** Mode (XLOADCTL[LOADMODE] = 0)
  - In LOADONCE mode, XLOADCTL[SHDWBUFPTR\_LOADONCE] is used to set the pointer location of the shadow buffer.
  - XLOADCTL[SHDWBUFPTR\_LOADONCE] is set by the user and is **NOT** automatically decremented. Upon the occurrence of the first load strobe (write of '1' to XLOAD[STARTLD] bit), active register set is loaded from the XLOADCTL[SHDWBUFPTR\_LOADONCE] SHDW selected by the user. Further load strobes are ignored, and ePWM waveform generation continues with the active register set until next XLOAD[STARTLD] is initiated.
  - When the software sets the XLOAD[STARTLD] bit again, the active register set is loaded from the XLOADCTL[SHDWBUFPTR\_LOADONCE] SHDW selected by the user. If the user wants to initiate a SHDW load from a different shadow register set, then the software can update the XLOADCTL[SHDWBUFPTR\_LOADONCE] register accordingly before setting the XLOADCTL[STARTLD].

- **LOADMULTIPLE Mode** (XLOADCTL[LOADMODE] = 1)
  - XLOADCTL[SHDWBUFPTR\_LOADMULTIPLE] always points to the current shadow register set that is loaded into the active registers set.
  - Setting the XLOAD[STARTLD] bit initiates a load strobe. The SHDW buffer pointer resets to XLOADCTL[SHDWLEVEL] and the corresponding buffer contents are loaded to the active register set. When the next valid load strobe arrives, XLOADCTL[SHDWBUFPTR\_LOADMULTIPLE] is decremented by 1 and the corresponding buffer contents are loaded to the active register set. This continues until the XLOADCTL[SHDWBUFPTR\_LOADMULTIPLE] value reaches 1. At this time SHDW1 values get copied to the active register set. Further load strobes are ignored and the ePWM waveform generation continues with the active register set until next XLOAD[STARTLD] is initiated.
  - Once the XLOADCTL[SHDWBUFPTR\_LOADMULTIPLE] value reaches 1, no further decrements to the this pointer are done until the next STARTLD initiation. This means the XLOADCTL[SHDWBUFPTR\_LOADMULTIPLE] remains at value of '1', indicating that the SHDW1 register set is in use till the next load initiation by user.
  - For a SHDWLEVEL of 3 buffers SHDW3 is loaded first followed by SHDW2 and SHDW1. Then until the next STARTLD write by the software, the SHDW1 values are in use.




Figure 22-36. XCMP- Load Once Functionality




Figure 22-37. XCMP- Load Multiple Functionality

With this new loading scheme, the global load functionality also changes when using XCMP mode. In this new configuration, once a write to STARLD occurs, the next time the time base counter equals zero or a force load software write occurs, the shadow buffer pointers get reset, based on the load mode (load once or load multiple).




Figure 22-38. Global Load: Signals and Registers

Shadow buffers can also be repeated more than once. Shadow buffer repeat counters are:

- Users can optionally repeat each shadow buffer multiple times. This option sets the repeat count for SHDW2 and SHDW3 buffers before the pointer moves to the SHDW1 buffer. SHDW1 buffer by default repeats until the next load is initiated by the software and hence there is no configurable repeat option for SHDW1 buffer.
- Repeat counter option of the shadow buffers is applicable in LOADMULTIPLE mode. In the LOADONCE mode, user can manually keep track of the repeat counts and move to the SHDW pointer buffer.
- Each shadow buffer has a 3-bit counter. Each buffer can be set to repeat up to 8 times before moving the pointer to the next buffer.
- XLOADCTL[RPTBUF2PRD] and XLOADCTL[RPTBUF3PRD] are used to control the repeat period for each SHDW buffer.


No shadowing can be set by setting the XLOADCTL[SHDWLEVEL] to '0'. In this case, the ACTIVE registers are available for use (XCMP1\_ACTIVE, XCMP2\_ACTIVE, and so on).

### 22.7.3 XCMP Operation

The XCMP complex waveform generation mode is described in this section.

The XCMP mode can be used to generate multiple edges within one ePWM period. The application software must write the location of the ePWM waveform edges to the XCMP registers. Each XCMPn register assigned and used for an ePWM CMPx (CMPA or CMPB) must be spaced out according to the following guidelines to make sure of correct waveform generation.

Figure 22-39 shows an example of four XCMP values being loaded into CMPA during one period cycle and the remaining four XCMP values being used for CMPB. When the action for the last XCMP value loaded into CMPA/CMPB in a period is met, the last value for CMPA/CMPB remains until the next time TBCTR = 0 due to a new shadow set load.



**Figure 22-39. CMPA and CMPB values being loaded from XCMP registers**

Assume XCMP1-3 are assigned and used by CMPA (XCMP4 is not used), and XCMP5-6 are assigned and used by CMPB (XCMP7 and XCMP8 are not used):

- For XCMP1-8 to be split between CMPA and CMPB, software must write  $\text{XCMPCTL1}[\text{XCMPSPPLIT}] = 1$
- For CMPA to only use XCMP1-3, software must write  $\text{XCMPCTL1}[\text{CMPA\_ALLOC}] = 3$
- For CMPB to only use XCMP5-6, software must write  $\text{XCMPCTL1}[\text{CMPB\_ALLOC}] = 6$

For XCMP1-3 in this scenario, since all are used by CMPA, the values written to XCMP1, XCMP2, and XCMP3 must:

- Without high-resolution edge placement requirement:  $\text{XCMP}(n+1) > (\text{XCMP}n) + 1$
- With high-resolution edge placement requirement:  $\text{XCMP}(n+1) > (\text{XCMP}n) + 3$

The requirements above for the minimum difference between  $\text{XCMP}(n+1)$  and  $\text{XCMP}n$  must be met in the application software.

The actions taken for each XCMP1-8 must be configured in XAQCTLA and XAQCTLB.

If shadowing is required then the XCMP1-8, XAQCTLA and XAQCTLB values must be written to the corresponding shadow buffer. As an example, Table 22-9 shows how the shadow buffers are used in LOADMULTIPLE mode.

The SHDW buffers 2 and 3 can also be repeated more than once by using the RPTBUF2PRD and RPTBUF3PRD.


**Table 22-9. SHDW Buffer Loading Example**

	XCMPn, XTBPRD			XTBPRD, TBPRD	XCMPn: XCMPnHR	CMPA: CMPAHR	What happens next?
	SHDW3FULL	SHDW2FULL	SHDW1FULL	Active	Active	Active	
CPU Initialization	Set	Set	Set				Registers initialized by CPU. Load event occurs.
ePWM Cycle 1	Clear	Set	Set	XTBPRD_ SHDW3	XCMPn_ SHDW3	XCMPn_ SHDW3	SHDWBUFPtr set to 3
ePWM Cycle 2	Clear	Clear	Set	XTBPRD_ SHDW2	XCMPn_ SHDW2	XCMPn_ SHDW2	SHDWBUFPtr set to 2
ePWM Cycle 3	Clear	Clear	Clear	XTBPRD_ SHDW1	XCMPn_ SHDW1	XCMPn_ SHDW1	SHDWBUFPtr set to 1
ePWM Cycle 4	Clear	Clear	Clear	XTBPRD_ SHDW1	XCMPn_ SHDW1	XCMPn_ SHDW1	SHDWBUFPtr set to 1 No shadow to active loading from buffer. Operation continues with values in XCMPn_ACTIVE registers.
ePWM Cycle 5	Clear	Clear	Clear	XTBPRD_ SHDW1	XCMPn_ SHDW1	XCMPn_ SHDW1	SHDWBUFPtr set to 1 Continues operation with same values in XCMPn_ACTIVE until the next buffer load event
CPU Load (During ePWM Cycle 5)	Set	Set	Set	XTBPRD_ SHDW1	XCMPn_ SHDW1	XCMPn_ SHDW1	CPU loads new shadow value set. Load event occurs. SHDWBUFPtr set to 3
ePWM Cycle 6	Clear	Set	Set	XTBPRD_ SHDW3	XCMPn_ SHDW3	XCMPn_ SHDW3	SHDWBUFPtr set to 3
ePWM Cycle 7	Clear	Clear	Set	XTBPRD_ SHDW2	XCMPn_ SHDW2	XCMPn_ SHDW2	SHDWBUFPtr set to 2
ePWM Cycle 8	Clear	Clear	Clear	XTBPRD_ SHDW1	XCMPn_ SHDW1	XCMPn_ SHDW1	SHDWBUFPtr set to 1
ePWM Cycle 9	Clear	Clear	Clear	XTBPRD_ SHDW1	XCMPn_ SHDW1	XCMPn_ SHDW1	Continues operation with the same values in XCMPn_ACTIVE until the next buffer load event. SHDWBUFPtr set to 1
ePWM Cycle 10	Set	Set	Set	XTBPRD_ SHDW1	XCMPn_ SHDW1	XCMPn_ SHDW1	CPU loads new shadow register set. Load event occurs. SHDWBUFPtr set to 3



## 22.8 Dead-Band Generator (DB) Submodule

Figure 22-40 illustrates the dead-band submodule within the ePWM.



**Figure 22-40. Dead\_Band Submodule**

### 22.8.1 Purpose of the Dead-Band Submodule

The action-qualifier (AQ) module section discussed how the AQ module can generate the required dead band by having full control over edge placement using both the CMPA and CMPB resources of the ePWM module. However, if the more classical edge delay-based dead band with polarity control is required, then the dead-band submodule described here must be used.

The key functions of the dead-band module are:

- Generating appropriate signal pairs (EPWMxA and EPWMxB) with dead-band relationship from a single EPWMxA input
- Programming signal pairs for:
  - Active high (AH)
  - Active low (AL)
  - Active high complementary (AHC)
  - Active low complementary (ALC)
- Adding programmable delay to rising edges (RED)
- Adding programmable delay to falling edges (FED)
- Can be totally bypassed from the signal path (note dotted lines in diagram)

### 22.8.2 Dead-band Submodule Additional Operating Modes

On type 1 ePWM RED can appear on one channel output and FED can appear on the other channel output.

The following list shows the distinct difference between type 1 and type 4 modules with respect to dead-band operating modes:

- By adding S6, S7, and S8 in [Figure 22-41](#), RED and FED can appear on both the A-channel and B-channel outputs. Additionally, both RED and FED together can be applied to either the A-channel or B-channel outputs to allow B-channel phase shifting with respect to the A-channel.

---

#### Note

Phase shifting B-channel with respect to the A-channel using the dead-band submodule additional operating modes has limitations with respect to the choice of RED and FED delay with respect to the operating duty cycle of the ePWMxA and ePWMxB outputs.

---

- The dead-band counters have also been increased to 14 bits
- Deadband and deadband high-resolution registers are now shadowed
- High-resolution deadband RED and FED have been enabled using the DBREDHR and DBFEDHR registers

---

#### Note

The PWM chopper is not enabled when high-resolution deadband is enabled.

High-resolution deadband RED and FED requires half-cycle clocking mode (DBCTL[HALFCYCLE] = 1).

Cannot have both RED and FED together applied to both ePWMxA and ePWMxB. RED and FED together can be applied only to either OutA OR OutB.

Phase shifting B-channel with respect to the A-channel: When PWMxB is derived from PWMxA using the DEDB\_MODE bit and by delaying rising edge and falling edge by the phase shift amount. When the duty cycle value on PWMxA is less than this phase shift amount, PWMxA's falling edge has precedence over the delayed rising edge for PWMxB. Make sure the duty cycle value of the current waveform applied to the dead-band module is greater than the required phase shift amount.

The Type 4 action qualifier and dead-band outputs of the ePWM module are delayed by one TBCLK cycle in comparison to the Type 2 ePWM module, although the Type 4 behavior is the same as the Type 3 PWM. Both PWMA and PWMB signals are delayed under all circumstances.

---

### Shadow Mode:

The shadow mode for the DBRED is enabled by setting the DBCTL[SHDWDBREDDMODE] bit and the shadow register for DBFED is enabled by setting the DBCTL [SHDWDBFEDMODE] bit. Shadow mode is disabled by default for both DBRED and DBFED

If the shadow register is enabled, then the content of the shadow register is transferred to the active register on one of the following events as specified by the DBCTL [LOADREDDMODE] and DBCTL [LOADFEDMODE] register bits:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD).
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero

The DBCTL register can be shadowed. The shadow mode for DBCTL is enabled by setting the DBCTL2[SHDWDBCTLMODE] bit. If the shadow register is enabled then the content of the shadow register is transferred to the active register on one of the following events as specified by the DBCTL2[LOADDBCTLMODE] register bit:

- CTR = PRD: Time-base counter equal to the period (TBCTR = TBPRD)
- CTR = Zero: Time-base counter equal to zero (TBCTR = 0x00)
- Both CTR = PRD and CTR = Zero

---

#### Note

The application software must enable shadow load mode in the DBCTL[SHDWDBREDDMODE] and DBCTL[SHDWDBFEDMODE] **before** programming values for the DBRED and DBFED registers. If the shadow register is enabled **after** programming the DBRED and DBFED registers, the DBRED and DBFED registers are loaded with a value of 0.

---

### Global Load Support

Global load control mechanism can also be used for DBRED:DBREDHR, DBFED:DBFEDHR, and DBCTL registers by configuring the appropriate bits in the global load configuration register (GLDCFG). When global load mode is selected the transfer of contents from shadow register to active register, for all registers that have this mode enabled, occurs at the same event as defined by the configuration bits in the Global Shadow to Active Load Control Register (GLDCTL). The Global load control mechanism is explained in [Section 22.4.7](#).

---

#### Note

When DBRED/DBFED active is loaded with a new shadow value while DB counters are counting, the new DBRED/DBFED value only affects the NEXT PWMx edge and not the current edge.

A Deadband value of zero cannot be used when the Global Shadow to Active Load is set to occur at CTR=ZERO. Similarly, a Deadband value of PRD cannot be used when the Global Shadow to Active Load is set to occur at CTR=PRD.

---

### Linking DBRED and DBFED

Starting with type 5 EPWM, the DBRED and DBFED values can be linked from one ePWM to another. This allows for simultaneous writes to all linked ePWM registers. For more information, review the EPWMXLINK2 register.

### 22.8.3 Operational Highlights for the Dead-Band Submodule

The configuration options for the dead-band submodule are shown in Figure 22-41.




Figure 22-41. Configuration Options for the Dead-Band Submodule

Although all combinations are supported, not all are typical usage modes. Table 22-10 documents some classical dead-band configurations. These modes assume that the DBCTL[IN\_MODE] is configured such that EPWMxA In is the source for both falling-edge and rising-edge delay. Enhanced, or non-traditional modes can be achieved by changing the input signal source. The modes shown in Table 22-10 fall into the following categories:

- **Mode 1: Bypass both falling-edge delay (FED) and rising-edge delay (RED):** Allows the user to fully disable the dead-band submodule from the PWM signal path.
- **Mode 2-5: Classical Dead-Band Polarity Settings:** These represent typical polarity configurations that can address all the active-high and active-low modes required by available industry power switch gate drivers. The waveforms for these typical cases are shown in Figure 22-42. Note that to generate equivalent waveforms to Figure 22-42, configure the action-qualifier submodule to generate the signal as shown for EPWMxA.
- **Mode 6: Bypass rising-edge delay (RED) and Mode 7: Bypass falling-edge delay (FED):** Finally the last two entries in Table 22-10 show combinations where either the falling-edge delay (FED) or rising-edge delay (RED) blocks are bypassed.

Figure 22-42 shows waveforms for typical cases where  $0% < \text{duty} < 100%$ .


**Table 22-10. Classical Dead-Band Operating Modes**

Mode	Mode Description	DBCTL[POLSEL]		DBCTL[OUT_MODE]	
		S3	S2	S1	S0
1	EPWMxA and EPWMxB Passed Through (No Delay)	X	X	0	0
2	Active High Complementary (AHC)	1	0	1	1
3	Active Low Complementary (ALC)	0	1	1	1
4	Active High (AH)	0	0	1	1
5	Active Low (AL)	1	1	1	1
6	EPWMxA Out = EPWMxA In (No Delay)	0 or 1	0 or 1	0	1
	EPWMxB Out = EPWMxA In with Falling-Edge Delay				
7	EPWMxA Out = EPWMxA In with Rising-Edge Delay	0 or 1	0 or 1	1	0
	EPWMxB Out = EPWMxB In with No Delay				

**Table 22-11. Additional Dead-Band Operating Modes**

Mode Description	DBCTL[DEDB-MODE]	DBCTL[OUTSWAP]	
	S8	S6	S7
EPWMxA and EPWMxB signals are as defined by OUT-MODE bits.	0	0	0
EPWMxA = A-path as defined by OUT-MODE bits.	0	0	1
EPWMxB = A-path as defined by OUT-MODE bits (rising-edge delay or delay-bypassed A-signal path)			
EPWMxA = B-path as defined by OUT-MODE bits (falling-edge delay or delay-bypassed B-signal path)	0	1	0
EPWMxB = B-path as defined by OUT-MODE bits			
EPWMxA = B-path as defined by OUT-MODE bits (falling-edge delay or delay-bypassed B-signal path)	0	1	1
EPWMxB = A-path as defined by OUT-MODE bits (rising-edge delay or delay-bypassed A-signal path)			
Rising-edge delay applied to EPWMxA / EPWMxB as selected by S4 switch (IN-MODE bits) on A signal path only.	0	X	X
Falling-edge delay applied to EPWMxA / EPWMxB as selected by S5 switch (IN-MODE bits) on B signal path only.			
Rising-edge delay and falling-edge delay applied to source selected by S4 switch (IN-MODE bits) and output to B signal path only. <sup>(1)</sup>	1	X	X

- (1) When this bit is set to 1, the user can always either set OUT\_MODE bits such that Apath = InA or set OUTSWAP bits such that EPWMxA=Bpath. Otherwise, EPWMxA is invalid.



**Figure 22-42. Dead-Band Waveforms for Typical Cases (0% < Duty < 100%)**

The dead-band submodule supports independent values for rising-edge (RED) and falling-edge (FED) delays. The amount of delay is programmed using the DBRED and DBFED registers. These are 10-bit registers and the value represents the number of TBCLK (time-base clock) pulses by which a signal edge is delayed. For example, the formula to calculate falling-edge-delay and rising-edge-delay is:

$$FED = DBFED \times T_{TBCLK}$$

$$RED = DBRED \times T_{TBCLK}$$

Where  $T_{TBCLK}$  is the period of TBCLK, the prescaled version of EPWMCLK.

For convenience, delay values for various TBCLK options are shown in [Table 22-12](#). The ePWM input clock frequency that these delay values been computed by is 100MHz.

**Table 22-12. Dead-Band Delay Values in  $\mu$ s as a Function of DBFED and DBRED**

Dead-Band Value		Dead-Band Delay ( $\mu$ s)		
DBFED, DBRED	TBCLK = EPWMCLK/1	TBCLK = EPWMCLK /2	TBCLK = EPWMCLK/4	
1	0.01	0.02	0.04	
5	0.05	0.10	0.20	
10	0.10	0.20	0.40	
100	1.00	2.00	4.00	
200	2.00	4.00	8.00	
400	4.00	8.00	16.00	
500	5.00	10.00	20.00	
600	6.00	12.00	24.00	
700	7.00	14.00	28.00	
800	8.00	16.00	32.00	
900	9.00	18.00	36.00	
1000	10.00	20.00	40.00	

When half-cycle clocking is enabled, the formula to calculate the falling-edge-delay and rising-edge-delay becomes:

$$FED = DBFED \times T_{TBCLK}/2$$

$$RED = DBRED \times T_{TBCLK}/2$$

## 22.9 PWM Chopper (PC) Submodule

The PWM chopper submodule allows a high-frequency carrier signal to modulate the PWM waveform generated by the action-qualifier and dead-band submodules. This capability is important if pulse transformer-based gate drivers to control the power switching elements are needed.

Figure 22-43 illustrates the PWM chopper submodule within the ePWM.




Figure 22-43. PWM Chopper Submodule

### 22.9.1 Purpose of the PWM Chopper Submodule

The key functions of the PWM chopper submodule are:

- Programmable chopping (carrier) frequency
- Programmable pulse width of first pulse
- Programmable duty cycle of second and subsequent pulses
- Can be fully bypassed if not required

### 22.9.2 Operational Highlights for the PWM Chopper Submodule

Figure 22-44 shows the operational details of the PWM chopper submodule. The carrier clock is derived from EPWMCLK. The clock frequency and duty cycle are controlled using the CHPFREQ and CHPDUTY bits in the PCCTL register. The one-shot block is a feature that provides a high energy first pulse to make sure hard and fast power switch turn on, while the subsequent pulses sustain pulses, making sure the power switch remains on. The one-shot width is programmed using the OSHTWTH bits. The PWM chopper submodule can be fully disabled (bypassed) using the CHPEN bit.






Figure 22-44. PWM Chopper Submodule Operational Details

### 22.9.3 Waveforms

Figure 22-45 shows simplified waveforms of the chopping action only; one-shot and duty-cycle control are not shown. Details of the one-shot and duty-cycle control are discussed in the following sections.




Figure 22-45. Simple PWM Chopper Submodule Waveforms Showing Chopping Action Only


### 22.9.3.1 One-Shot Pulse

The width of the first pulse can be programmed to any of 16 possible pulse width values. The width or period of the first pulse is given by:

$$T_{1stpulse} = T_{EPWMCLK} \times 8 \times OSHTWTH$$

Where  $T_{EPWMCLK}$  is the period of the system clock (EPWMCLK) and OSHTWTH is the four control bits (value from 1 to 16)

Figure 22-46 shows the first and subsequent sustaining pulses and Table 22-13 gives the possible pulse width values for a EPWMCLK = 80MHz.



**Figure 22-46. PWM Chopper Submodule Waveforms Showing the First Pulse and Subsequent Sustaining Pulses**


**Table 22-13. Possible Pulse Width Values for EPWMCLK = 80MHz**

OSHTWTH (hex)	Pulse Width (ns)
0	100
1	200
2	300
3	400
4	500
5	600
6	700
7	800
8	900
9	1000
A	1100
B	1200
C	1300
D	1400
E	1500
F	1600

### 22.9.3.2 Duty Cycle Control

Pulse transformer-based gate drive designs need to comprehend the magnetic properties or characteristics of the transformer and associated circuitry. Saturation is one such consideration. To assist the gate drive designer, the duty cycles of the second and subsequent pulses have been made programmable. These sustaining pulses make sure the correct drive strength and polarity is maintained on the power switch gate during the on period, and hence a programmable duty cycle allows a design to be tuned or optimized using software control.

Figure 22-47 shows the duty cycle control that is possible by programming the CHPDUTY bits. One of seven possible duty ratios can be selected ranging from 12.5% to 87.5%.



**Figure 22-47. PWM Chopper Submodule Waveforms Showing the Pulse Width (Duty Cycle) Control of Sustaining Pulses**

## 22.10 Trip-Zone (TZ) Submodule

Each ePWM module is connected to six  $\overline{TZn}$  signals ( $\overline{TZ1}$  to  $\overline{TZ6}$ ).  $\overline{TZ1}$  to  $\overline{TZ3}$  are sourced from the GPIO mux.  $\overline{TZ4}$  is sourced from an inverted EQEPxERR signal on those devices with an EQEP module.  $\overline{TZ5}$  is connected to the system clock fail logic, and  $\overline{TZ6}$  is sourced from the EMUSTOP output from the CPU. These signals indicate external fault or trip conditions, and the ePWM outputs can be programmed to respond accordingly when faults occur.

Figure 22-48 illustrates the trip-zone submodule within the ePWM.




Figure 22-48. Trip-Zone Submodule

### 22.10.1 Purpose of the Trip-Zone Submodule

The key functions of the trip-zone submodule are:

- Trip inputs  $\overline{TZ1}$  to  $\overline{TZ6}$  can be flexibly mapped to any ePWM module.
- Upon a fault condition, outputs EPWMxA and EPWMxB can be forced to one of the following:
  - High
  - Low
  - High-impedance
  - No action taken
- Support for one-shot trip (OSHT) for major short circuits or over-current conditions.
- Support for cycle-by-cycle tripping (CBC) for current limiting operation.
- Support for digital compare tripping (DC) based on state of on-chip analog comparator module outputs and  $\overline{TZ1}$  to  $\overline{TZ3}$  signals.
- Each trip-zone input and digital compare (DC) submodule DCAEVT1/2 or DCBEVT1/2 force event can be allocated to either one-shot or cycle-by-cycle operation.
- Interrupt generation is possible on any trip-zone input.
- Software-forced tripping is also supported.
- The trip-zone submodule can be fully bypassed if the trip-zone submodule is not required.

### 22.10.2 Operational Highlights for the Trip-Zone Submodule

The following sections describe the operational highlights and configuration options for the trip-zone submodule.

The trip-zone signals  $\overline{TZ1}$  to  $\overline{TZ6}$  (also collectively referred to as  $\overline{TZn}$ ) are active-low input signals. When one of these signals goes low, or when a DCAEVT1/2 or DCBEVT1/2 force happens based on the TZDCSEL register event selection, the indication is that a trip event has occurred. Each ePWM module can be individually configured to ignore or use each of the trip-zone signals or DC events. Which trip-zone signals or DC events are used by a particular ePWM module is determined by the TZSEL register for that specific ePWM module. The trip-zone signals can or cannot be synchronized to the ePWMclock (EPWMCLK) and digitally filtered within the GPIO MUX block. A minimum of  $3 \cdot TBCLK$  low pulse width on  $\overline{TZn}$  inputs is sufficient to trigger a fault condition on the ePWM module. If the pulse width is less than this, the trip condition cannot be latched by CBC or OST latches. The asynchronous trip makes sure that if clocks are missing for any reason, the outputs can still be tripped by a valid event present on  $\overline{TZn}$  inputs. The GPIOs or peripherals must be appropriately configured. For more information, see the *System Control and Interrupts* chapter.

Each  $\overline{TZn}$  input can be individually configured to provide either a cycle-by-cycle or one-shot trip event for an ePWM module. DCAEVT1 and DCBEVT1 events can be configured to directly trip an ePWM module or provide a one-shot trip event to the module. Likewise, DCAEVT2 and DCBEVT2 events can also be configured to directly trip an ePWM module or provide a cycle-by-cycle trip event to the module. This configuration is determined by the TZSEL[DCAEVT1/2], TZSEL[DCBEVT1/2], TZSEL[CBCn], and TZSEL[OSHTn] control bits (where n corresponds to the trip input), respectively.

- **Cycle-by-Cycle (CBC):**

When a cycle-by-cycle trip event occurs, the action specified in the TZCTL[TZA] and TZCTL[TZB] bits is carried out immediately on the EPWMxA and EPWMxB outputs. [Table 22-14](#) lists some of the possible actions. Independent actions can be specified based on the occurrence of the event while the counter is counting up or while the counter is counting down by appropriately configuring bits in the TZCTL2 register. Actions specified in the TZCTL2 register take effect only when the ETZE bit in TZCTL2 is set.

Additionally, when a cycle-by-cycle trip event occurs, the cycle-by-cycle trip event flag (TZFLG[CBC]) is set and a EPWMx\_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller. A corresponding flag for the event that caused the CBC event is also set in register TZCBCFLG.

If the CBC interrupt is enabled using the TZEINT register and DCAEVT2 or DCBEVT2 are selected as CBC trip sources using the TZSEL register, it is not necessary to also enable the DCAEVT2 or DCBEVT2 interrupts in the TZEINT register, as the DC events trigger interrupts through the CBC mechanism.

The specified condition on the inputs is automatically cleared based on the selection made with TZCLR[CBCPULSE] if the trip event is no longer present. Therefore, in this mode, the trip event is cleared or reset every PWM cycle. The TZFLG[CBC] and TZCBCFLG flag bits remain set until the flag bits are manually cleared by writing to the TZCLR[CBC] and TZCBCCLR flag bits. If the cycle-by-cycle trip event is still present when the TZFLG[CBC] and TZCBCFLG register bits are cleared, then these bits are again immediately set.

- **One-Shot (OSHT):**

When a one-shot trip event occurs, the action specified in the TZCTL[TZA] and TZCTL[TZB] bits is carried out immediately on the EPWMxA and EPWMxB output. [Table 22-14](#) lists some of the possible actions. Independent actions can be specified based on the occurrence of the event while the counter is counting up and while the counter is counting down by appropriately configuring bits in TZCTL2 register. Actions specified in TZCTL2 register take effect only when ETZE bit in TZCTL2 is set.

Additionally, when a one-shot trip event occurs, the one-shot trip event flag (TZFLG[OST]) is set and a EPWMx\_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller. A corresponding flag for the event that caused the OST event is also set in register TZOSTFLG. The one-shot trip condition must be cleared manually by writing to the TZCLR[OST] bit. If desired, the TZOSTFLG register bit can be cleared by manually writing to the corresponding bit in the TZOSTCLR register.

If the one-shot interrupt is enabled using the TZEINT register and DCAEVT1 or DCBEVT1 are selected as OSHT trip sources using the TZSEL register, it is not necessary to also enable the DCAEVT1 or DCBEVT1 interrupts in the TZEINT register, as the DC events trigger interrupts through the OSHT mechanism.

---

#### Note

Clear the TZFLG and TZOSTFLG flags after making sure that the TRIPIN source of the OST has become inactive. Otherwise, if interrupts are enabled, depending on when the flags are cleared, an OST interrupt can occur and the OST flags are zero.

---

- **Digital Compare Events (DCAEVT1/2 and DCBEVT1/2):**

A digital compare DCAEVT1/2 or DCBEVT1/2 event is generated based on a combination of the DCAH/DCAL and DCBH/DCBL signals as selected by the TZDCSEL register. The signals which source the DCAH/DCAL and DCBH/DCBL signals are selected using the DCTRIPSEL register and can be either trip zone input pins or analog comparator CMPSSx signals. For more information on the digital compare submodule signals, see [Section 22.14](#).

When a digital compare event occurs, the action specified in the TZCTL[DCAEVT1/2] and TZCTL[DCBEVT1/2] bits is carried out immediately on the EPWMxA and EPWMxB output. [Table 22-14](#) lists the possible actions. Independent actions can be specified based on the occurrence of the event while the counter is counting up and while the counter is counting down by appropriately configuring bits in TZCTLDCA and TZCTLDCA and TZCTLDCA and TZCTLDCA registers take effect only when ETZE bit in TZCTL2 is set.

In addition, the relevant DC trip event flag (TZFLG[DCAEVT1/2] / TZFLG[DCBEVT1/2]) is set and a EPWMx\_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller.

The specified condition on the pins is automatically cleared when the DC trip event is no longer present. The TZFLG[DCAEVT1/2] or TZFLG[DCBEVT1/2] flag bit remains set until the flag is manually cleared by writing to the TZCLR[DCAEVT1/2] or TZCLR[DCBEVT1/2] bit. If the DC trip event is still present when the TZFLG[DCAEVT1/2] or TZFLG[DCBEVT1/2] flag is cleared, then the flag is again immediately set.

- **Edge detection within a programmable TBCTR range (CAPEVT):**


An edge detection within a programmable TBCTR range is added in type 5 ePWM. When a CAPIN edge does not occur within a specified range of TBCTR values, the CAPEVT signal is generated. The TBCTR range during which a CAPIN edge must occur is determined by XMINMAX\_ACTIVE register. A gating signal CAPGATE can also be used to gate the CAPIN edge. For more information on the CAPEVT signal, see [Section 22.14.4.4](#).

In addition, the EPWMx\_TZINT interrupt is generated when enabled in the TZEINT register and interrupt controller.

The TZFLG[CAPEVT] flag bit remains set until the flag is manually cleared by writing to the TZCLR[CAPEVT] bit. If the CAPEVT event is still present when the TZFLG[CAPEVT] flag is cleared, then the flag is again immediately set.

The action taken when a trip event occurs can be configured individually for each of the ePWM output pins by way of the TZCTL, TZCTL2, TZCTLDCA, and TZCTLDCB register bit fields. Some of the possible actions, shown in Table 22-14, can be taken on a trip event.

The trip signal generated by the ePWM module can be selected through the TZTRIPOUTSEL register. This register has an ORed version of all the enabled trip signals. The TRIPOUT signal is routed to eCAP Trip Mux, PWM-XBAR and Output-XBAR.



**Figure 22-49. Trip-Zone TRIPOUT Selection**

**Table 22-14. Possible Actions On a Trip Event**

TZCTL Register Bitfield Settings	EPWMxA and EPWMxB	Comment
0,0	High-Impedance	Tripped
0,1	Force to High State	Tripped
1,0	Force to Low State	Tripped
1,1	No Change	Do Nothing. No change is made to the output.

### Example 22-1. Trip-Zone Configurations

#### Scenario A:

A one-shot trip event on  $\overline{TZ1}$  pulls both EPWM1A, EPWM1B low and also forces EPWM2A and EPWM2B high.

- Configure the ePWM1 registers as follows:
  - TZSEL[OSHT1] = 1: enables  $\overline{TZ1}$  as a one-shot event source for ePWM1
  - TZCTL[TZA] = 2: EPWM1A is forced low on a trip event.
  - TZCTL[TZB] = 2: EPWM1B is forced low on a trip event.
- Configure the ePWM2 registers as follows:
  - TZSEL[OSHT1] = 1: enables  $\overline{TZ1}$  as a one-shot event source for ePWM2
  - TZCTL[TZA] = 1: EPWM2A is forced high on a trip event.
  - TZCTL[TZB] = 1: EPWM2B is forced high on a trip event.

#### Scenario B:

A cycle-by-cycle event on  $\overline{TZ5}$  pulls both EPWM1A, EPWM1B low.

A one-shot event on  $\overline{TZ1}$  or  $\overline{TZ6}$  puts EPWM2A into a high impedance state.

- Configure the ePWM1 registers as follows:
  - TZSEL[CBC5] = 1: enables  $\overline{TZ5}$  as a cycle-by-cycle event source for ePWM1
  - TZCTL[TZA] = 2: EPWM1A is forced low on a trip event.
  - TZCTL[TZB] = 2: EPWM1B is forced low on a trip event.
- Configure the ePWM2 registers as follows:
  - TZSEL[OSHT1] = 1: enables  $\overline{TZ1}$  as a one-shot event source for ePWM2
  - TZSEL[OSHT6] = 1: enables  $\overline{TZ6}$  as a one-shot event source for ePWM2
  - TZCTL[TZA] = 0: EPWM2A is put into a high-impedance state on a trip event.
  - TZCTL[TZB] = 3: EPWM2B ignores the trip event.

#### Note

When configuring the GPIOs and INPUT X-BAR/EPWM X-BAR options, be aware that a change in the X-BAR input selections can cause an unwanted event. Therefore, set up the GPIO and X-BAR input configurations before enabling the ePWM Trip-Zone. If a requirement is to change the GPIO/X-BAR configurations while the ePWM Trip-Zone is enabled, the user can turn off the TRIPs by clearing the TZSEL register and reconfiguring the TRIP selection (TZSEL) after the INPUT XBAR selection is changed.

### 22.10.3 Generating Trip Event Interrupts

Figure 22-50 and Figure 22-51 illustrate the trip-zone submodule control and interrupt logic, respectively. DCAEVT1/2 and DCBEVT1/2 signals are described in further detail in Section 22.14.






Figure 22-50. Trip-Zone Submodule Mode Control Logic




Figure 22-51. Trip-Zone Submodule Interrupt Logic

The signal CAPEVT is generated from the Capture Control Logic and is available in type 5 EPWM.

These individual flags for the CBC, OST and DCxEVTy can be used to detect the source of the EPWMxTZINT Interrupt. When multiple sources are used to generate the EPWMxTZINT interrupt, reading and clearing the flags takes different actions based on the specific event.

## 22.11 Diode Emulation (DE) Submodule

The purpose of the Diode Emulation logic is to provide hardware features and the necessary hooks into other IPs to implement robust diode mode sense and control in a noisy environment.

Diode Emulation features include:

- Ability to choose any of the comparator outputs as trips to detect entry into DE mode.
- Ability to switch the comparator thresholds, dynamically in hardware upon DE mode entry.
- Two modes of clearing/de-evaluating the DE condition:
  - Software clear
  - Cycle-by-cycle clear on PWMSYNC event
- Configurable source selects of ePWM in DE mode.
- Ability to monitor the DE mode duration and generate a trip event to ePWMs.

Figure 22-52 illustrates the diode emulation submodule within the ePWM.




Figure 22-52. Diode Emulation Submodule

Figure 22-53 shows the interfaces to the DE block. As can be seen from the diagram, DE function is associated with an instance of ePWMx. The EPWMxA and EPWMxB signals from a given instance of ePWM module pass through the associated DE block and minimum dead band logic. In addition to EPWMxA and EPWMxB, two signals, EPWMxA\_DB\_NO\_HR and EPWMxB\_DB\_NO\_HR are tapped from the ePWM modules. These two signals are PWM signals that are tapped before the signals pass through the high-resolution delay lines and come from the dead-band submodule outputs. If high-resolution is not used, then EPWMxA\_DB\_NO\_HR and EPWMxB\_DB\_NO\_HR are just the outputs of the dead-band submodule.




Figure 22-53. Diode Emulation Block Diagram

The DE block can be configured to select one of the comparators or one of the outputs of the Input X-Bar or CLB Input X-Bar, as source of trip signals (TRIPH, TRIPL). The selected comparator is responsible for monitoring the current in the external power converter. Comparator thresholds (High and Low threshold) can be set such that, any breach of these thresholds indicates a need to switch to the DE mode.

**Table 22-15. ePWM DE TripH Selection**

DECOMPSEL.TRIPH	TRIPH Source Signal
0	CMPSSSTRIPH1
1	CMPSSSTRIPH2
2	CMPSSSTRIPH3
3	CMPSSSTRIPH4
4	CMPSSSTRIPH5
5	CMPSSSTRIPH6
6	CMPSSSTRIPH7
7	CMPSSSTRIPH8
8	CMPSSSTRIPH9
9	CMPSSSTRIPH10
10	CMPSSSTRIPH11
11:15	Reserved
16	INPUTXBAR1
17	INPUTXBAR2
18	INPUTXBAR3
19	INPUTXBAR4
20	INPUTXBAR5
21	INPUTXBAR6
22	INPUTXBAR7
23	INPUTXBAR8
24	INPUTXBAR9
25	INPUTXBAR10
26	INPUTXBAR11
27	INPUTXBAR12
28	INPUTXBAR13
29	INPUTXBAR14
30	INPUTXBAR15
31	INPUTXBAR16
32	CLBINPUTXBAR1
33	CLBINPUTXBAR2
34	CLBINPUTXBAR3
35	CLBINPUTXBAR4
36	CLBINPUTXBAR5
37	CLBINPUTXBAR6
38	CLBINPUTXBAR7
39	CLBINPUTXBAR8
40	CLBINPUTXBAR9
41	CLBINPUTXBAR10
42	CLBINPUTXBAR11
43	CLBINPUTXBAR12
44	CLBINPUTXBAR13

**Table 22-15. ePWM DE TripH Selection (continued)**

DECOMPSEL.TRIPH	TRIPH Source Signal
45	CLBINPUTXBAR14
46	CLBINPUTXBAR15
47	CLBINPUTXBAR16
48:63	Reserved

**Table 22-16. ePWM DE TripL Selection**

DECOMPSEL.TRIPL	TRIPL Source Signal
0	CMPSSSTRIPL1
1	CMPSSSTRIPL2
2	CMPSSSTRIPL3
3	CMPSSSTRIPL4
4	CMPSSSTRIPL5
5	CMPSSSTRIPL6
6	CMPSSSTRIPL7
7	CMPSSSTRIPL8
8	CMPSSSTRIPL9
9	CMPSSSTRIPL10
10	CMPSSSTRIPL11
11:15:00	Reserved
16	INPUTXBAR1
17	INPUTXBAR2
18	INPUTXBAR3
19	INPUTXBAR4
20	INPUTXBAR5
21	INPUTXBAR6
22	INPUTXBAR7
23	INPUTXBAR8
24	INPUTXBAR9
25	INPUTXBAR10
26	INPUTXBAR11
27	INPUTXBAR12
28	INPUTXBAR13
29	INPUTXBAR14
30	INPUTXBAR15
31	INPUTXBAR16
32	CLBINPUTXBAR1
33	CLBINPUTXBAR2
34	CLBINPUTXBAR3
35	CLBINPUTXBAR4
36	CLBINPUTXBAR5
37	CLBINPUTXBAR6
38	CLBINPUTXBAR7
39	CLBINPUTXBAR8
40	CLBINPUTXBAR9
41	CLBINPUTXBAR10


**Table 22-16. ePWM DE Tripl Selection (continued)**

DECOMPSEL.TRIPL	TRIPL Source Signal
42	CLBINPUTXBAR11
43	CLBINPUTXBAR12
44	CLBINPUTXBAR13
45	CLBINPUTXBAR14
46	CLBINPUTXBAR15
47	CLBINPUTXBAR16
48:63	Reserved

Once DE mode is entered, indicated by setting of DEACTIVE flag, the ePWMs sent out of DE block are controlled by configuration registers in the DE block, and are not be the same as ePWMA/B from the associated ePWM instance. Once the DEACTIVE flag is set, the threshold settings of the selected CMPSS are switched to a new set of values (a narrower region). DEACTIVE flag from all of the ePWM instances are hooked up to all the comparator sub-systems (CMPSSy) to enable threshold value switch on DE mode entry. Refer to the CMPSS chapter for more details on how the new threshold values are set.


**22.11.1 DEACTIVE Mode**

DE mode is entered when TRIPH\_OR\_TRIPL signal from the selected comparator (CMPSS) goes high. Once the diode emulation mode is entered, typically TRIPH or TRIPL are set and cleared in a sequence (at a given instance of time, TRIPH is high or TRIPL is high – never both) until the current settles within the threshold band.



**Figure 22-54. DEACTIVE Flag Functionality**

Once the DEACTIVE flag is set, the thresholds on CMPSS are changed to an alternate set of thresholds, and also ePWMA/B out of DE function are being controlled by the DEACTCTL register settings. Figure 22-55 demonstrates an example timing diagram illustrating entry into DE mode.




**Figure 22-55. Example Timing Sequence Illustrating DE Mode Entry**



### 22.11.2 Exiting DE Mode

DE mode can be exited in two ways, based on the DECTL[MODE] setting:


- Software clear of DEACTIVE flag, DECLR[CLR]
- Cycle-by-cycle clear mode, in which TRIPH\_OR\_TRIPL is evaluated on every EPWMxSYNCPER and if the trip condition is not present, then DEACTIVE flag is cleared. [Figure 22-56](#) illustrates the clearing of the DEACTIVE flag based on EPWMxSYNCPER.



**Figure 22-56. Cycle-by-Cycle Mode**

### 22.11.3 Re-Entering DE Mode

Once DE mode is exited, DE mode can be delayed for a certain duration until reentry. This is accomplished by configuring the DECTL[REENTRYDLY] field. REENTRYDLY determines the window in which TRIP signals are prevented from setting the DEACTIVE flag. On a falling edge of DEACTIVE, an internal counter is loaded with the DECTL[REENTRYDLY] value. The counter is decremented on every EPWMxSYNCPER as long as the count value is greater than 0. While the count value is greater than 0, TRIP signals are blocked and DEACTIVE flag is not set even if TRIP events are active.



**Figure 22-57. DE Mode Reentry Sequence**

[Figure 22-58](#) illustrates the circuit driving the EPWMxA/B signals from the DE block. As can be observed, when DEACTIVE flag is not set, EPWMA\_DE, EPWMB\_DE, EPWMA\_DE\_NO\_HR, and EPWMB\_DE\_NO\_HR are driven by EPWMA/B and EPWMA/B\_DB\_NO\_HR respectively. When DEACTIVE flag is set, EPWMA/B\_DE are driven by TRIPH, TRIPL, constant 0, or a constant 1 signal based on the configuration of the DEATCTL[PWMA], DEATCTL[PWMB], DEATCTL[TRIPSELA], DEATCTL[TRIPSELB] fields. When a PWMTRIP signal from the associated ePWM trips, EPWMA/B\_DE are driven by the input PWM signals configured through the DECTL[TRIPENABLE] field.




Figure 22-58. Diode Emulation Circuit

Figure 22-59 shows an example waveform, in which DEACTCTL[PWMA] is configured to select TripL as the source, DEACTCTL[PWMB] is configured to select TripH as the source and DEACTCTL[PWMAPOL] and DEACTCTL[PWMBPOL] are both 0.




Figure 22-59. Diode Emulation Mode Timing Diagram

### 22.11.4 DE Monitor

To detect extended DE phase, which is beyond the expected duration, a DE mode monitor counter, DEMONCNT, is provided. This 16-bit counter monitors the frequency of diode mode trip events. The counter if enabled, DEMONCTL[ENABLE], increments on a PWMSYNC event, in steps of DEMONSTEP[INCSTEP] when TRIPH\_OR\_TRIPL is high, and decrements on a PWMSYNC event, in steps of DEMONSTEP[DECSTEP] when TRIPH\_OR\_TRIPL is low. If counter exceeds DEMONTHRES[THRESHOLD], then a DEMONTRIP pulse is generated and the counter is cleared. The counter value is saturated to 0 during an underflow and 0xffff on an overflow. The counter is cleared when DECTL[ENABLE] is cleared.




Figure 22-60. DE Mode Monitor Sequence

## 22.12 Minimum Dead-Band (MINDB) + Illegal Combination Logic (ICL) Submodules

Figure 22-61 illustrates the minimum dead-band and illegal combo submodule within the ePWM.




Figure 22-61. Minimum Dead-Band and Illegal Combo Logic Submodule

### 22.12.1 Minimum Dead-Band (MINDB)

To make sure that the minimum dead band property is not violated, as the application switches between normal mode and DE mode and due to the PWMs potentially switching based on trip inputs, a minimum dead band circuitry show in Figure 22-62 is required.




Figure 22-62. Minimum Dead-Band and Illegal Combo Logic Block Diagram

The minimum dead band block provides the ability to configure the minimum dead band duration between a complimentary set of PWMs.

Minimum dead-band logic involves generating a blocking signal (BLOCKA, BLOCKB) after the falling edge of the EPWMA/B\_DE. These block signals are used to block transition on the other signal. The input to BLOCKA(B) signal generators is configurable. Normally the sources are EPWMA/B\_DB\_NO\_HR. However, there is a provision provided to select any of the MINDB X-BAR outputs. This provides flexibility to support some of the other application scenarios.

The selected source is fed to the BLOCK signal generation logic. Block signal generation involves, detecting the falling edge based on which BLOCK signal goes high and stretching the BLOCK signal for DELAYA/B cycles, which are software configurable.





Figure 22-63. Minimum Dead-Band Block Signal Generation


In [Figure 22-64](#) and [Figure 22-65](#), EPWMxA\_DE and BLOCKB are getting ANDed and EPWMxB\_DE and BLOCKA are getting ANDed.

**Note**

Red shade is indicative of incorrect scenario.




**Figure 22-64. Example: Rising Edge on EPWMxA\_DE and EPWMxB\_DE While Delay is Being Applied**



**Figure 22-65. Example: Rising Edge on EPWMxA\_DE while EPWMxB\_DE is Still High**

[Figure 22-66](#) illustrates that a rising edge during the delay application does not affect the BLOCKA generation, same behavior is applied to BLOCKB.



**Figure 22-66. Rising Edge During Delay**

Figure 22-67 showcases what happens when another falling edge occurs during the delay application. In this scenario, BLOCKA stays low until both DELAYA values are complete, same behavior is applied to BLOCKB.




Figure 22-67. Rising Edge and Falling Edge During Delay

### 22.12.2 Illegal Combo Logic (ICL)

As PWM generation logic gets more configurable and the interaction between multiple PWM instances increases, there is potential for corner cases during applications resulting in unintended PWM states. To detect and make sure that under no circumstance, the PWM states result in potentially hazardous combinations, a Look Up Table (LUT) has been added. By default, the LUT logic is bypassed, LUTCTLx[BYPASS]. When not bypassed, based on the combination of values on Input 3 (IN3), Input 2 (IN2), and Input 1 (IN1), the value driven on OUT is determined by the bits in the LUTCTLx [23:16] register. Input 3 into the LUT comes from one of the ICL X-BAR inputs.




Figure 22-68. Illegal Combo Logic Block Diagram

### 22.13 Event-Trigger (ET) Submodule

The key functions of the event-trigger submodule are:

- Receives event inputs generated by the time-base, counter-compare, and digital-compare submodules
- Uses the time-base direction information for up/down event qualification
- Uses prescaling logic to issue interrupt requests and ADC start of conversion at:
  - Every event
  - Every second event
  - Up to every fifteenth event
- Provides full visibility of event generation using event counters and flags
- Allows software forcing of Interrupts and ADC start of conversion

The event-trigger submodule manages the events generated by the time-base submodule, the counter-compare submodule, and the digital-compare submodule to generate an interrupt to the CPU and a start of conversion pulse to the ADC when a selected event occurs.

Figure 22-69 illustrates the event-trigger submodule within the ePWM.





Figure 22-69. Event-Trigger Submodule



### 22.13.1 Operational Overview of the ePWM Event-Trigger Submodule

The event-trigger submodule monitors various event conditions (shown as inputs on the left side of [Figure 22-70](#)) and can be configured to prescale these events before issuing an Interrupt request or an ADC start of conversion. The event-trigger prescaling logic can issue Interrupt requests and ADC start of conversion at:

- Every event
- Every second event
- Up to every fifteenth event



**Figure 22-70. Event-Trigger Submodule Showing Event Inputs and Prescaled Outputs**

- ETSEL - This selects which of the possible events trigger an interrupt or start an ADC conversion.
- ETPS - This programs the event prescaling options mentioned above.
- ETFLG - These are flag bits indicating status of the selected and prescaled events.
- ETCLR - These bits allow clearing the flag bits in the ETFLG register using software.
- ETFRC - These bits allow software forcing of an event. Useful for debugging or software intervention.
- ETINTPS - This programs the interrupt event prescaling options, supporting count and period up to 15 events.
- ETSOCPs - This programs the SOC event prescaling options, supporting count and period up to 15 events.
- ETCNTINITCTL - These bits enable ETCNTINIT initialization using SYNC event or using software force.
- ETCNTINIT - These bits allow initializing INT/SOCA/SOCB counters on SYNC events (or software force) with user programmed value.

A more detailed look at how the various register bits interact with the Interrupt and ADC start of conversion logic are shown in [Figure 22-71](#), [Figure 22-72](#), and [Figure 22-73](#).

[Figure 22-71](#) shows the event-trigger's interrupt generation logic. The interrupt-period (ETPS[INTPRD]) bits specify the number of events required to cause an interrupt pulse to be generated. The choices available are:

- Do not generate an interrupt.
- Generate an interrupt on every event.
- Generate an interrupt on every second event.
- Generate an interrupt on every third event.

The selection made on `ETPS[INTPSEL]` bit determines whether `ETINTPS` register, `INTCNT2` and `INTPRD2` bit fields determine frequency of events (interrupt once every 0-15 events).

The event that can cause an interrupt is configured by the interrupt selection (`ETSEL[INTSEL]`) and (`ETSEL[INTSELCMP]`) bits. The event can be one of the following:

- Time-base counter equal to zero (`TBCTR = 0x00`).
- Time-base counter equal to period (`TBCTR = TBPRD`).
- Time-base counter equal to zero or period (`TBCTR = 0x00 || TBCTR = TBPRD`).
- Time-base counter equal to the compare A register (`CMPA`) when the timer is incrementing.
- Time-base counter equal to the compare A register (`CMPA`) when the timer is decrementing.
- Time-base counter equal to the compare B register (`CMPB`) when the timer is incrementing.
- Time-base counter equal to the compare B register (`CMPB`) when the timer is decrementing.
- Time-base counter equal to the compare C register (`CMPC`) when the timer is incrementing.
- Time-base counter equal to the compare C register (`CMPC`) when the timer is decrementing.
- Time-base counter equal to the compare D register (`CMPD`) when the timer is incrementing.
- Time-base counter equal to the compare D register (`CMPD`) when the timer is decrementing.

The number of events that have occurred can be read from the interrupt event counter `ETPS[INTCNT]` or `ETINTPS[INTCNT2]` register bits based off of the selection made using `ETPS[INTPSEL]`. That is, when the specified event occurs the `ETPS[INTCNT]` or `ETINTPS[INTCNT2]` bits are incremented until the bits reach the value specified by `ETPS[INTPRD]` or `ETINTPS[INTPRD2]` determined again by the selection made in `ETPS[INTPSEL]`. When `ETPS[INTCNT] = ETPS[INTPRD]`, the counter stops counting and the counter output is set. The counter is only cleared when an interrupt is sent to the interrupt controller.

When `ETPS[INTCNT]` reaches `ETPS[INTPRD]`, the following behavior occurs. [The following behavior is also applicable to `ETINTPS[INTCNT2]` and `ETINTPS[INTPRD2]`]:

- If interrupts are enabled, `ETSEL[INTEN] = 1` and the interrupt flag is clear, `ETFLG[INT] = 0`, then an interrupt pulse is generated and the interrupt flag is set, `ETFLG[INT] = 1`, and the event counter is cleared `ETPS[INTCNT] = 0`. The counter begins counting events again.
- If interrupts are disabled, `ETSEL[INTEN] = 0`, or the interrupt flag is set, `ETFLG[INT] = 1`, the counter stops counting events when the counter reaches the period value `ETPS[INTCNT] = ETPS[INTPRD]`.
- If interrupts are enabled, but the interrupt flag is already set, then the counter holds the output high until the `ENTFLG[INT]` flag is cleared. This allows for one interrupt to be pending while one is serviced.

Writing a 0 to the `INTPRD` bits automatically clears the counter (`INTCNT = 0`) and the counter output resets (so no interrupts are generated). For all other writes to `INTPRD`, `INTCNT` retains the previous value. `INTCNT` resets when `INTCNT` overflows. Writing a 1 to the `ETFRC[INT]` bit increments the event counter `INTCNT`. The counter behaves as previously described when `INTCNT = INTPRD`. When `INTPRD = 0`, the counter is disabled and hence no events are detected and the `ETFRC[INT]` bit is also ignored. The same applies to `ETINTPS[INTCNT2]` and `ETINTPS[INTPRD2]`.

The previous definition means that an interrupt on every event, on every second event, or on every third event if using the `INTCNT` and `INTPRD` can be generated. An interrupt on every event up to 15 events if using the `INTCNT2` and `INTPRD2` can be generated.

The `INTCNT2` value can be initialized with the value from `ETCNTINIT[INTINIT]` based on the selection made in `ETCNTINITCTL[INTINITEN]`. When `ETCNTINITCTL[INTINITEN]` is set, then initialization of `INTCNT2` counter with contents of `ETCNTINIT[INTINIT]` on a `SYNC` event or software force is determined by `ETCNTINITCTL[INTINITFRC]`.

### ETINTMIX, ETSOCAMIX and ETSOCBMIX Signals

In type 5 ePWM, the Event-Trigger submodule can generate and use ETINTMIX, ETSOCAMIX and ETSOCBMIX signals.

- **ETINTMIX:** This signal is a generated from the ORed combination of the sources enabled in the ETINTMIXEN register. The ETINTMIX signal can be used as a source for the EPWMxINT interrupt.
- **ETSOCAMIX:** This signal is a generated from the ORed combination of the sources enabled in the ETSOCAMIXEN register. The ETSOCAMIX signal can be used as a source for the EPWMxSOCA trigger signal.
- **ETSOCBMIX:** This signal is a generated from the ORed combination of the sources enabled in the ETSOCBMIXEN register. The ETSOCBMIX signal can be used as a source for the EPWMxSOCB trigger signal.





Figure 22-71. Event-Trigger Interrupt Generator


Figure 22-72 shows the operation of the event-trigger's start-of-conversion-A (SOCA) pulse generator. The enhancements include SOCASELCMP and SOCBSELCMP bit fields defined in the ETSEL register enable CMPC and CMPD events respectively to cause a start of conversion. The ETPS[SOCPSSEL] bit field determines whether SOCACNT2 and SOCAPRD2 take control or not. The ETPS[SOCACNT] counter and ETPS[SOCAPRD] period values behave similarly to the interrupt generator except that the pulses are continuously generated. That is, the pulse flag ETFLG[SOCA] is latched when a pulse is generated, but the interrupt generator does not stop further pulse generation. The enable and disable bit ETSEL[SOCAEN] stops pulse generation, but input events can still be counted until the period value is reached as with the interrupt generation logic. The event that triggers an SOCA and SOCB pulse can be configured separately in the ETSEL[SOCASEL] and ETSEL[SOCBSEL] bits. The possible events are the same events that can be specified for the interrupt generation logic with the addition of the DCAEVT1.soc and DCBEVT1.soc event signals from the digital compare (DC) submodule. The SOCACNT2 initialization scheme is very similar to the interrupt generator with respective enable, value initialize and SYNC or software force options.



NOTE: The DCAEVT1.soc signals are generated by the Digital Compare (DC) submodule in [Section 22.14](#).

**Figure 22-72. Event-Trigger SOCA Pulse Generator**

Figure 22-73 shows the operation of the event-trigger's start-of-conversion-B (SOCB) pulse generator. The event-trigger's SOCB pulse generator operates the same way as the SOCA.



NOTE: The DCBEVT1.soc signals are generated by the Digital Compare (DC) submodule in [Section 22.14](#).

**Figure 22-73. Event-Trigger SOCB Pulse Generator**

## 22.14 Digital Compare (DC) Submodule

Figure 22-74 illustrates where the digital compare (DC) submodule signals interface to other submodules in the ePWM system.

The eCAP input signals are sourced from the Input X-BAR signals as shown in Figure 22-75.

On this device, any of the GPIO pins can be flexibly mapped to be the trip-zone input and trip inputs to the trip-zone submodule and digital compare submodule. The Input X-BAR Input Select (INPUTxSELECT) register defines which GPIO pins gets assigned to be the trip-zone inputs / trip inputs.

The digital compare (DC) submodule compares signals external to the ePWM module (for instance, CMPSSx signals from the analog comparators) to directly generate PWM events/actions which then feed to the event-trigger, trip-zone, and time-base submodules. Additionally, blanking window functionality is supported to filter noise or unwanted pulses from the DC event signals.

### Note

The user is responsible for driving the correct state on the selected pin before enabling the clock and configuring the trip input for the respective ePWM peripheral to avoid spurious latch of the TRIP signal.




Figure 22-74. Digital-Compare Submodule High-Level Block Diagram




Figure 22-75. GPIO MUX-to-Trip Input Connectivity

### 22.14.1 Purpose of the Digital Compare Submodule

The key functions of the digital compare submodule are:

- Analog comparator (COMP) module outputs fed through the Input X-BAR, EPWM X-BAR, externally using the GPIO peripheral, interrupt controller signals, ECC error signals, TZ1, TZ2, and TZ3 inputs generate Digital Compare A High/Low (DCAH, DCAL) and Digital Compare B High/Low (DCBH, DCBL) signals.
- DCAH/L and DCBH/L signals trigger events that can then either be filtered or applied directly to the trip-zone, event-trigger, and time-base submodules to:
  - generate a trip zone interrupt
  - generate an ADC start of conversion
  - force an event
  - generate a synchronization event for synchronizing the ePWM module TBCTR.
- Event filtering (blanking window logic) can optionally blank the input signal to remove noise.

### 22.14.2 Enhanced Trip Action Using CMPSS

To allow multiple CMPSS at a time to affect DCA/BEVTx events and trip actions, there is a OR logic to bring together ALL trip inputs (up to 15) from sources external to the ePWM module and feed into DCAH, DCAL, DCBH, and DCBL as a “combinational input” using the DCTRIPSEL register. This is configured by selecting “Trip combination input” (value of 0xF) in the DCTRIPSEL register.

There is a discrete choice of which trip inputs to put through the combinational logic for generating the DCAH, DCAL, DCBH, and DCBL signals. This is achieved using the DCAHTRIPSEL, DCALTRIPSEL, DCBHTRIPSEL, and DCBLTRIPSEL register selections. Inputs selected for combinational input are passed through to the DCTRIPSEL register.

### 22.14.3 Using CMPSS to Trip the ePWM on a Cycle-by-Cycle Basis

When using the CMPSS to trip the ePWM on a cycle-by-cycle basis, steps can be taken to prevent an asserted comparator trip state in one PWM cycle from extending into the following cycle. The CMPSS can be used to signal a trip condition to the downstream ePWM modules. For applications like peak current mode control, only one trip event per PWM cycle is expected. Under certain conditions, it is possible for a sustained or late trip event (arriving near the end of a PWM cycle) to carry over into the next PWM cycle if precautions are not taken. If either the CMPSS Digital Filter or the ePWM Digital Compare (DC) submodule is configured to qualify the comparator trip signal, “N” number of clock cycles of qualification are introduced before the ePWM trip logic can respond to logic changes of the trip signal. Once an ePWM trip condition is qualified, the trip condition remains active for N clock cycles after the comparator trip signal has de-asserted. If a qualified comparator trip signal remains asserted within N clock cycles prior to the end of a PWM cycle, the trip condition is not cleared until after the following PWM cycle has started. Thus, the new PWM cycle detects a trip condition as soon as the cycle begins.

To avoid this undesired trip condition, the application can take steps to make sure that the qualified trip signal seen by the ePWM trip logic is deasserted prior to the end of each PWM cycle. This can be accomplished through various methods:

- Design the system such that a comparator trip is not asserted within N clock cycles prior to the end of the PWM cycle.
- Activate blanking of the comparator trip signal using the ePWM event filter at least two clock cycles prior to the PWMSYNCPER signal and continue blanking for at least N clock cycles into the next PWM cycle.
- If the CMPSS COMPxLATCH path is used, clear the COMPxLATCH at least N clock cycles prior to the end of the PWM cycle. The latch can be cleared by software (using COMPSTCLR) or by generating an early PWMSYNCPER signal. The ePWM modules on this device include the ability to generate PWMSYNCPER upon a CMPC or CMPD match (using HRPCTL) for arbitrary PWMSYNCPER placement within the PWM cycle.



### 22.14.4 Operation Highlights of the Digital Compare Submodule

The following sections describe the operational highlights and configuration options for the digital compare submodule.

#### 22.14.4.1 Digital Compare Events

As described in [Section 22.14.1](#), trip zone inputs ( $\overline{TZ1}$ ,  $\overline{TZ2}$ , and  $\overline{TZ3}$ ) and CMPSSx signals from the analog comparator (COMP) module can be selected using the DCTRISEL bits to generate the Digital Compare A High and Low (DCAH/L) and Digital Compare B High and Low (DCBH/L) signals. Then, the configuration of the TZDCSEL register qualifies the actions on the selected DCAH/L and DCBH/L signals, which generate the DCAEVT1/2 and DCBEVT1/2 events (Event Qualification A and B).

#### Note

The  $\overline{TZn}$  signals, when used as a DCEVT tripping functions, are treated as a normal input signal and can be defined to be active-high or active-low inputs. ePWM outputs are asynchronously tripped when either the  $\overline{TZn}$ , DCAEVTx.force, or DCBEVTx.force signals are active. For the condition to remain latched, a minimum of  $3 \times TBCLK$  sync pulse width is required. If pulse width is  $< 3 \times TBCLK$  sync pulse width, the trip condition can or can not get latched by CBC or OST latches.

The DCAEVT1/2 and DCBEVT1/2 events can then be filtered to provide a filtered version of the event signals (DCEVTFILT) or the filtering can be bypassed. Filtering is discussed further in [Event Filtering](#). Either the DCAEVT1/2 and DCBEVT1/2 event signals or the filtered DCEVTFILT event signals can generate a force to the trip zone module, a TZ interrupt, an ADC SOC, or a PWM sync signal.

- **force signal:** DCAEVT1/2.force signals force trip zone conditions which either directly influence the output on the EPWMxA pin (using TZCTL, TZCTLDCA, TZCTLDCB register configurations) or, if the DCAEVT1/2 signals are selected as one-shot or cycle-by-cycle trip sources (using the TZSEL register), the DCAEVT1/2.force signals can effect the trip action using the TZCTL or TZCTL2 register configurations. The DCBEVT1/2.force signals behaves similarly, but affect the EPWMxB output pin instead of the EPWMxA output pin.

The priority of conflicting actions on the TZCTL, TZCTL2, TZCTLDCA and TZCTLDCB registers is as follows (highest priority overrides lower priority):

Output EPWMxA:

- TZA (highest) -> DCAEVT1 -> DCAEVT2 (lowest)
- TZAU (highest) -> DCAEVT1U -> DCAEVT2U (lowest)
- TZAD (highest) -> DCAEVT1D -> DCAEVT2D (lowest)

Output EPWMxB:

- TZB (highest) -> DCBEVT1 -> DCBEVT2 (lowest)
- TZBU (highest) -> DCBEVT1U -> DCBEVT2U (lowest)
- TZBD (highest) -> DCBEVT1D -> DCBEVT2D (lowest)


- **interrupt signal:** DCAEVT1/2.interrupt signals generate trip zone interrupts to the interrupt controller. To enable the interrupt, set the DCAEVT1, DCAEVT2, DCBEVT1, or DCBEVT2 bits in the TZEINT register. Once one of these events occurs, an EPWMxTZINT interrupt is triggered, and the corresponding bit in the TZCLR register must be set to clear the interrupt.
- **soc signal:** The DCAEVT1.soc signal interfaces with the event-trigger submodule and can be selected as an event which generates an ADC start-of-conversion-A (SOCA) pulse using the ETSEL[SOCASEL] bit. Likewise, the DCBEVT1.soc signal can be selected as an event which generates an ADC start-of-conversion-B (SOCB) pulse using the ETSEL[SOCBSEL] bit.
- **sync signal:** The DCAEVT1.sync and DCBEVT1.sync events are ORed with the EPWMxSYNCl input signal and the TBCTL[SWFSYNC] signal to generate a synchronization pulse to the time-base counter.



Figure 22-76 and Figure 22-77 show how the DCxEVT1, DCxEVT2, or DCEVTFLT signals are processed to generate the digital compare A and B event force, interrupt, soc and sync signals.

In some of the applications like Phase Shifted Full Bridge (PSFB) Converters, it is required that different actions are taken on a CBC trip event and an OST trip event. This can be achieved using the DCxEVT1LAT.

- This latch can be cleared on CNT = 0, CTR = PRD, and CNT = 0 OR CTR = PRD events based on the setting of DCxCTL.EVTy.LATCLRSEL setting. This is similar to CBC latch clear mechanism.
- DCxEVTy.force signal can be chosen to be either the latched version or the unlatched version based on DCxCTL.EVTyLATSEL value.
- The status of DCxEVTyLAT signal can be accessed by reading DCxCTL.EVTyLAT field.



**Figure 22-76. DCxEVT1 Event Triggering**





Figure 22-77. DCxEVT2 Event Triggering

### 22.14.4.2 Event Filtering

**Blank Control Logic:** The DCAEVT1/2 and DCBEVT1/2 events can be filtered using event filtering logic to remove noise by optionally blanking events for a certain period of time. This is useful for cases where the analog comparator outputs can be selected to trigger DCAEVT1/2 and DCBEVT1/2 events, and the blank control logic is used to filter out potential noise on the signal prior to tripping the PWM outputs or generating an interrupt or ADC start-of-conversion. Blank control logic is used to define a blanking window, which ignores all event occurrences on the signal while the window is active. The blanking window is configured in the DCFCTL, DCFOFFSET, and DCFWINDOW registers. The DCFCTL register enables the blanking window and aligns the blanking window to either a CTR = PRD pulse or a CTR = 0 pulse or both CTR = PRD and CTR = 0 as specified by DCFCTL[PULSESEL]. DCFCTL[SRCSSEL] selects the DCxEV<sub>Ty</sub> event source for the DCEVTFILT signal. An offset value in TBCLK counts is programmed into the DCFOFFSET register, which determines at what point after the CTR = PRD or CTR = 0 pulse the blanking window starts. The duration of the blanking window, in number of TBCLK counts after the offset counter expires, is written to the DCFWINDOW register. Before and after the blanking window ends, events can generate soc, sync, interrupt, and force signals as before. Figure 22-78 shows the details of the event filtering logic.



**Figure 22-78. Event Filtering**

**Capture Control Logic:** The event filtering can also capture the TBCTR value of the selected DCxEV<sub>Ty</sub> event as configured in the DCCAPCTL register. When capture control logic is enabled, the selected DCxEV<sub>Ty</sub> event triggers capture of the TBCTR to the active register. The CPU reads directly from the active register unless shadow mode is enabled by DCCAPCTL[SHDWMODE]. When shadow mode is enabled, the active register information is copied to shadow register on the event specified by DCFCTL[PULSESEL], and the CPU reads from the shadow register. After the selected DCxEV<sub>Ty</sub> event, no further capture events occur until the event specified by DCCAPCTL[CAPMODE]. The CAPMODE can be configured two ways: (1) no further capture events occur until the event defined by DCFCTL[PULSESEL] or (2) no further capture events occur until the compare-event flag at DCCAPCTL[CAPSTS] is cleared by DCCAPCTL[CAPCLR].

#### Note

You must configure the ePWM blanking window appropriately so that the Trip Input stays valid for at least 3 ePWM cycles after the blanking window has expired.

Figure 22-79 illustrates several timing conditions for the offset and blanking window within an ePWM period. Notice that if the blanking window crosses the CTR = 0 or CTR = PRD boundary, the next window still starts at the same offset value after the CTR = 0 or CTR = PRD pulse.




Figure 22-79. Blanking Window Timing Diagram

### BLANKPULSEMIX and DCCAPMIX Signals

The CAPCTL MUX (available in the Capture Control Logic) and DCFCTL MUX (available for Blank Control Logic and Capture Control Logic) have new options in type 5 ePWM which allows them to select the DCCAPMIX or BLANKPULSEMIX signal respectively.

In type 5 ePWM, the shadow load signal for the Capture Control Logic can be different from the blanking window alignment signal (which is selected by DCFCTL[PULSESEL]). The CAPCTL mux can be configured to use the DCCAPMIX signal




Figure 22-80. BLANKPULSEMIX and DCCAPMIX Signal Source

### 22.14.4.3 Valley Switching

Event filtering depicts the valley switching function along with the event filtering logic described in Event Filtering. This function can be used to achieve programmable valley switching without any additional external circuitry. This module provides an on-chip hardware mechanism that can:

- Capture the oscillation period
- Accurately delay the PWM switching instant
- Allow a programmable number of edges before the delay takes effect
- Provide multiple choices of triggers and events
- Allow easy adaptability for optimum performance under changing system/operating conditions

The DCxEVTy signal needs further processing to support valley switching. Here is a brief description of how valley switching function is enabled:

1. Select one of the DCxEVTy events as input to the valley switching block (DCFCTL[SRSEL]) with an option to add the blanking window (Blank Control Logic). This is where the comparator output (or external input) above is selected as an input to the valley switching block.
2. Configure the edge filter to capture 'n' rising, falling or both edges through the edge selection logic (DCFCTL[EDGEMODE, EDGECOUNT]).
3. Select the correct event to reset and restart the edge filter (VCAPCTL[TRIGSEL]). Edge capturing event is triggered or armed by this selected edge.
4. Enable valley capture logic (VCAPCTL[VCAPE]).
5. Select the start edge that indicates the start of capture for oscillation period measurement (VCNTCFG[STARTEDGE]). This is where the 16-bit counter starts counting.
6. Select the stop edge (VCNTCFG[STOPEDGE]) that indicates the edge at which the 16-bit counter stops counting. The captured counter value (CNTVAL) provides oscillation period information.
  - The STOPEDGE value must always be greater than STARTEDGE value.
7. Configure and apply the captured delay (CNTVAL) to the edge filtered DCxEVTy signal. The CNTVAL value can be applied as is or applied in conjunction with a software programmed value (useful for offset adjustment) (SWVDELVAL) or only a fraction of the delay can be applied with or without SWVDELVAL. This is useful to correctly apply a delay corresponding to the valley point. (VCAPCTL[VDELAYDIV])
8. Configure VCAPCTL[EDGEFILTDLYSEL] to apply hardware delay based on the captured value above.

Once the counter is stopped, counter value is copied into CNTVAL register and counter is reset to zero. No further captures are done until the logic is triggered again by occurrence of event selected by VCAPCTL[TRIGSEL]. In this implementation, the software trigger is used as the source for VCAPCTL[TRIGSEL]. Upon occurrence of the trigger event, irrespective of the current status of the counter, the counter is reset and starts counting from zero upon occurrence of the STARTEDGE. Similarly, upon occurrence of the trigger event, the edge filter is reset and starts counting from zero upon occurrence of the STARTEDGE.

Output from the valley switching block (DCEVTFILT) is then used to synchronize the PWM time-base. The process is shown in [Figure 22-81](#).

---

#### Note

A specific application example showcasing the usage of valley switching hardware and software is available in C2000Ware.

---




Figure 22-81. Valley Switching

#### 22.14.4.4 Event Detection

This logic is primarily intended to detect an occurrence of a trip event in a configured time window. The window is configured by MIN and MAX values configured in the XMINMAX register sets.

Figure 22-82 indicates the window spread across MIN and MAX bounds and the edge of the chosen signal occurring in that window. The purpose of this block is to detect the occurrence of such edge. If no such edge occurs, this module generates a trip event as well as an interrupt, if configured.





Figure 22-82. MIN, MAX Settings and Window for Capture Event Detection

### 22.14.4.4.1 Input Signal Detection

The CAPTRIPSEL, CAPINTRIPSEL and CAPGATETRIPSEL muxes are used for signal selection. [Figure 22-83](#) shows how the CAPIN and CAPGATE signal source is selected.

**CAPIN Input:** This signal (any input coming from EPWM X-BAR) can be configured as the signal input on which the edge detection logic is performed.

**CAPGATE Input:** This signal (any input coming from EPWM X-BAR) can be configured as the gating signal to Min/Max logic. This signal gates the CAPIN input signal.



**Figure 22-83. CAPIN and CAPGATE Source Selection**

Once selected, [Figure 22-84](#) demonstrates how the CAPGATE and CAPIN signals propagate into the counter capture logic. The logic works in the following way:

- CAPCTL[GATEPOL] is used for the polarity selection of the gating input to be optionally inverted or tied to a 0 or 1.
- CAPCTL[CAPINPOL] can be used to select the edge polarity of CAPIN.sync signal. CAPIN.sync signal is selected from the DCEVFILT options and the CAPIN signal using CAPCTL[SRCSEL] bits.






Figure 22-84. Counter Capture Logic

22.14.4.4.2 MIN and MAX Detection Circuit

The XMINMAX register has XMIN and XMAX fields that can be programmed to set the MIN and MAX limits of the programmable edge detection window. These registers have 3-level buffering similar to the XCMPn registers. The shadow to active loading of these registers is always in sync with the buffer pointers. Any shadow to active loads occur as per the XLOAD register configuration defined for the XCMPn registers such that the MIN and MAX values used are always in line with the corresponding XPRD/XCMPn values used for a given PWM cycle.




Figure 22-85. MIN and MAX Threshold Detection Logic

The logic works in the following way:

- The TBCNT value is continually monitored and compared against the active MIN value. Match of TBCNT to the active MIN value triggers the edge monitoring occurrence.
- When the TBCNT value reached the MIN value, the active LOAD signal is monitored waiting for an edge event to occur.
- If an edge vent occurs before TBCNT reaches the active MAX value, then no further action is taken. The logic resets and TBCNT is compared to the active MIN value again.
- If no edge occurs and TBCNT reaches the active MAX value, then the CAPEVT signal is set high and a CAP interrupt signal can also be generated. The CAPEVT signal needs to be cleared through software for TBCNT to be monitored against the MIN value again.

The Min and Max monitoring is enabled and disabled in three ways:

- By enabling/disabling the circuit via the DCCAPCTL[CAPE] bit
- By the CAPGATE signal which can be sourced from an TRIPINPUT signal to the module.
- By writing the same value into the XMIN and XMAX bits.




Figure 22-86. Capture Logic Boundary Condition

**Note**

Possible boundary condition of MIN/MAX window exceeding the period value: In this case, the XMAX bit can have a value lower than the XMIN bit such that the window can go over the period boundary.

## 22.15 ePWM Crossbar (X-BAR)

Figure 22-87 shows the architecture of the ePWM Crossbar (X-BAR). This module enables selection of various trigger sources into any of the dedicated EPWM trips inputs.

### Note

Refer to the *Crossbar (X-BAR)* chapter for more information on the X-BAR modules, including X-BAR flags.




Figure 22-87. ePWM X-BAR

## 22.16 Applications to Power Topologies

An ePWM module has all the local resources necessary to operate completely as a standalone module or to operate in synchronization with other identical ePWM modules.

### 22.16.1 Overview of Multiple Modules

Previously in this chapter, all discussions have described the operation of a single module. To facilitate the understanding of multiple modules working together in a system, the ePWM module described in reference is represented by the more simplified block diagram shown in Figure 22-88. This simplified ePWM block shows only the key resources needed to explain how a multiswitch power topology is controlled with multiple ePWM modules working together.





Figure 22-88. Simplified ePWM Module

### 22.16.2 Key Configuration Capabilities

The key configuration choices available to each module are as follows:

- Options for SyncIn
  - Load own counter with phase register on an incoming sync strobe—enable (EN) switch closed
  - Do nothing or ignore incoming sync strobe—enable switch open
  - Sync flow-through - SyncOut connected to SyncIn
  - Sync Source mode, provides a sync at PWM boundaries—SyncOut connected to CTR = PRD
  - Sync Source mode, provides a sync at any programmable point in time—SyncOut connected to CTR = CMPB
  - Module is in standalone mode and provides no sync to other modules—SyncOut connected to X (disabled)
- Options for SyncOut
  - Sync flow-through - SyncOut connected to SyncIn
  - Sync Source mode, provides a sync at PWM boundaries—SyncOut connected to CTR = PRD
  - Sync Source mode, provides a sync at any programmable point in time—SyncOut connected to CTR = CMPB
  - Module is in standalone mode and provides no sync to other modules—SyncOut connected to X (disabled)


For each choice of SyncOut, a module can also choose to load the counter with a new phase value on a SyncIn strobe input or choose to ignore the value (that is, by the enable switch). Although various combinations are possible, the two most common—Sync Source module and Sync Receiver module modes—are shown in [Figure 22-89](#).



**Figure 22-89. EPWM1 Configured as a Typical Sync Source, EPWM2 Configured as a Sync Receiver**

### 22.16.3 Controlling Multiple Buck Converters With Independent Frequencies

One of the simplest power converter topologies is the buck. A single ePWM module configured as a sync source can control two buck stages with the same PWM frequency. If independent frequency control is required for each buck converter, then one ePWM module must be allocated for each converter stage. Figure 22-90 shows four buck stages, each running at independent frequencies. In this case, all four ePWM modules are configured as Sync Sources and no synchronization is used. Figure 22-91 shows the waveforms generated by the setup shown in Figure 22-90; note that only three waveforms are shown, although there are four stages.



A.  $\phi = X$  indicates value in phase register is a "don't care"

**Figure 22-90. Control of Four Buck Stages. Here  $F_{PWM1} \neq F_{PWM2} \neq F_{PWM3} \neq F_{PWM4}$**





Figure 22-91. Buck Waveforms for Control of Four Buck Stages (Note: Only three bucks shown here)

### 22.16.4 Controlling Multiple Buck Converters With Same Frequencies


If synchronization is a requirement, ePWM module 2 is configured as a sync receiver and operates at integer multiple (N) frequencies of module 1. The sync signal from sync source to sync receiver makes sure these modules remain locked. Figure 22-92 shows such a configuration; Figure 22-93 shows the waveforms generated by the configuration.



A.  $\phi = X$  indicates value in phase register is a "don't care"

**Figure 22-92. Control of Four Buck Stages. (Note:  $F_{PWM2} = N \times F_{PWM1}$ )**





A. Starts ADC conversion.

**Figure 22-93. Buck Waveforms for Control of Four Buck Stages (Note:  $F_{PWM2} = F_{PWM1}$ )**

### 22.16.5 Controlling Multiple Half H-Bridge (HNB) Converters

Topologies that require control of multiple switching elements can also be addressed with these same ePWM modules. It is possible to control a Half-H bridge stage with a single ePWM module. This control can be extended to multiple stages. Figure 22-94 shows control of two synchronized Half-H bridge stages where stage 2 can operate at integer multiple (N) frequencies of stage 1. Figure 22-95 shows the waveforms generated by the configuration shown in Figure 22-94.

ePWM module 2 (sync receiver) is configured for Sync flow-through; if required, this configuration allows for a third Half-H bridge to be controlled by ePWM module 3 and also, most importantly, to remain in synchronization with sync source ePWM module 1.




Figure 22-94. Control of Two Half-H Bridge Stages ( $F_{PWM2} = N \times F_{PWM1}$ )




Figure 22-95. Half-H Bridge Waveforms for Control of Two Half-H Bridge Stages (Note: Here  $F_{PWM2} = F_{PWM1}$ )

### 22.16.6 Controlling Dual 3-Phase Inverters for Motors (ACI and PMSM)

The idea of multiple modules controlling a single power stage can be extended to the 3-phase inverter case. In such a case, six switching elements are controlled using three PWM modules, one for each leg of the inverter. Each leg must switch at the same frequency and all legs must be synchronized. A sync receivers configuration easily addresses this requirement. Figure 22-96 shows how six PWM modules control two independent 3-phase inverters; each running a motor.

As in the cases shown in the previous sections, we have a choice of running each inverter at a different frequency (module 1 and module 4 are sync sources as in Figure 22-96), or both inverters can be synchronized by using one sync source (module 1) and five sync receivers. In this case, the frequency of modules 4, 5, and 6 (all equal) can be integer multiples of the frequency for modules 1, 2, and 3 (also all equal).




Figure 22-96. Control of Dual 3-Phase Inverter Stages as Is Commonly Used in Motor Control





Figure 22-97. 3-Phase Inverter Waveforms for Control of Dual 3-Phase Inverter Stages (Only One Inverter Shown)


### 22.16.7 Practical Applications Using Phase Control Between PWM Modules

So far, none of the examples have made use of the phase register (TBPHS). It has either been set to zero or a don't care. However, by programming appropriate values into TBPHS, multiple PWM modules can address another class of power topologies that rely on phase relationship between legs (or stages) for correct operation. As described in the time-base submodule section, a PWM module can be configured to allow a SyncIn pulse to cause the TBPHS register to be loaded into the TBCTR register. To illustrate this concept, [Figure 22-98](#) shows a sync source and sync receiver module with a phase relationship of 120° (that is, the sync receiver leads the sync source).



**Figure 22-98. Configuring Two PWM Modules for Phase Control**

[Figure 22-99](#) shows the associated timing waveforms for this configuration. Here, TBPRD = 600 for both sync source and sync receiver. For the sync receiver, TBPHS = 200 (that is,  $200/600 \times 360^\circ = 120^\circ$ ). Whenever the sync source generates a SyncIn pulse (CTR = PRD), the value of TBPHS = 200 is loaded into the sync receiver TBCTR register so the sync receiver time-base is always leading the sync source time-base by 120°.



**Figure 22-99. Timing Waveforms Associated with Phase Control Between Two Modules**

### 22.16.8 Controlling a 3-Phase Interleaved DC/DC Converter

A popular power topology that makes use of phase-offset between modules is shown in [Figure 22-100](#). This system uses three PWM modules, with module 1 configured as the sync source. To work, the phase relationship between adjacent modules must be  $F = 120^\circ$ . This is achieved by setting the sync receiver TBPHS registers 2 and 3 with values of  $1/3$  and  $2/3$  of the period value, respectively. For example, if the period register is loaded with a value of 600 counts, then  $TBPHS(\text{sync receiver } 2) = 200$  and  $TBPHS(\text{sync receiver } 3) = 400$ . Both sync receiver modules are synchronized to the sync source module 1.

This concept can be extended to four or more phases, by setting the TBPHS values appropriately. The following formula gives the TBPHS values for N phases:

$$TBPHS(N,M) = (TBPRD/N) \times (M - 1)$$

Where:

N = number of phases

M = PWM module number

For example, for the 3-phase case (N = 3), TBPRD = 600,

$TBPHS(3,2) = (600/3) \times (2 - 1) = 200$  (that is, Phase value for Sync Receiver module 2)

$TBPHS(3,3) = 400$  (that is, Phase value for Sync Receiver module 3)

[Figure 22-101](#) shows the waveforms for the configuration in [Figure 22-100](#).





Figure 22-100. Control of 3-Phase Interleaved DC/DC Converter






**Figure 22-101. 3-Phase Interleaved DC/DC Converter Waveforms for Control of 3-Phase Interleaved DC/DC Converter**

### 22.16.9 Controlling Zero Voltage Switched Full Bridge (ZVSFB) Converter

The example given in [Figure 22-102](#) assumes a static or constant phase relationship between legs (modules). In such a case, control is achieved by modulating the duty cycle. It is also possible to dynamically change the phase value on a cycle-by-cycle basis. This feature lends to controlling a class of power topologies known as *phase-shifted full bridge*, or *zero voltage switched full bridge*. Here the controlled parameter is not duty cycle (this is kept constant at approximately 50 percent); instead it is the phase relationship between legs. Such a system can be implemented by allocating the resources of two PWM modules to control a single power stage, which in turn requires control of four switching elements. [Figure 22-103](#) shows a sync source and sync receiver module combination synchronized together to control a full H-bridge. In this case, both sync source and sync receiver modules are required to switch at the same PWM frequency. The phase is controlled by using the sync receiver phase register (TBPHS). The sync source phase register is not used and therefore can be initialized to zero.



**Figure 22-102. Control of Full-H Bridge Stage ( $F_{PWM2} = F_{PWM1}$ )**




Figure 22-103. ZVS Full-H Bridge Waveforms

### 22.16.10 Controlling a Peak Current Mode Controlled Buck Module

Peak current control techniques offer a number of benefits like automatic over current limiting, fast correction for input voltage variations and reducing magnetic saturation. Figure 22-104 shows the use of ePWM1A along with the on-chip analog comparator for buck converter topology. The output current is sensed through a current sense resistor and fed to the positive terminal of the on-chip comparator. The internal programmable 12-bit DAC can be used to provide a reference peak current at the negative terminal of the comparator. Alternatively, an external reference can be connected at this input. The comparator output is an input to the Digital compare sub-module. The ePWM module is configured in such a way so as to trip the ePWM1A output as soon as the sensed current reaches the peak reference value. A cycle-by-cycle trip mechanism is used. Figure 22-105 shows the waveforms generated by the configuration.




Figure 22-104. Peak Current Mode Control of Buck Converter





Figure 22-105. Peak Current Mode Control Waveforms for Control of Buck Converter


### 22.16.11 Controlling H-Bridge LLC Resonant Converter

Various topologies of resonant converters are well-known in the field of power electronics for many years. In addition to these, H-bridge LLC resonant converter topology has recently gained popularity in many consumer electronics applications where high efficiency and power density are required. In this example, single channel configuration of ePWM1 is detailed, yet the configuration can easily be extended to multichannel. Here the controlled parameter is not duty cycle (this is kept constant at approximately 50 percent); instead the parameter is frequency. Although the deadband is not controlled and kept constant as 300ns (that is, 30 at 100MHz TBCLK), the user can update the deadband in real time to enhance the efficiency by adjusting enough time delay for soft switching.



NOTE  $\Theta = X$  indicates value in phase register is a "don't care"

Figure 22-106. Control of Two Resonant Converter Stages



**P I** Indicates this event triggers an interrupt

**CB A** Indicates this event triggers an ADC start of conversion

Figure 22-107. H-Bridge LLC Resonant Converter PWM Waveforms

## 22.17 Register Lock Protection

The register lock protection mechanism is added to protect the critical ePWM registers from being corrupted by accidental writes in case of runaway code. The register EPWMLOCK contains the definition of Lock bits (Table 22-17 shows the lock bits and the corresponding registers). This register also has a KEY field; writes to this register succeed only if the KEY field is written with a value of 0xa5a5. Refer to the register descriptions for more details.

**Table 22-17. Lock Bits and Corresponding Registers**

Bit Field	Definition	Registers Locked
HRLOCK	HRPWM Register Set Lock	HRCNFG, HRPWR, HRMSTEP, HRPCTL
GLLOCK	Global Load Register Set Lock	GLDCTL, GLDCFG
TZCFGLOCK	TripZone Register Set Lock	TZSEL, TZDCSEL, TZCTL, TZCTL2, TZCTLDCA, TZCTLDCB, TZEINT
TZCLRLOCK	TripZone Clear Register Set Lock	TZCLR, TZCBCCLR, TZOSTCLR, TZFRC
DCLOCK	Digital Compare Register Set Lock	DCTRIPSEL, DCACTL, DCBCTL, DCFCTL, DCCAPCTL, DCAHTRIPSEL, DCALTRIPSEL, DCBHTRIPSEL, DCBLTRIPSEL

### Note

Due to the presence of the KEY field in the same register, only 32-bit writes succeed if the KEY matches. The 16-bit writes to the upper or lower half of this register are ignored.


## 22.18 High-Resolution Pulse Width Modulator (HRPWM)

Figure 22-108 shows a block diagram of the HRPWM. This module extends the time resolution capabilities of the conventionally derived digital pulse width modulator (PWM). HRPWM is typically used when PWM resolution falls below approximately 9-10 bits. The key features of HRPWM are:

- Extended time resolution capability
- Used in both duty cycle and phase-shift control methods
- Finer time granularity control or edge positioning using extensions to the Compare A, Compare B and Phase registers
- Implemented using the A and B signal path of PWM, that is, on the EPWMxA and EPWMxB output
- Dead band high-resolution control for falling and rising edge delay in half cycle clocking operation
- Self-check diagnostics software mode to check if the micro edge positioner (MEP) logic is running how designed
- Enables high-resolution output swapping on the EPWMxA and EPWMxB output
- Enables high-resolution output on EPWMxB signal output using inversion of EPWMxA signal output
- Enables high-resolution period, duty and phase control on the EPWMxA and EPWMxB output on devices with an ePWM module

### Note

See the device data sheet to determine if your device has an ePWM module with high-resolution period support.



- A. From ePWM Time-base (TB) submodule  
 B. From ePWM counter-compare (CC) submodule  
 C. From ePWM Deadband (DB) submodule

**Figure 22-108. HRPWM Block Diagram**

The ePWM peripheral is used to perform a function mathematically equivalent to a digital-to-analog converter (DAC). As shown in Figure 22-109, the effective resolution for conventionally generated PWM is a function of PWM frequency (or period) and system clock frequency.




Figure 22-109. Resolution Calculations for Conventionally Generated PWM

If the required PWM operating frequency does not offer sufficient resolution in PWM mode, consider using HRPWM. As an example of improved performance offered by HRPWM, Table 22-18 shows resolution in bits for various PWM frequencies. These values assume a MEP step size of 180ps. See the device data sheet for typical and maximum performance specifications for the MEP.

Table 22-18. Resolution for PWM and HRPWM

PWM Frequency (kHz)	Regular Resolution (PWM) 100MHz EPWMCLK		High Resolution (HRPWM)	
	Bits	%	Bits	%
20	12.3	0.02	18.1	0.000
50	11	0.05	16.8	0.001
100	10	0.1	15.8	0.002
150	9.4	0.15	15.2	0.003
200	9	0.2	14.8	0.004
250	8.6	0.25	14.4	0.005
500	7.6	0.5	13.4	0.009
1000	6.6	1	12.4	0.018
1500	6.1	1.5	11.9	0.027
2000	5.6	2	11.4	0.036

Although each application can differ, typical low-frequency PWM operation (below 250kHz) does not require HRPWM. HRPWM capability is most useful for high-frequency PWM requirements of power conversion topologies such as:

- Single-phase buck, boost, and flyback
- Multiphase buck, boost, and flyback
- Phase-shifted full bridge
- Direct modulation of D-Class power amplifiers




### 22.18.1 Operational Description of HRPWM

The HRPWM is based on micro-edge positioner (MEP) technology. MEP logic is capable of positioning an edge very finely by sub-dividing one coarse system clock of a conventional PWM generator. The time step accuracy is on the order of 150ps. See the device data sheet for the typical MEP step size on a particular device. The HRPWM also has a self-check software diagnostics mode to check if the MEP logic is running as designed under all operating conditions. Details on software diagnostics and functions are in [Section 22.18.1.7](#).

[Figure 22-110](#) shows the relationship between one coarse system clock and edge position in terms of MEP steps, which are controlled using an 8-bit field in the Compare A extension register (CMPAHR). The same operating logic applies to CMPBHR as well.

To generate an HRPWM waveform, configure the ePWM registers to generate a conventional PWM of a given frequency and polarity. The HRPWM works together with the ePWM registers to extend edge resolution. Although many programming combinations are possible, only a few are needed and practical. These methods are described in [Section 22.18.1.8](#).




**Figure 22-110. Operating Logic Using MEP**

#### 22.18.1.1 Controlling the HRPWM Capabilities

The MEP of the HRPWM is controlled by six extension registers. These HRPWM registers are concatenated with the 16-bit TBPHS, TBPRD, CMPA, CMPBM, DBREDM, and DBFEDM registers used to control PWM operation.

- TBPHSHR - Time Base Phase High Resolution Register
- CMPAHR - Counter Compare A High Resolution Register; CMPAHR is for use with the AQ output of Channel A, and is not related to CMPA
- TBPRDHR - Time Base Period High Resolution Register. (available on some devices)
- CMPBHR - Counter Compare B High Resolution Register; CMPBHR is for use with the AQ output of Channel B, and is not related to CMPB
- DBREDHR - Dead-band Generator Rising Edge Delay High Resolution Register
- DBFEDHR - Dead-band Generator Falling Edge Delay High Resolution Register



A. Dependent upon your device, these registers can be mirrored and can be written to at two different memory locations.

**Figure 22-111. HRPWM Extension Registers and Memory Configuration**

**Note**


HRPWM capabilities on Deadband Rising Edge Delay and Falling Edge Delay is applicable only during dead band half cycle clocking Operation. The number of MEP steps is half in size [bits 15:9] than duty and phase high-resolution registers for the same reason.

A minimum of 4 cycles difference (including the HR component) between adjacent XCMP values must be maintained to make sure of minimum pulse width when HR is enabled. A difference of less than 4 cycles would result in incorrect HR placement.

HRPWM capabilities are controlled using the Channel A and B PWM signal path. HRPWM support on the Dead band signal path is available by properly configuring the HRCNFG2 register. shows how the HRPWM interfaces with the 8-bit extension registers.

### 22.18.1.2 HRPWM Source Clock

Each HRPWM module is clocked from the respective EPWMxCLK. HRCAL has a separate clock. For example, HRPWM1 is sourced from EPWM1CLK while HRPWM2 is clocked from the EPWM2CLK. Figure 22-112 shows the HRCAL and HRPWM modules are sourced from the respective ePWM clock source.



**Figure 22-112. HRPWM and HRCAL Source Clock**

### 22.18.1.3 Configuring the HRPWM

Once the ePWM has been configured to provide conventional PWM of a given frequency and polarity, the HRPWM is configured by programming the HRCNFG register in that particular ePWM module's register space. This register provides the following configuration options:

- Edge Mode** The MEP can be programmed to provide precise position control on the rising edge (RE), falling edge (FE) or both edges (BE) at the same time. FE and RE are used for power topologies requiring duty cycle control (CMPA or CMPB high-resolution control), while BE is used for topologies requiring phase shifting, for example, phase shifted full bridge (TBPHS or TBPRD high-resolution control).
- Control Mode** The MEP is programmed to be controlled either from the CMPAHR/CMPBHR register in case of duty cycle control or the TBPHSHR register (phase control). RE or FE control mode can be used with the CMPAHR or CMPBHR register. BE control mode can be used with the TBPHSHR register. When the MEP is controlled from the TBPRDHR register (period control), the duty cycle and phase can also be controlled using the respective high-resolution registers.
- Shadow Mode** This mode provides the same shadowing (double buffering) option as in regular PWM mode. This option is valid only when operating from the CMPAHR, CMPBHR, and TBPRDHR registers and can be chosen to be the same as the regular load option for the CMPA/CMPB register. If TBPHSHR is used, then this option has no effect.
- High-Resolution B Signal Control** The B signal path of an ePWM channel can generate a high-resolution output by outputting an inverted version of the high-resolution ePWMxA signal on the ePWMxB pin. A Type 2 or Type 4 HRPWM module can also enable high-resolution features on the B signal path independently of the A signal path as well.
- Swap ePWMxA and ePWMxB Outputs** This mode enables the swapping of the high-resolution A and B outputs. The mode selection allows either A and B Outputs Unchanged or A Output Comes Out On B and B Output Comes Out On A.

**Auto-  
conversion  
Mode**

This mode is used in conjunction with the scale factor optimization (SFO) software only. For a type 4 HRPWM module, below is a description of the Auto-conversion Mode taking CMPAHR as an example. If auto-conversion is enabled,  $CMPAHR = \text{fraction}(PWMduty \times PWMperiod) \ll 8$ . The scale factor optimization software calculates the MEP scale factor in the background code and automatically updates the HRMSTEP register with the calculated number of MEP steps per coarse step. The MEP Calibration Module then uses the values in the HRMSTEP and CMPAHR registers to automatically calculate the appropriate number of MEP steps represented by the fractional duty cycle and moves the high-resolution ePWM signal edge accordingly. If auto-conversion is disabled, the CMPAHR register behaves like a type 0 HRPWM module and  $CMPAHR = (\text{fraction}(PWMduty \times PWMperiod) \times \text{MEP Scale Factor} + 0.5) \ll 8$ . All calculations need to be performed by your code in this mode, and the HRMSTEP register is ignored. Auto-conversion for high-resolution period has the same behavior as auto-conversion for high-resolution duty cycle. Auto-conversion must always be enabled for high-resolution period mode.

---

**Note**

If the HRPWM module is configured in UP-DOWN counter mode, the shadow mode for the HRPWM registers must be set to load on both ZERO AND PERIOD. New values from the user are loaded to the shadow registers only at CTR = ZERO, but the shadow mode of for the registers must be set to both ZERO AND PERIOD. The CTR = PRD event is used for specific internal logic inside the HRPWM module.

Auto-conversion Mode performs the calculation for CMPBHR, DBREDHR, and DBFEDHR. The scale factor optimization software calculates the MEP scale factor in the background code and automatically updates the HRMSTEP register with the calculated number of MEP steps per coarse step. The MEP Calibration Module then uses the values in the HRMSTEP and CMPBHR or DBREDHR/DBFEDHR register to automatically calculate the appropriate number of MEP steps represented by the fractional components and moves the high-resolution ePWM signal edge accordingly. If auto-conversion is disabled, CMPBHR behaves the same as CMPAHR.  $CMPBHR = (\text{fraction}(PWMduty \times PWMperiod) \times \text{MEP Scale Factor} + 0.5) \ll 8$ .

---

**Linking CMPBHR to CMPAHR**

Starting with EPWM Type 5, the user has the option to link the CMPBHR value to the CMPAHR value. This allows for EPWM channel A and EPWM channel B outputs to both be controlled by CMPAHR. This feature is enabled through CMPCTL.LINKDUTYHR register. This feature is commonly used when the HRPWM is configured for complimentary output mode.

### 22.18.1.4 Configuring High-Resolution in Deadband Rising-Edge and Falling-Edge Delay

Once the ePWM has been configured to provide conventional PWM of a given frequency, polarity, and dead band enabled in half-cycle clocking mode, the high-resolution operation on dead band RED and FED lines are enabled by programming the HRCNFG2 register in that particular ePWM module register space. This register provides the following configuration options:

- Edge Mode** The MEP can be programmed to provide precise position control on the dead band rising edge (RED), dead band falling edge (FED), or both edges (rising edge of DBRED signal and falling edge of DBFED signal) at the same time.
- Control Mode** Selects the time event that loads the shadow value in the active register for DBRED and DBFED in high-resolution mode. Select the pulse to match the selection in the ePWM DBCTL[LOADREDMODE] and DBCTL[LOADFEDMODE] bits.

### 22.18.1.5 Principle of Operation

The MEP logic is capable of placing an edge in one of 255 (8 bits) discrete time steps (see the device data sheet for typical MEP step size). The MEP works with the TBM and CCM registers to be certain that time steps are applied and that edge placement accuracy is maintained over a wide range of PWM frequencies, system clock frequencies, and other operating conditions. Table 22-19 shows the typical range of operating frequencies supported by the HRPWM.

**Table 22-19. Relationship Between MEP Steps, PWM Frequency, and Resolution**

System (MHz)	MEP Steps Per EPWMCLK <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>	PWM Minimum (Hz) <sup>(4)</sup>	PWM Maximum (MHz)	Resolution at Maximum (Bits) <sup>(5)</sup>
60.0	93	916	3.00	10.9
70.0	79	1068	3.50	10.6
80.0	69	1221	4.00	10.4
90.0	62	1373	4.50	10.3
100.0	56	1526	5.00	10.1

(1) TBCLK = EPWMCLK.

(2) Table data based on a MEP time resolution of 180ps (this is an example value. See the device data sheet for MEP limits)

(3) MEP steps applied =  $T_{EPWMCLK}/180ps$  in this example.

(4) PWM minimum frequency is based on a maximum period value, (TBPRD = 65535). PWM mode is asymmetrical up-count.

(5) Resolution in bits is given for the maximum PWM frequency stated.

22.18.1.5.1 Edge Positioning

Note

The following example is presented using the [CMPA:CMPAHR] register combination. The theory of operation and equations are the same, if intending to use the [CMPBM:CMPBHRM] for duty cycle control.

In a typical power control loop, a digital controller issues a duty command, usually expressed in a per unit or percentage terms. Assume that for a particular operating point, the demanded duty cycle is 0.405 or 40.5% on time and the required converter PWM frequency is 1.25MHz. In conventional PWM generation with a system clock of 100MHz, the duty cycle choices are in the vicinity of 40.5%. As shown in Figure 22-113, a compare value of 32 counts (duty = 40%) is the closest to 40.5% that can be attained. This is equivalent to an edge position of 320ns instead of the desired 324ns. This data is shown in Table 22-20.

By utilizing the MEP, an edge position much closer to the desired point of 324ns can be achieved. Table 22-20 shows that in addition to the CMPA value, 22 steps of the MEP (CMPAHR register) positions the edge at 323.96ns, resulting in almost zero error. In this example, assume that the MEP has a step resolution of 180ps.




Figure 22-113. Required PWM Waveform for a Requested Duty = 40.5%

Table 22-20. CMPA versus Duty (left), and [CMPA:CMPAHR] versus Duty (right)

CMPA (count) <sup>(1) (2) (3)</sup>	Duty (%)	High Time (ns)	CMPA (count)	CMPAHR (count)	Duty (%)	High Time (ns)
28	35.0	280	32	18	40.405	323.24
29	36.3	290	32	19	40.428	323.42
30	37.5	300	32	20	40.450	323.60
31	38.8	310	32	21	40.473	323.78
32	40.0	320	32	22	40.495	323.96
33	41.3	330	32	23	40.518	324.14
34	42.5	340	32	24	40.540	324.32
			32	25	40.563	324.50
Required			32	26	40.585	324.68
32.40	40.5	324	32	27	40.608	324.86

- (1) Assumed MEP step size for the above example = 180ps. See the device-specific data sheet for typical and maximum MEP values.
- (2) TBCLK = 100MHz, 10ns
- (3) For a PWM Period register value of 80 counts, PWM Period = 80 × 10ns = 800ns, PWM frequency = 1/800ns = 1.25MHz

### 22.18.1.5.2 Scaling Considerations

The mechanics of how to position an edge precisely in time has been demonstrated using the resources of the standard CMPA and MEP (CMPAHR) registers. In a practical application, however, it is necessary to seamlessly provide the CPU a mapping function from a per-unit (fractional) duty cycle to a final integer (non-fractional) representation that is written to the [CMPA:CMPAHR] register combination.

To do this, first examine the scaling or mapping steps involved. It is common in control software to express duty cycle in a per-unit or percentage basis. This has the advantage of performing all needed math calculations without concern for the final absolute duty cycle, expressed in clock counts or high time in nanoseconds (ns). Furthermore, it makes the code more transportable across multiple converter types running different PWM frequencies.

To implement the mapping scheme, a two-step scaling procedure is required.

#### Assumptions for this example:

TBCLK	=	10ns (100MHz)
PWM frequency	=	1.25MHz (1/800ns)
Required PWM duty cycle, <b>PWMDuty</b>	=	0.405 (40.5%)
PWM period in terms of coarse steps, <b>PWMPeriod</b> (800ns/10ns)	=	80
Number of MEP steps per coarse step at 180ps (10ns/180ps), <b>MEP_ScaleFactor</b>	=	55
Value to keep CMPAHR within the range of 1-255 and fractional rounding constant (default value)	=	0.5 (0080h in Q8 format)

#### Step 1: Percentage Integer Duty value conversion for CMPA register

CMPA register value	=	$\text{int}(\text{PWMDuty} * \text{PWMPeriod})$ ; int means integer part
	=	$\text{int}(0.405 * 80)$
	=	$\text{int}(32.4)$
CMPA register value	=	32 (20h)

#### Step 2: Fractional value conversion for CMPAHR register

CMPAHR	=	$(\text{frac}(\text{PWMDuty} * \text{PWMPeriod}) * \text{MEP\_ScaleFactor} + 0.5) \ll 8$ ; frac means fractional part
	=	$(\text{frac}(32.4) * 55 + 0.5) \ll 8$ ; Shifting is to move the value to the high byte of CMPAHR.
	=	$(0.4 * 55 + 0.5) \ll 8$
	=	$(22 + 0.5) \ll 8$
	=	$22.5 * 256$ ; Shifting left by 8 is the same as multiplying by 256.
	=	5760 (1680h)
CMPAHR	=	1680h CMPAHR value = 1600h (lower 8 bits are ignored by hardware).

---

### Note

If the AUTOCONV bit (HRCNFG.6) is set and the MEP\_ScaleFactor is in the HRMSTEP register, then CMPAHR / CMPBHR register value =  $\text{frac}(\text{PWMDuty} * \text{PWMperiod} << 8)$ . The rest of the conversion calculations are performed automatically in hardware, and the correct MEP-scaled signal edge appears on the ePWM channel output. If AUTOCONV is not set, the above calculations must be performed by software.

The MEP scale factor (MEP\_ScaleFactor) varies with the system clock and DSP operating conditions. TI provides an MEP scale factor optimizing (SFO) software C function, which uses the built in diagnostics in each HRPWM and returns the best scale factor for a given operating point.

The scale factor varies slowly over a limited range so the optimizing C function can be run very slowly in a background loop.

The CMPA, CMPB, CMPAHR and CMPBHR registers are configured in memory so that the 32-bit data capability of the CPU can write this as a single concatenated value, that is, [CMPA:CMPAHR], [CMPB:CMPBHR], and so on.

The mapping scheme has been implemented in both C and assembly, as shown in [Section 22.18.1.8](#). The actual implementation takes advantage of the 32-bit CPU architecture and is somewhat different from the steps shown in [Section 22.18.1.5.2](#).

For time-critical control loops where every cycle counts, the assembly version is recommended. This is a cycle optimized function (11 EPWMCLK cycles) that takes a Q15 duty value as input and writes a single [CMPA:CMPAHR] value.

---


#### 22.18.1.5.3 Duty Cycle Range Limitation

In high-resolution mode, the MEP is not active for 100% of the PWM period and becomes operational:

- Three EPWMCLK cycles after the period starts when high-resolution period (TBPRDHR) control is not enabled.
- When high-resolution period (TBPRDHR) control is enabled using the HRPCTL register:
  - In up-count mode: three EPWMCLK cycles after the period starts until three EPWMCLK cycles before the period ends.
  - In up-down count mode: when counting up, three cycles after CTR = 0 until three cycles before CTR = PRD, and when counting down, three cycles after CTR = PRD until three cycles before CTR = 0.
- When using DBREDHR or DBFEDHR, DBRED or DBFED (the register corresponding to the edge with high-resolution displacement) must be greater than or equal to 7.

Duty cycle range limitations are illustrated in [Figure 22-114](#) to [Figure 22-117](#). This limitation imposes a duty cycle limit on the MEP. For example, precision edge control is not available all the way down to 0% duty cycle. When high-resolution period control is disabled, regular PWM duty control is fully operational down to 0% duty cycle despite the unavailability of HRPWM features in the first three cycles. In most applications, this cannot be an issue as the controller regulation point is usually not designed to be close to 0% duty cycle. To better understand the useable duty cycle range, see [Table 22-21](#). When high-resolution period control is enabled (HRPCTL[HRPE] = 1), the duty cycle must not fall within the restricted range; otherwise, there can be undefined behavior on the ePWMxA output.





**Figure 22-114. Low % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0)**

**Table 22-21. Duty Cycle Range Limitation for Three EPWMCLK/TBCLK Cycles**

PWM Frequency <sup>(1)</sup> (kHz)	3 Cycles Minimum Duty	3 Cycles Maximum Duty <sup>(2)</sup>
200	0.6%	99.4%
400	1.2%	98.8%
600	1.8%	98.2%
800	2.4%	97.6%
1000	3%	97%
1200	3.6%	96.4%
1400	4.2%	95.8%
1600	4.8%	95.2%
1800	5.4%	94.6%
2000	6%	94%

(1) EPWMCLK = TBCLK = 100MHz

(2) This limitation applies only if high-resolution period (TBPRDHR) control is enabled.

If the application demands HRPWM operation below the minimum duty cycle limitation, then the HRPWM can be configured to operate in count-down mode with the rising edge position (REP) controlled by the MEP when high-resolution period is disabled (HRPCTL[HRPE] = 0). This is illustrated in [Figure 22-115](#). In this configuration, the minimum duty cycle limitation is no longer an issue. However, there is a maximum duty limitation with same percent numbers as given in [Table 22-21](#).

#### CAUTION

If the application has enabled high-resolution period control (HRPCTL[HRPE] = 1), the duty cycle must not fall within the restricted range; otherwise, there can be undefined behavior on the ePWM output.




Figure 22-115. High % Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 0)




Figure 22-116. Up-Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1)




Figure 22-117. Up-Down Count Duty Cycle Range Limitation Example (HRPCTL[HRPE] = 1)

### 22.18.1.5.4 High-Resolution Period

High-resolution period control using the MEP logic is supported on devices with a Type 1 ePWM module or greater.

#### Note

When high-resolution period control is enabled, on ePWMxA only, and not ePWMxB output and conversely, the non high-resolution output has  $\pm 1$  TBCLK cycle jitter in up-count mode and  $\pm 2$  TBCLK cycle jitter in up-down count mode.

The scaling procedure described for duty cycle in [Section 22.18.1.5.2](#) applies for high-resolution period as well:

#### Assumptions for this example:

TBCLK	= 10ns (100MHz)
Required PWM frequency	= 175kHz (period of 571.428)
Number of MEP steps per coarse step at 180ps (10ns/180ps), (MEP_ScaleFactor)	= 55
Value to keep TBPRDHR within range of 1-255 and fractional rounding constant (default value)	= 0.5 (0080h in Q8 format)

#### Problem:

In up-count mode:

- If TBPRD = 571, then PWM frequency = 174.82kHz (period =  $(571+1) * T_{TBCLK}$ ).
- If TBPRD = 570, then PWM frequency = 175.13kHz (period =  $(570+1) * T_{TBCLK}$ ).

In up-down count mode:

- If TBPRD = 286, then PWM frequency = 174.82kHz (period =  $(286*2) * T_{TBCLK}$ ).
- If TBPRD = 285, then PWM frequency = 175.44kHz (period =  $(285*2) * T_{TBCLK}$ ).

#### Solution:

With 55 MEP steps per coarse step at 180ps each:

#### Step 1: Percentage Integer Period value conversion for TBPRD register

Integer period value	= $571 * T_{TBCLK}$
	= $\text{int}(571.428) * T_{TBCLK}$
	= $\text{int}(\text{PWMperiod}) * T_{TBCLK}$

In up-count mode:

TBPRD	= 570 (TBPRD = period value - 1)
	= 023Ah

In up-down count mode:

TBPRD	= 285 (TBPRD = period value/2)
	= 011Dh

## Step 2: Fractional value conversion for TBPRDHR register

In up-count mode:

$$\text{TBPRDHR register value} = (\text{frac}(\text{PWMperiod}) * \text{MEP\_ScaleFactor} + 0.5)$$

If auto-conversion enabled and HRMSTEP =

$$\text{MEP\_ScaleFactor value (55):} = \text{frac}(\text{PWMperiod}) \ll 8 \text{ (Shifting is to move the value to the high byte of TBPRDHR)}$$

$$\begin{aligned} \text{TBPRDHR register value} &= \text{frac}(571.428) \ll 8 \\ &= 0.428 \times 256 \\ &= 6D00\text{h} \end{aligned}$$

The auto-conversion then automatically performs the calculation, such that TBPRDHR MEP delay is scaled by hardware to:

$$\begin{aligned} &= ((\text{TBPRDHR}(15:0) \gg 8) \times \text{HRMSTEP} + 80\text{h}) \ll 8 \\ &= (006D\text{h} \times 55 + 80\text{h}) \gg 8 \\ &= (17EB\text{h}) \gg 8 \end{aligned}$$

$$\text{Period MEP delay} = 0017\text{h MEP Steps}$$

In up-down count mode:

$$\text{TBPRDHR register value} = (\text{frac}(\text{PWMperiod}) * \text{MEP\_ScaleFactor} + 0.5)$$

If auto-conversion enabled and HRMSTEP =

$$\text{MEP\_ScaleFactor value (55):} = \text{frac}(\text{PWMperiod} / 2) \ll 8 \text{ (Shifting is to move the value to the high byte of TBPRDHR)}$$

$$\begin{aligned} \text{TBPRDHR register value} &= \text{frac}(285.714) \ll 8 \\ &= 0.714 \times 256 \\ &= B600\text{h} \end{aligned}$$

The auto-conversion then automatically performs the calculation, such that TBPRDHR MEP delay is scaled by hardware to:

$$\begin{aligned} &= (00B6\text{h} \times 55 + 80\text{h}) \gg 8 \\ &= (279A\text{h}) \gg 8 \end{aligned}$$

$$\text{Period MEP delay} = 0027\text{h MEP Steps}$$

#### 22.18.1.5.4.1 High-Resolution Period Configuration

To use high-resolution period, the ePWMx module must be initialized in the exact order presented.

The following steps use CMPA with shadow registers and the corresponding HRCNFG bits for high-resolution operation on EPWMxA. For high-resolution operation on EPWMxB, make the appropriate substitutions with the B channel fields.

1. Enable ePWMx clock
2. Enable HRPWM clock
3. Disable TBCLKSYNC
4. Configure ePWMx registers - AQ, TBPRD, CC, and so on.
  - ePWMx can only be configured for up-count or up-down count modes. High-resolution period is not compatible with down-count mode.
  - TBPRD and CC registers must be configured for shadow loads.
  - CMPCTL[LOADAMODE]
    - In up-count mode: CMPCTL[LOADAMODE] = 1 (load on CTR = PRD)
    - In up-down count mode: CMPCTL[LOADAMODE] = 2 (load on CTR = 0 or CTR = PRD)
5. Configure the HRCNFG register such that:
  - HRCNFG[HRLOAD] = 2 (load on either CTR = 0 or CTR = PRD)
  - HRCNFG[AUTOCONV] = 1 (Enable auto-conversion)
  - HRCNFG[EDGMODE] = 3 (MEP control on both edges)
6. For TBPHS:TBPHSHR synchronization with high-resolution period, set both HRPCTL[TBPSHRLOADE] = 1 and TBCTL[PHSEN] = 1. In up-down count mode these bits must be set to 1 regardless of the contents of TBPHSHR.
7. Enable high-resolution period control (HRPCTL[HRPE] = 1)
8. Enable TBCLKSYNC
9. TBCTL[SWFSYNC] = 1
10. HRMSTEP must contain an accurate MEP scale factor (# of MEP steps per EPWMCLK coarse step) because auto-conversion is enabled. The MEP scale factor can be acquired using the SFO() function described in [Section 22.18.2](#).
11. To control high-resolution period, write to the TBPRDHR(M) registers.

---

#### Note

When high-resolution period mode is enabled, an EPWMxSYNC pulse introduces  $\pm 1$ -2 cycle jitter to the PWM ( $\pm 1$  cycle in up-count mode and  $\pm 2$  cycle in up-down count mode). For this reason, EPWMxSYNCO source cannot be set to CTR = 0 or CTR = CMPB. Otherwise, the jitter occurs on every PWM cycle with the synchronization pulse.

When EPWMxSYNCl is EPWMxSYNCO source, a software synchronization pulse can be issued only once during high-resolution period initialization. If a software sync pulse is applied while the PWM is running, the jitter appears on the PWM output at the time of the sync pulse.

---

### 22.18.1.6 Deadband High-Resolution Operation

---

#### Note

In up-count mode, the dead-band module is not available when any high-resolution mode is enabled.

---

#### Assumptions for this example:

System clock	= 10ns (100MHz)
Deadband enabled in half-cycle mode, TBCLK = EPWMCLK	
Required PWM frequency	1.33MHz (1/750ns)
Required PWM duty cycle	0.5 (50%)
Required Deadband Rising-Edge Delay	5% over duty
Required Deadband Rising-Edge Delay in ns	$(0.05 * 375ns) = 18.75ns$

---

#### Note

Similar to the duty cycle restrictions when using HRPWM, the DBRED and DBFED values must be greater than 3 to use high-resolution deadband.

---

#### Deadband delay values as a function of DBFED and DBRED:

When half-cycle clocking is enabled, the formula to calculate the falling-edge delay (FED) and rising-edge delay (RED) becomes:

$$FED = DBFED * TBCLK / 2$$

$$RED = DBRED * TBCLK / 2$$

#### DBRED and DBFED calculated values:

Required Deadband Rising-Edge Delay in ns = 18.75ns

$$DBRED = RED / (TBCLK / 2)$$

$$DBRED = 18.75ns/5ns$$

$$DBRED \text{ Required} = 3.75ns$$

With 55 MEP steps per coarse step at 180ps each:

**Step 1: Integer Deadband value conversion for DBREDM register**

Integer DBRED value	= int (RED / (TBCLK / 2))
	= int (3.75)
DBRED	= 3

**Step 2: Fractional value conversion for Deadband high-resolution register DBREDHR**

DBREDHR register value	= (frac(DBRED Required) * MEP_ScaleFactor + 0.5) << 8 (Shifting is to move the value to the high byte of DBREDHR)
	= (frac (3.75) * 55 + 0.5) << 8
	= (0.75 * 55 + 0.5) << 8
	= (41.75) * 256 Shifting left by 8 is the same as multiplying by 256.
DBREDHR value	= 29C0h MEP Steps
	Hardware ignores lower 9 bits in the above calculated DBREDHR value

---

**Note**

If the AUTOCONV bit (HRCNFG.6) is set and the MEP\_ScaleFactor is in the HRMSTEP register, then DBREDHR:DBRED = frac((required DB value) < <8). The rest of the conversion calculations are performed automatically in hardware, and the correct MEP-scaled signal edge appears on the ePWM channel output. If AUTOCONV is not set, the above calculations must be performed by software.

---

**22.18.1.7 Scale Factor Optimizing Software (SFO)**

The micro edge positioner (MEP) logic is capable of placing an edge in one of 255 discrete time steps. As previously mentioned, the size of these steps is on the order of 150ps (see the device data sheet for typical MEP step size on your device). The MEP step size varies based on worst-case process parameters, operating temperature, and voltage. MEP step size increases with decreasing voltage and increasing temperature and decreases with increasing voltage and decreasing temperature. Applications that use the HRPWM feature can use the TI-supplied MEP scale factor optimization (SFO) software function. The SFO function helps to dynamically determine the number of MEP steps per EPWMCLK period while the HRPWM is in operation.

To utilize the MEP capabilities effectively, the correct value for the MEP scaling factor needs to be known by the software. To accomplish this, the HRPWM module has built in self-check and diagnostic capabilities that can be used to determine the optimum MEP scale factor value for any operating condition. TI provides a C-callable library containing one SFO function that utilizes this hardware and determines the optimum MEP scale factor. As such, MEP control and diagnostics registers are reserved for TI use.

A detailed description of the SFO library - SFO\_TI\_Build\_V8.lib software can be found in [SFO Library Software - SFO TI\\_Build\\_V8.lib](#).

### 22.18.1.8 HRPWM Examples Using Optimized Assembly Code

The best way to understand how to use the HRPWM capabilities is through two real examples:

1. Simple buck converter using asymmetrical PWM (count-up) with active high polarity.
2. DAC function using simple R+C reconstruction filter.

The following examples all have initialization and configuration code written in C. To make these easier to understand, the #defines shown below are used.

[Example 22-2](#) assumes MEP step size of 150ps and does not use the SFO library.

#### Example 22-2. #Defines for HRPWM Header Files

```
// HRPWM (High Resolution PWM) //
=====
// HRCNFG
#define HR_Disable 0x0
#define HR_REP 0x1 // Rising Edge position
#define HR_FEP 0x2 // Falling Edge position
#define HR_BEP 0x3 // Both Edge position #define HR_CMP 0x0 // CMPAHR controlled
#define HR_PHS 0x1 // TBPHSHR controlled #define HR_CTR_ZERO 0x0 // CTR = Zero event
#define HR_CTR_PRD 0x1 // CTR = Period event
#define HR_CTR_ZERO_PRD 0x2 // CTR = ZERO or Period event
#define HR_NORM_B 0x0 // Normal ePWMxB output
#define HR_INVERT_B 0x1 // ePWMxB is inverted ePWMxA output
```




### 22.18.1.8.1 Implementing a Simple Buck Converter


In this example, the PWM requirements are:

- PWM frequency = 1MHz (that is, TBPRD = 100)
- PWM mode = asymmetrical, up-count
- Resolution = 12.7 bits (with a MEP step size of 150ps)

Figure 22-118 and Figure 22-119 show the required PWM waveform. As explained previously, configuration for the ePWM1 module is almost identical to the normal case except that the appropriate MEP options need to be enabled/selected.



**Figure 22-118. Simple Buck Controlled Converter Using a Single PWM**



**Figure 22-119. PWM Waveform Generated for Simple Buck Controlled Converter**

The example code shown consists of two main parts:

- Initialization code (executed once)
- Run time code (typically executed within an ISR)

Example 22-3 shows the Initialization code. The first part is configured for conventional PWM. The second part sets up the HRPWM resources.

This example assumes MEP step size of 150ps and does not use the SFO library.

Example 22-4 shows an assembly example of run-time code for the HRPWM buck converter.

### Example 22-3. HRPWM Buck Converter Initialization Code

```

void HrBuckDrvCnf(void)
{
// Config for conventional PWM first
EPwm1Regs.TBCTL.bit.PRDL = TB_IMMEDIATE;           // set Immediate load
EPwm1Regs.TBPRD = 100;                             // Period set for 1000kHz PWM
hrbuck_period = 200;                                // Used for Q15 to Q0 scaling
EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP;         // EPWM1 is the Sync Source
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;

EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
// Note: ChB is initialized here only for comparison purposes, it is not required

EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO;      // optional
EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;       // optional
EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;
EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;
EPwm1Regs.AQCTLB.bit.ZRO = AQ_SET;                // optional
EPwm1Regs.AQCTLB.bit.CBU = AQ_CLEAR;              // optional
// Now configure the HRPWM resources
EALLOW;                                           // Note these registers are protected
                                                    // and act only on ChA
EPwm1Regs.HRCNFG.all = 0x0;                       // clear all bits first
EPwm1Regs.HRCNFG.bit.EDGMODE = HR_FEP;            // Control Falling Edge Position
EPwm1Regs.HRCNFG.bit.CTLMODE = HR_CMP;            // CMPAHR controls the MEP
EPwm1Regs.HRCNFG.bit.HRLOAD = HR_CTR_ZERO;        // Shadow load on CTR=Zero
EDIS;
MEP_ScaleFactor = 66*256;                          // Start with typical Scale Factor
                                                    // value for 100MHz
                                                    // Note: Use SFO functions to update
                                                    // MEP_ScaleFactor dynamically
}

```

### Example 22-4. HRPWM Buck Converter Run-Time Code

```

EPWM1_BASE .set 0x6800
CMPAHR1 .set EPWM1_BASE+0x8
;=====
HRBUCK_DRV; (can execute within an ISR or loop)
;=====
    MOVW DP, #_HRBUCK_In
    MOVL XAR2,@_HRBUCK_In      ; Pointer to Input Q15 Duty (XAR2)
    MOVL XAR3,#CMPAHR1        ; Pointer to HRPWM CMPA reg (XAR3)

; Output for EPWM1A (HRPWM)
    MOV T,*XAR2 ; T <= Duty
    MPYU ACC,T,@_hrbuck_period ; Q15 to Q0 scaling based on Period
    MOV T,@_MEP_ScaleFactor    ; MEP scale factor (from optimizer s/w)
    MPYU P,T,@AL               ; P <= T * AL, Optimizer scaling
    MOVH @AL,P                 ; AL <= P, move result back to ACC
    ADD ACC, #0x080            ; MEP range and rounding adjustment
    MOVL *XAR3,ACC             ; CMPA: CMPAHR(31:8) <= ACC

; Output for EPWM1B (Regular Res) Optional - for comparison purpose only
    MOV *+XAR3[2],AH           ; Store ACCH to regular CMPB


```

### 22.18.1.8.2 Implementing a DAC Function Using an R+C Reconstruction Filter


In this example, the PWM requirements are:

- PWM frequency = 400kHz (that is, TBPRD = 250)
- PWM mode = Asymmetrical, Up-count
- Resolution = 14 bits (MEP step size = 150ps)

Figure 22-120 and Figure 22-121 show the DAC function and the required PWM waveform. As explained previously, configuration for the ePWM1 module is almost identical to the normal case except that the appropriate MEP options need to be enabled/selected.



**Figure 22-120. Simple Reconstruction Filter for a PWM-based DAC**



**Figure 22-121. PWM Waveform Generated for the PWM DAC Function**

The example code shown consists of two main parts:

- Initialization code (executed once)
- Run time code (typically executed within an ISR)

This example assumes a typical MEP\_SP and does not use the SFO library.

[Example 22-5](#) shows the Initialization code. The first part is configured for conventional PWM. The second part sets up the HRPWM resources.

[Example 22-6](#) shows an assembly example of run-time code that can execute in a high-speed ISR loop.

### Example 22-5. PWM DAC Function Initialization Code

```

void HrPwmDacDrvCnf(void)
{
// Config for conventional PWM first
EPwm1Regs.TBCTL.bit.PRDL = TB_IMMEDIATE;           // Set Immediate load
EPwm1Regs.TBPRD = 250;                             // Period set for 400kHz PWM
hrDAC_period = 250;                                 // Used for Q15 to Q0 scaling
EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP;
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;           // EPWM1 is the Sync Source

EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1;
EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
// Note: ChB is initialized here only for comparison purposes, it is not required

EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO;
EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO;    // optional
EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;     // optional

EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;
EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;
EPwm1Regs.AQCTLB.bit.ZRO = AQ_SET;              // optional
EPwm1Regs.AQCTLB.bit.CBU = AQ_CLEAR;           // optional
// Now configure the HRPWM resources
EALLOW;                                         // Note these registers are protected
                                                // and act only on ChA.
EPwm1Regs.HRCNFG.all = 0x0;                    // Clear all bits first
EPwm1Regs.HRCNFG.bit.EDGMODE = HR_FEP;        // Control falling edge position
EPwm1Regs.HRCNFG.bit.CTLMODE = HR_CMP;        // CMPAHR controls the MEP.
EPwm1Regs.HRCNFG.bit.HRLOAD = HR_CTR_ZERO;    // Shadow load on CTR=Zero.
EDIS;
MEP_ScaleFactor = 66*256;                       // Start with typical Scale Factor
                                                // value for 100MHz.
                                                // Use SFO functions to update MEP_ScaleFactor
                                                // dynamically.
}

```

### Example 22-6. PWM DAC Function Run-Time Code

```

EPWM1_BASE .set 0x6800
CMPAHR1 .set EPWM1_BASE+0x8
;=====
HRPWM_DAC_DRV; (can execute within an ISR or loop)
;=====
    MOVW DP, #_HRDAC_In
    MOVL XAR2,@_HRDAC_In           ; Pointer to input Q15 duty (XAR2)
    MOVL XAR3,#CMPAHR1            ; Pointer to HRPWM CMPA reg (XAR3)

; Output for EPWM1A (HRPWM
    MOV T,*XAR2                    ; T <= duty
    MPY ACC,T,@_hrDAC_period       ; Q15 to Q0 scaling based on period
    ADD ACC,@_hrDAC_period<<15    ; Offset for bipolar operation
    MOV T,@_MEP_ScaleFactor        ; MEP scale factor (from optimizer s/w)
    MPYU P,T,@AL                   ; P <= T * AL, optimizer scaling
    MOVH @AL,P                     ; AL <= P, move result back to ACC
    ADD ACC,#0x080                 ; MEP range and rounding adjustment
    MOVL *XAR3,ACC                 ; CMPA: CMPAHR(31:8) <= ACC

; Output for EPWM1B (Regular Res) Optional - for comparison purpose only
    MOV *+XAR3[2],AH               ; Store ACCH to regular CMPB

```

## 22.18.2 SFO Library Software - SFO\_TI\_Build\_V8.lib

Table 22-22 lists several features of the SFO\_TI\_Build\_V8.lib library.

**Table 22-22. SFO Library Features**

	SFO_TI_Build_V8.lib	Unit
Completion-checking?	Yes	Function return value
Typical cycles required for SFO() to update MEP_ScaleFactor if called repetitively without interrupts	130,000	EPWMCLK cycles

### 22.18.2.1 Scale Factor Optimizer Function - int SFO()

This routine drives the micro-edge positioner (MEP) calibration module to run SFO diagnostics and determine the appropriate MEP scale factor (number of MEP steps per coarse EPWMCLK step) for a device at any given time.

If EPWMCLK = TBCLK = 100MHz and assuming the MEP step size is 150ps, the typical scale factor value at 100MHz = 66 MEP steps per TBCLK unit (10ns)

The function returns a MEP scale factor value:

MEP\_ScaleFactor = Number of MEP steps per EPWMCLK

#### Constraints when using this function:

- SFO() can be used with a minimum EPWMCLK = TBCLK = 50MHz. MEP diagnostics logic uses EPWMCLK and not TBCLK, so the EPWMCLK restriction is an important constraint. Below 50MHz with device process variation, the MEP step size can decrease under cold temperature and high core voltage conditions to such a point that 255 MEP steps do not span an entire EPWMCLK cycle.
- At any time, SFO() can be called to run SFO diagnostics on the MEP calibration module.

#### Usage:

- SFO() can be called at any time in the background while the ePWM channels are running in HRPWM mode. The scale factor result obtained can be applied to all ePWM channels running in HRPWM mode because the function makes use of the diagnostics logic in the MEP calibration module (which runs independently of ePWM channels).
- This routine returns a 1 when calibration is finished and a new scale factor has been calculated or returns a 0 if calibration is still running. The routine returns a 2 if there is an error, and the MEP\_ScaleFactor is greater than the maximum 255 fine steps per coarse EPWMCLK cycle. In this case, the HRMSTEP register maintains the last MEP scale factor value less than 256 for auto conversion.
- All ePWM modules operating in HRPWM incur only a 3 EPWMCLK cycle minimum duty cycle limitation when high-resolution period control is not used. If high-resolution period control is enabled, there is an additional duty cycle limitation 3-EPWMCLK cycles before the end of the PWM period (see [Section 22.18.1.5.3](#)).
- The SFO() function also updates the HRMSTEP register with the scale factor result. If the HRCNFG[AUTOCONV] bit is set, the application software is responsible only for setting  $CMPAHR = \text{fraction}(\text{PWMduty} * \text{PWMperiod}) \ll 8$  or  $CMPBHR = \text{fraction}(\text{PWMduty} * \text{PWMperiod}) \ll 8$  or  $TBPRDHR = \text{fraction}(\text{PWMperiod})$  while running SFO() in the background. The MEP Calibration Module then uses the values in the HRMSTEP and CMPAHR/CMPBHR/TBPRDHR register to automatically calculate the appropriate number of MEP steps represented by the fractional duty cycle or period and move the high-resolution ePWM signal edge accordingly.
- If the HRCNFG[AUTOCONV] bit is clear, the HRMSTEP register is ignored. The application software needs to perform the necessary calculations manually so that:
  - $CMPAHR = (\text{fraction}(\text{PWMduty} * \text{PWMperiod}) * \text{MEP Scale Factor}) \ll 8 + 0x080$ .
  - Similar behavior applies for TBPHSHR, CMPBHR, DBREDHR, and DBFEDHR. Auto-conversion must be enabled when using TBPRDHR.

The following code snippet shows how to use the HRPWM DUTY using driverlib functions.

```
float32_t dutyFine = 85.62;
float32_t count = (dutyFine * (float32_t)(EPWM_TIMER_TBPRD << 8))/100;
uint32_t compCount = (count);
HRPWM_setCounterCompareValue(EPWM1_BASE, HRPWM_COUNTER_COMPARE_A, compCount);
HRPWM_setCounterCompareValue(EPWM1_BASE, HRPWM_COUNTER_COMPARE_B, compCount);
```

The routine can be run as a background task in a slow loop requiring negligible CPU cycles. The repetition rate at which an SFO function needs to be executed depends on the application's operating environment. As with all digital CMOS devices, temperature and supply voltage variations have an effect on MEP operation. However, in most applications these parameters vary slowly and therefore is often sufficient to execute the SFO function once every 5 to 10 seconds. If more rapid variations are expected, then execution can be performed more frequently to match the application. Note there is no high limit restriction on the SFO function repetition rate; hence, the SFO function can execute as quickly as the background loop is capable.

While using the HRPWM feature, HRPWM logic is not active for the first 3 EPWMCLK cycles of the PWM period (and the last 3 EPWMCLK cycles of the PWM period if TBPRDHR is used). While running the application in this configuration, if high-resolution period control is disabled (HRPCTL[HRPE = 0]) and the CMPA/CMPB register value is less than 3 cycles, then the CMPAHR/CMPBHR register must be cleared to zero. If high-resolution period control is enabled (HRPCTL[HRPE = 1]), the CMPA register value must not fall below 3 or above TBPRD-3. This can avoid any unexpected transitions on the PWM signal.

### 22.18.2.2 Software Usage

The software library function SFO(), calculates the MEP scale factor for the HRPWM-supported ePWM modules. The scale factor is an integer value in the range 1-255, and represents the number of micro step edge positions available for a system clock period. The scale factor value is returned in an integer variable called MEP\_ScaleFactor. For example, see [Table 22-23](#).

**Table 22-23. Factor Values**

Software Function call	Functional Description	Updated Variables
SFO()	Returns MEP scale factor in the HRMSTEP register	MEP_ScaleFactor and HRMSTEP register.

To use the HRPWM feature of the ePWMs, it is recommended that the SFO function be used as described here.

#### Step 1. Add "Include" Files

The SFO\_V8.h file needs to be included as follows. This include file is mandatory while using the SFO library function. For the SFO() to operate, the appropriate (Device)\_Device.h and (Device)\_Epwm\_defines.h must be included in the project. These include files are optional if customized header files are used in the end applications.

#### Example 22-7. A Sample of How to Add "Include" Files

```
#include "F28x7x_Device.h" // F28x7x Headerfile
#include "F28x7x_EPwm_defines.h" // init defines
#include "SFO_v8.h" // SFO lib functions (needed for HRPWM)
```

## Step 2. Element Declaration

Declare an integer variable for the scale factor value as shown below.

### Example 22-8. Declaring an Element

```
int MEP_ScaleFactor = 0; //scale factor value
volatile struct EPWM_REGS *ePWM[] = {0, &EPwm1Regs, &EPwm2Regs, &EPwm3Regs,
&EPwm4Regs};
```

## Step 3. MEP\_ScaleFactor Initialization

The SFO() function does not require a starting scale factor value in MEP\_ScaleFactor. Prior to using the MEP\_ScaleFactor variable in application code, SFO() can be called to drive the MEP calibration module to calculate an MEP\_ScaleFactor value.

As part of the one-time initialization code prior to using MEP\_ScaleFactor, include the following:

### Example 22-9. Initializing With a Scale Factor Value

```
MEP_ScaleFactor initialized using function SFO ()
while (SFO() == 0) {} // MEP_ScaleFactor calculated by MEP Cal Module
```

## Step 4. Application Code

While the application is running, fluctuations in both device temperature and supply voltage can be expected. To be sure that good Scale Factors are used for each ePWM module, the SFO function can be re-run periodically as part of a slower back-ground loop. Some examples of this are shown here.

### Note

See the HRPWM\_SFO example in the device-specific C/C++ header files and peripheral examples available from the TI website.

### Example 22-10. SFO Function Calls

```
main ()
{
    int status;
    // User code
    // ePWM1, 2, 3, 4 are running in HRPWM mode
    // The status variable returns 1 once a new MEP_ScaleFactor has been
    // calculated by the MEP Calibration Module running SFO
    // diagnostics.
    status = SFO();
    if(status==2) {ESTOP0;} // The function returns a 2 if MEP_ScaleFactor is greater
    // than the maximum 255 allowed (error condition)
}
```

## 22.19 Software

### 22.19.1 EPWM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/epwm

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 22.19.1.1 ePWM Trip Zone - SINGLE\_CORE

FILE: epwm\_ex1\_trip\_zone.c

This example configures ePWM1 and ePWM2 as follows

- ePWM1 has TZ1 as one shot trip source
- ePWM2 has TZ1 as cycle by cycle trip source

Initially tie TZ1 high. During the test, monitor ePWM1 or ePWM2 outputs on a scope. Pull TZ1 low to see the effect.

##### *External Connections*

- ePWM1A is on GPIO0
- ePWM2A is on GPIO2
- TZ1 is on GPIO12

This example also makes use of the Input X-BAR. GPIO12 (the external trigger) is routed to the input X-BAR, from which it is routed to TZ1.

The TZ-Event is defined such that ePWM1A will undergo a One-Shot Trip and ePWM2A will undergo a Cycle-By-Cycle Trip.

#### 22.19.1.2 ePWM Up Down Count Action Qualifier - SINGLE\_CORE

FILE: epwm\_ex2\_updown\_aq.c

This example configures ePWM1, ePWM2, ePWM3 to produce a waveform with independent modulation on ePWMxA and ePWMxB.

The compare values CMPA and CMPB are modified within the ePWM's ISR.

The TB counter is in up/down count mode for this example.

View the ePWM1A/B(GPIO0 & GPIO1), ePWM2A/B(GPIO2 & GPIO3) and ePWM3A/B(GPIO4 & GPIO5) waveforms on oscilloscope.

#### 22.19.1.3 ePWM Synchronization - SINGLE\_CORE

FILE: epwm\_ex3\_synchronization.c

This example configures ePWM1, ePWM2, ePWM3 and ePWM4 as follows

- ePWM1 without phase shift as sync source
- ePWM2 with phase shift of 300 TBCLKs
- ePWM3 with phase shift of 600 TBCLKs
- ePWM4 with phase shift of 900 TBCLKs

##### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO2 EPWM2A
- GPIO3 EPWM2B
- GPIO4 EPWM3A
- GPIO5 EPWM3B
- GPIO6 EPWM4A



- GPIO7 EPWM4B

*Watch Variables*

- None.

**22.19.1.4 ePWM Digital Compare - SINGLE\_CORE**

FILE: epwm\_ex4\_digital\_compare.c

This example configures ePWM1 as follows

- ePWM1 with DCAEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25's PULL-UP resistor is enabled, in order to test the trip, PULL this pin to GND

*External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TZ1, pull this pin low to trip the ePWM

*Watch Variables*

- None.

**22.19.1.5 ePWM Digital Compare Event Filter Blanking Window - SINGLE\_CORE**

FILE: epwm\_ex5\_digital\_compare\_event\_filter.c

This example configures ePWM1 as follows

- ePWM1 with DCAEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25's PULL-UP resistor is enabled, in order to test the trip, PULL this pin to GND
- ePWM1 with DCBEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25's PULL-UP resistor is enabled, in order to test the trip, PULL this pin to GND
- DCBEVT1 uses the filtered version of DCBEVT1
- The DCFILT signal uses the blanking window to ignore the DCBEVT1 for the duration of DC Blanking window

*External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TRIPIN1, pull this pin low to trip the ePWM

*Watch Variables*

- None.

**22.19.1.6 ePWM Valley Switching - SINGLE\_CORE**

FILE: epwm\_ex6\_valley\_switching.c

This example configures ePWM1 as follows

- ePWM1 with DCAEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1
- GPIO25 is set to output and toggled in the main loop to trip the PWM
- ePWM1 with DCBEVT1 forcing the ePWM output LOW
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCAEVT1

- GPIO25 is set to output and toggled in the main loop to trip the PWM
- DCBEVT1 uses the filtered version of DCBEVT1
- The DCFILT signal uses the valley switching module to delay the
- DCFILT signal by a software defined DELAY value.

#### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TRIPIN1 (Output Pin, toggled through software)

#### *Watch Variables*

- None.

### **22.19.1.7 ePWM Digital Compare Edge Filter - SINGLE\_CORE**

FILE: epwm\_ex7\_edge\_filter.c

This example configures ePWM1 as follows

- ePWM1 with DCBEVT2 forcing the ePWM output LOW as a CBC source
- GPIO25 is used as the input to the INPUT XBAR INPUT1
- INPUT1 (from INPUT XBAR) is used as the source for DCBEVT2
- GPIO25 is set to output and toggled in the main loop to trip the PWM
- The DCBEVT2 is the source for DCFILT
- The DCFILT will count edges of the DCBEVT2 and generate a signal to to trip the ePWM on the 4th edge of DCBEVT2

#### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO25 TRIPIN1 (Output Pin, toggled through software)

#### *Watch Variables*

- None.

### **22.19.1.8 ePWM Deadband - SINGLE\_CORE**

FILE: epwm\_ex8\_deadband.c

This example configures ePWM1 through ePWM6 as follows

- ePWM1 with Deadband disabled (Reference)
- ePWM2 with Deadband Active High
- ePWM3 with Deadband Active Low
- ePWM4 with Deadband Active High Complimentary
- ePWM5 with Deadband Active Low Complimentary
- ePWM6 with Deadband Output Swap (switch A and B outputs)

#### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO2 EPWM2A
- GPIO3 EPWM2B
- GPIO4 EPWM3A
- GPIO5 EPWM3B
- GPIO6 EPWM4A
- GPIO7 EPWM4B
- GPIO8 EPWM5A
- GPIO9 EPWM5B
- GPIO14 EPWM6A

- GPIO11 EPWM6B

#### *Watch Variables*

- None.

#### **22.19.1.9 ePWM DMA - SINGLE\_CORE**

FILE: epwm\_ex9\_dma.c

This example configures ePWM1 and DMA as follows:

- ePWM1 is set up to generate PWM waveforms
- DMA5 is set up to update the CMPAHR, CMPA, CMPBHR and CMPB every period with the next value in the configuration array. This allows the user to create a DMA enabled fifo for all the CMPx and CMPxHR registers to generate unconventional PWM waveforms.
- DMA6 is set up to update the TBPHSHR, TBPHS, TBPRDHR and TBPRD every period with the next value in the configuration array.
- Other registers such as AQCTL can be controlled through the DMA as well by following the same procedure. (Not used in this example)

#### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B

#### *Watch Variables*

- None.

#### **22.19.1.10 ePWM Chopper - SINGLE\_CORE**

FILE: epwm\_ex10\_chopper.c

This example configures ePWM1, ePWM2, ePWM3 and ePWM4 as follows

- ePWM1 with Chopper disabled (Reference)
- ePWM2 with chopper enabled at 1/8 duty cycle
- ePWM3 with chopper enabled at 6/8 duty cycle
- ePWM4 with chopper enabled at 1/2 duty cycle with One-Shot Pulse enabled

#### *External Connections*

- GPIO0 EPWM1A
- GPIO1 EPWM1B
- GPIO2 EPWM2A
- GPIO3 EPWM2B
- GPIO4 EPWM3A
- GPIO5 EPWM3B
- GPIO6 EPWM4A
- GPIO7 EPWM4B

#### *Watch Variables*

- None.

#### **22.19.1.11 EPWM Configure Signal - SINGLE\_CORE**

FILE: epwm\_ex11\_configure\_signal.c

This example configures ePWM1, ePWM2, ePWM3 to produce signal of desired frequency and duty. It also configures phase between the configured modules.

Signal of 10kHz with duty of 0.5 is configured on ePWMxA & ePWMxB with ePWMxB inverted. Also, phase of 120 degree is configured between ePWM1 to ePWM3 signals.

During the test, monitor ePWM1, ePWM2, and/or ePWM3 outputs on an oscilloscope.

- ePWM1A is on GPIO0
- ePWM1B is on GPIO1
- ePWM2A is on GPIO2
- ePWM2B is on GPIO3
- ePWM3A is on GPIO4
- ePWM3B is on GPIO5

#### 22.19.1.12 Realization of Monoshot mode - SINGLE\_CORE

FILE: epwm\_ex12\_monoshot\_mode.c

This example showcases how to generate monoshot PWM output based on external trigger i.e. generating just a single pulse output on receipt of an external trigger. And the next pulse will be generated only when the next trigger comes. The example utilizes external synchronization and T1 action qualifier event features to achieve the desired output.

ePWM1 is used to generate the monoshot output and ePWM2 is used as an external trigger for that. No external connections are required as ePWM2A is fed as the trigger using Input X-BAR automatically.

ePWM1 is configured to generate a single pulse of 0.5us when received an external trigger. This is achieved by enabling the phase synchronization feature and configuring EPWMxSYNCl as EXTSYNClN1. And this EPWMxSYNCl is also configured as T1 event of action qualifier to set output HIGH while "CTR = PRD" action is used to set output LOW.

ePWM2 is configured to generate a 100 KHz signal with a duty of 1% (to simulate a rising edge trigger) which is routed to EXTSYNClN1 using Input XBAR.

Observe GPIO0 (EPWM1A : Monoshot Output) and GPIO2(EPWM2 : External Trigger) on oscilloscope.

#### 22.19.1.13 EPWM Action Qualifier (epwm\_up\_aq) - SINGLE\_CORE

FILE: epwm\_ex13\_up\_aq.c

This example configures ePWM1, ePWM2, ePWM3 to produce an waveform with independent modulation on EPWMxA and EPWMxB.

The compare values CMPA and CMPB are modified within the ePWM's ISR.

The TB counter is in up count mode for this example.

View the EPWM1A/B(GPIO0 & GPIO1), EPWM2A/B(GPIO2 & GPIO3) and EPWM3A/B(GPIO4 & GPIO5) waveforms via an oscilloscope.

#### 22.19.1.14 ePWM XCMP Mode - SINGLE\_CORE

FILE: epwm\_ex15\_xcmp\_multiple\_edges.c

(Note - base frequency and duty cycle of all ePWM's are 50 KHz and 50% respectively. Value of TBPRD = 1999)  
This example configures ePWM1, ePWM2, ePWM4, ePWM6 and ePWM8 as follows

- ePWM1A is allocated all XCMP1-8 registers. ePWM1B has no output.
  - New duty cycle = 50%, new frequency = 200 KHz
  - No Shadow registers used
- ePWM2A is allocated XCMP1-4 and ePWM2B is allocated XCMP5-8 registers.
  - A and B waveforms are complimentary
  - New duty cycle = 50%, new frequency = 100 KHz
  - No Shadow registers used
- ePWM4 is configured same as ePWM2 with Minimum Deadband.
  - Minimum Deadband of 200 SYSCLK cycles provided ( $200 * (1/200 \text{ MHz}) = 1 \text{ micro second}$ )
  - This implies dead band of 1 us is visible on output of ePWM4A and ePWM4B after their falling edge
  - New duty cycle = 40%, new frequency = 100 KHz
- ePWM6A is allocated XCMP1-4 registers.

- 3 Shadow register sets used with LOADMULTIPLE mode
- Shadow set 2 repeated 2 times, Shadow set 3 repeated 4 times
- ISR to update all Shadow registers with new values after they repeat
- This means Shadow3 is active for 5 periods, Shadow2 is active for 3 periods and Shadow1 is active for 1 period before their new values are visible in output
- ePWM8A is allocated XCMP1-4 registers.
  - 3 Shadow register sets used with LOADONCE mode
  - Only Shadow set 3 is loaded from every period
  - ISR updates Shadow 3 register with new values every 5 periods

#### External Connections

- ePWM1A is on GPIO0
- ePWM2A is on GPIO2 and ePWM2B is on GPIO3
- ePWM4A is on GPIO6 and ePWM4B is on GPIO7
- ePWM6A is on GPIO14
- ePWM8A is on GPIO10
- Monitor GPIO24 for ePWM6A new Shadow register value loading
- Monitor GPIO25 for ePWM8A new Shadow register value loading

Shadow register updations for ePWM6 and ePWM8:

- Only XCMP1 and XCMP4 are updated
- Update values are +/- 20 TBCTR steps depending on direction of updation
- GPIO24 is toggled every 9 cycles for ePWM6 after cycling through all Shadow buffers and loading new values Similarly GPIO25 is toggled every 5 cycles for ePWM8

#### 22.19.1.15 ePWM Event Detection - SINGLE\_CORE

FILE: epwm\_ex16\_event\_detection.c

(Note - base frequency and duty cycle of all ePWM's are 50 KHz and 50% respectively. Value of TBPRD = 1999)  
This example configures ePWM1 and ePWM2 in identical fashion with XCMP1-8 allocated to channel A. No shadow registers are used.

- XCMP1 = 250, XMP2 = 500, XCMP3 = 750 ..... XCMP 8 = 1750.
- In ePWM1, XMIN = 300 and XMAX = 400.
  - This window has no edge and generates a CAPEVT pulse every period.
- In ePWM2, XMIN = 300 and XMAX = 600.
  - This window has an edge and doesn't generate CAPEVT pulse signal.

#### External Connections

- ePWM1A is on GPIO0
- ePWM2A is on GPIO2
- ePWM1 Tripout is on GPIO24
- ePWM2 Tripout is on GPIO25
- LED1 is on GPIO31 (For control card)
- LED2 is on GPIO34 (For control card)

CAPIN and CAPGATE signals are both sourced as Trip4 for ePWM1 and Trip5 for ePWM2. Trip4 and Trip5 are routed from the INPUT X-BAR through EPWM-XBAR which feeds into the Digital Compare submodule. CAPEVT signal is used as Tripout and Trip-Zone interrupt source.

For ePWM1, Trip-Zone ISR configured to make LED1 blink 1 second on/off. For ePWM2, Trip-Zone ISR configured to make LED2 turn on if an interrupt ever occurs.

#### 22.19.2 HRPWM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/hrpwm

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](https://dev.ti.com/C2000Ware/Examples).

#### 22.19.2.1 HRPWM Duty Control with SFO

FILE: `hrpwm_ex1_duty_sfo.c`

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

*int SFO();*

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

##### *External Connections*

- Monitor ePWM1/2/3/4 A/B pins on an oscilloscope.

#### 22.19.2.2 HRPWM Slider

FILE: `hrpwm_ex2_slider.c`

This example modifies the MEP control registers to show edge displacement due to HRPWM. Control blocks of the respective ePWM module channel A and B have fine edge movement due to HRPWM logic.

Monitor ePWM1 A/B pins on an oscilloscope.

#### 22.19.2.3 HRPWM Period Control

FILE: `hrpwm_ex3_prd_updown_sfo.c`

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up-Down count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

*int SFO();*

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

##### *External Connections*

- Monitor ePWM1/2/3/4 A/B pins on an oscilloscope.

#### 22.19.2.4 HRPWM Duty Control with UPDOWN Mode

FILE: `hrpwm_ex4_duty_updown_sfo.c`

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

*int SFO();*

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

#### *External Connections*

- Monitor ePWM1/2/3/4 A/B pins on an oscilloscope.

#### **22.19.2.5 HRPWM Slider Test**

FILE: hrpwm\_ex5\_slider\_qformat.c

This example modifies the MEP control registers to show edge displacement due to HRPWM. Control blocks of the respective ePWM module channel A and B will have fine edge movement due to HRPWM logic. Load the hrpwm\_slider.gel file. Select the HRPWM\_eval from the GEL menu. A FineDuty slider graphics will show up in CCS. Load the program and run. Use the Slider to and observe the EPWM edge displacement for each slider step change. This explains the MEP control on the EPwmxA channels.

Monitor ePWM1 & ePWM2 A/B pins on an oscilloscope.

#### **22.19.2.6 HRPWM Duty Up Count**

FILE: hrpwm\_ex6\_duty\_sfo\_qformat.c

This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

*int SFO();*

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

To run this example:

1. Run this example at maximum SYSCLKOUT
2. Activate Real time mode
3. Run the code

#### *External Connections*

- Monitor ePWM1/2 A/B pins on an oscilloscope.

#### *Watch Variables*

- status - Example run status
- updateFine - Set to 1 use HRPWM capabilities and observe in fine MEP steps(default) Set to 0 to disable HRPWM capabilities and observe in coarse SYSCLKOUT cycle steps

#### **22.19.2.7 HRPWM Period Up-Down Count**

FILE: hrpwm\_ex7\_prd\_updown\_sfo\_qformat.c



This example modifies the MEP control registers to show edge displacement for high-resolution period with ePWM in Up-Down count mode due to the HRPWM control extension of the respective ePWM module.

This example calls the following TI's MEP Scale Factor Optimizer (SFO) software library V8 functions:

```
int SFO();
```

- updates MEP\_ScaleFactor dynamically when HRPWM is in use
- updates HRMSTEP register (exists only in EPwm1Regs register space) with MEP\_ScaleFactor value
- returns 2 if error: MEP\_ScaleFactor is greater than maximum value of 255 (Auto-conversion may not function properly under this condition)
- returns 1 when complete for the specified channel
- returns 0 if not complete for the specified channel

This example is intended to explain the HRPWM capabilities. The code can be optimized for code efficiency. Refer to TI's Digital power application examples and TI Digital Power Supply software libraries for details.

To run this example:

1. Run this example at maximum SYSCLKOUT
2. Activate Real time mode
3. Run the code

#### External Connections

- Monitor ePWM1/2 A/B pins on an oscilloscope.

#### Watch Variables

- updateFine - Set to 1 use HRPWM capabilities and observe in fine MEP steps(default) Set to 0 to disable HRPWM capabilities and observe in coarse SYSCLKOUT cycle steps

## 22.20 ePWM Registers

This section describes the Enhanced Pulse Width Modulator registers.

### 22.20.1 EPWM Base Address Table

**Table 22-24. EPWM Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
EPwm17Regs	<a href="#">EPWM_REGS</a>	EPWM17_BASE	0x0000_2C00	YES	YES	YES	YES	YES	YES
EPwm17XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM17XCMP_BASE	0x0000_2D00	YES	YES	YES	YES	YES	YES
EPwm17DeRegs	<a href="#">DE_REGS</a>	EPWM17DE_BASE	0x0000_2DC0	YES	YES	YES	YES	YES	YES
EPwm17MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM17MINDBLUT_BASE	0x0000_2DE0	YES	YES	YES	YES	YES	YES
EPwm18Regs	<a href="#">EPWM_REGS</a>	EPWM18_BASE	0x0000_2E00	YES	YES	YES	YES	YES	YES
EPwm18XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM18XCMP_BASE	0x0000_2F00	YES	YES	YES	YES	YES	YES
EPwm18DeRegs	<a href="#">DE_REGS</a>	EPWM18DE_BASE	0x0000_2FC0	YES	YES	YES	YES	YES	YES
EPwm18MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM18MINDBLUT_BASE	0x0000_2FE0	YES	YES	YES	YES	YES	YES
EPwm1Regs	<a href="#">EPWM_REGS</a>	EPWM1_BASE	0x0000_3000	YES	YES	YES	YES	YES	YES
EPwm1XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM1XCMP_BASE	0x0000_3100	YES	YES	YES	YES	YES	YES
EPwm1DeRegs	<a href="#">DE_REGS</a>	EPWM1DE_BASE	0x0000_31C0	YES	YES	YES	YES	YES	YES
EPwm1MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM1MINDBLUT_BASE	0x0000_31E0	YES	YES	YES	YES	YES	YES
EPwm2Regs	<a href="#">EPWM_REGS</a>	EPWM2_BASE	0x0000_3200	YES	YES	YES	YES	YES	YES



**Table 22-24. EPWM Base Address Table (continued)**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
EPwm2Xcmp Regs	<a href="#">EPWM_XCMP_REGS</a>	EPWM2XCMP_BASE	0x0000_3300	YES	YES	YES	YES	YES	YES
EPwm2DeRe gs	<a href="#">DE_REGS</a>	EPWM2DE_BASE	0x0000_33C0	YES	YES	YES	YES	YES	YES
EPwm2MinD bLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM2MINDBLUT_B ASE	0x0000_33E0	YES	YES	YES	YES	YES	YES
EPwm3Regs	<a href="#">EPWM_REGS</a>	EPWM3_BASE	0x0000_3400	YES	YES	YES	YES	YES	YES
EPwm3Xcmp Regs	<a href="#">EPWM_XCMP_REGS</a>	EPWM3XCMP_BASE	0x0000_3500	YES	YES	YES	YES	YES	YES
EPwm3DeRe gs	<a href="#">DE_REGS</a>	EPWM3DE_BASE	0x0000_35C0	YES	YES	YES	YES	YES	YES
EPwm3MinD bLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM3MINDBLUT_B ASE	0x0000_35E0	YES	YES	YES	YES	YES	YES
EPwm4Regs	<a href="#">EPWM_REGS</a>	EPWM4_BASE	0x0000_3600	YES	YES	YES	YES	YES	YES
EPwm4Xcmp Regs	<a href="#">EPWM_XCMP_REGS</a>	EPWM4XCMP_BASE	0x0000_3700	YES	YES	YES	YES	YES	YES
EPwm4DeRe gs	<a href="#">DE_REGS</a>	EPWM4DE_BASE	0x0000_37C0	YES	YES	YES	YES	YES	YES
EPwm4MinD bLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM4MINDBLUT_B ASE	0x0000_37E0	YES	YES	YES	YES	YES	YES
EPwm5Regs	<a href="#">EPWM_REGS</a>	EPWM5_BASE	0x0000_3800	YES	YES	YES	YES	YES	YES
EPwm5Xcmp Regs	<a href="#">EPWM_XCMP_REGS</a>	EPWM5XCMP_BASE	0x0000_3900	YES	YES	YES	YES	YES	YES
EPwm5DeRe gs	<a href="#">DE_REGS</a>	EPWM5DE_BASE	0x0000_39C0	YES	YES	YES	YES	YES	YES
EPwm5MinD bLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM5MINDBLUT_B ASE	0x0000_39E0	YES	YES	YES	YES	YES	YES
EPwm6Regs	<a href="#">EPWM_REGS</a>	EPWM6_BASE	0x0000_3A00	YES	YES	YES	YES	YES	YES
EPwm6Xcmp Regs	<a href="#">EPWM_XCMP_REGS</a>	EPWM6XCMP_BASE	0x0000_3B00	YES	YES	YES	YES	YES	YES
EPwm6DeRe gs	<a href="#">DE_REGS</a>	EPWM6DE_BASE	0x0000_3BC0	YES	YES	YES	YES	YES	YES
EPwm6MinD bLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM6MINDBLUT_B ASE	0x0000_3BE0	YES	YES	YES	YES	YES	YES
EPwm7Regs	<a href="#">EPWM_REGS</a>	EPWM7_BASE	0x0000_3C00	YES	YES	YES	YES	YES	YES
EPwm7Xcmp Regs	<a href="#">EPWM_XCMP_REGS</a>	EPWM7XCMP_BASE	0x0000_3D00	YES	YES	YES	YES	YES	YES
EPwm7DeRe gs	<a href="#">DE_REGS</a>	EPWM7DE_BASE	0x0000_3DC0	YES	YES	YES	YES	YES	YES
EPwm7MinD bLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM7MINDBLUT_B ASE	0x0000_3DE0	YES	YES	YES	YES	YES	YES
EPwm8Regs	<a href="#">EPWM_REGS</a>	EPWM8_BASE	0x0000_3E00	YES	YES	YES	YES	YES	YES
EPwm8Xcmp Regs	<a href="#">EPWM_XCMP_REGS</a>	EPWM8XCMP_BASE	0x0000_3F00	YES	YES	YES	YES	YES	YES
EPwm8DeRe gs	<a href="#">DE_REGS</a>	EPWM8DE_BASE	0x0000_3FC0	YES	YES	YES	YES	YES	YES
EPwm8MinD bLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM8MINDBLUT_B ASE	0x0000_3FE0	YES	YES	YES	YES	YES	YES
EPwm9Regs	<a href="#">EPWM_REGS</a>	EPWM9_BASE	0x0000_4000	YES	YES	YES	YES	YES	YES
EPwm9Xcmp Regs	<a href="#">EPWM_XCMP_REGS</a>	EPWM9XCMP_BASE	0x0000_4100	YES	YES	YES	YES	YES	YES
EPwm9DeRe gs	<a href="#">DE_REGS</a>	EPWM9DE_BASE	0x0000_41C0	YES	YES	YES	YES	YES	YES
EPwm9MinD bLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM9MINDBLUT_B ASE	0x0000_41E0	YES	YES	YES	YES	YES	YES
EPwm10Reg s	<a href="#">EPWM_REGS</a>	EPWM10_BASE	0x0000_4200	YES	YES	YES	YES	YES	YES

**Table 22-24. EPWM Base Address Table (continued)**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
EPwm10XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM10XCMP_BASE	0x0000_4300	YES	YES	YES	YES	YES	YES
EPwm10DeRegs	<a href="#">DE_REGS</a>	EPWM10DE_BASE	0x0000_43C0	YES	YES	YES	YES	YES	YES
EPwm10MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM10MINDBLUT_BASE	0x0000_43E0	YES	YES	YES	YES	YES	YES
EPwm11Regs	<a href="#">EPWM_REGS</a>	EPWM11_BASE	0x0000_4400	YES	YES	YES	YES	YES	YES
EPwm11XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM11XCMP_BASE	0x0000_4500	YES	YES	YES	YES	YES	YES
EPwm11DeRegs	<a href="#">DE_REGS</a>	EPWM11DE_BASE	0x0000_45C0	YES	YES	YES	YES	YES	YES
EPwm11MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM11MINDBLUT_BASE	0x0000_45E0	YES	YES	YES	YES	YES	YES
EPwm12Regs	<a href="#">EPWM_REGS</a>	EPWM12_BASE	0x0000_4600	YES	YES	YES	YES	YES	YES
EPwm12XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM12XCMP_BASE	0x0000_4700	YES	YES	YES	YES	YES	YES
EPwm12DeRegs	<a href="#">DE_REGS</a>	EPWM12DE_BASE	0x0000_47C0	YES	YES	YES	YES	YES	YES
EPwm12MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM12MINDBLUT_BASE	0x0000_47E0	YES	YES	YES	YES	YES	YES
EPwm13Regs	<a href="#">EPWM_REGS</a>	EPWM13_BASE	0x0000_4800	YES	YES	YES	YES	YES	YES
EPwm13XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM13XCMP_BASE	0x0000_4900	YES	YES	YES	YES	YES	YES
EPwm13DeRegs	<a href="#">DE_REGS</a>	EPWM13DE_BASE	0x0000_49C0	YES	YES	YES	YES	YES	YES
EPwm13MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM13MINDBLUT_BASE	0x0000_49E0	YES	YES	YES	YES	YES	YES
EPwm14Regs	<a href="#">EPWM_REGS</a>	EPWM14_BASE	0x0000_4A00	YES	YES	YES	YES	YES	YES
EPwm14XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM14XCMP_BASE	0x0000_4B00	YES	YES	YES	YES	YES	YES
EPwm14DeRegs	<a href="#">DE_REGS</a>	EPWM14DE_BASE	0x0000_4BC0	YES	YES	YES	YES	YES	YES
EPwm14MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM14MINDBLUT_BASE	0x0000_4BE0	YES	YES	YES	YES	YES	YES
EPwm15Regs	<a href="#">EPWM_REGS</a>	EPWM15_BASE	0x0000_4C00	YES	YES	YES	YES	YES	YES
EPwm15XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM15XCMP_BASE	0x0000_4D00	YES	YES	YES	YES	YES	YES
EPwm15DeRegs	<a href="#">DE_REGS</a>	EPWM15DE_BASE	0x0000_4DC0	YES	YES	YES	YES	YES	YES
EPwm15MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM15MINDBLUT_BASE	0x0000_4DE0	YES	YES	YES	YES	YES	YES
EPwm16Regs	<a href="#">EPWM_REGS</a>	EPWM16_BASE	0x0000_4E00	YES	YES	YES	YES	YES	YES
EPwm16XcmpRegs	<a href="#">EPWM_XCMP_REGS</a>	EPWM16XCMP_BASE	0x0000_4F00	YES	YES	YES	YES	YES	YES
EPwm16DeRegs	<a href="#">DE_REGS</a>	EPWM16DE_BASE	0x0000_4FC0	YES	YES	YES	YES	YES	YES
EPwm16MinDbLutRegs	<a href="#">MINDB_LUT_REGS</a>	EPWM16MINDBLUT_BASE	0x0000_4FE0	YES	YES	YES	YES	YES	YES
HRPWMCAL1Regs	<a href="#">HRPWMCAL_REGS</a>	HRPWMCAL1_BASE	0x0000_5C80	YES	YES	YES	YES	YES	YES
HRPWMCAL2Regs	<a href="#">HRPWMCAL_REGS</a>	HRPWMCAL2_BASE	0x0000_5CC0	YES	YES	YES	YES	YES	YES

**Table 22-24. EPWM Base Address Table (continued)**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
HRPWMCAL 3Regs	<a href="#">HRPWMCAL_</a> <a href="#">REGS</a>	HRPWMCAL3_BASE	0x0000_5D00	YES	YES	YES	YES	YES	YES

## 22.20.2 EPWM\_REGS Registers

Table 22-25 lists the memory-mapped registers for the EPWM\_REGS registers. All register offset addresses not listed in Table 22-25 should be considered as reserved locations and the register contents should not be modified.

**Table 22-25. EPWM\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	TBCTL	Time Base Control Register		<a href="#">Go</a>
1h	TBCTL2	Time Base Control Register 2		<a href="#">Go</a>
3h	EPWMSYNCINSEL	EPWMxSYNCIN Source Select Register		<a href="#">Go</a>
4h	TBCTR	Time Base Counter Register		<a href="#">Go</a>
5h	TBSTS	Time Base Status Register		<a href="#">Go</a>
6h	EPWMSYNCOUTEN	EPWMxSYNCOUT Source Enable Register		<a href="#">Go</a>
7h	TBCTL3	Time Base Control Register 3		<a href="#">Go</a>
8h	CMPCTL	Counter Compare Control Register		<a href="#">Go</a>
9h	CMPCTL2	Counter Compare Control Register 2		<a href="#">Go</a>
Ch	DBCTL	Dead-Band Generator Control Register		<a href="#">Go</a>
Dh	DBCTL2	Dead-Band Generator Control Register 2		<a href="#">Go</a>
10h	AQCTL	Action Qualifier Control Register		<a href="#">Go</a>
11h	AQTSRCSEL	Action Qualifier Trigger Event Source Select Register		<a href="#">Go</a>
14h	PCCTL	PWM Chopper Control Register		<a href="#">Go</a>
18h	VCAPCTL	Valley Capture Control Register		<a href="#">Go</a>
19h	VCNTCFG	Valley Counter Config Register		<a href="#">Go</a>
20h	HRCNFG	HRPWM Configuration Register	EALLOW	<a href="#">Go</a>
27h	HRCNFG2	HRPWM Configuration 2 Register	EALLOW	<a href="#">Go</a>
2Dh	HRPCTL	High Resolution Period Control Register	EALLOW	<a href="#">Go</a>
2Eh	TRREM	HRPWM High Resolution Remainder Register	EALLOW	<a href="#">Go</a>
34h	GLDCTL	Global PWM Load Control Register	EALLOW	<a href="#">Go</a>
35h	GLDCFG	Global PWM Load Config Register	EALLOW	<a href="#">Go</a>
38h	EPWMXLINK	EPWMx Link Register		<a href="#">Go</a>
3Ah	EPWMXLINK2	EPWMx Link 2 Register		<a href="#">Go</a>
40h	AQCTLA	Action Qualifier Control Register For Output A		<a href="#">Go</a>
41h	AQCTLA2	Additional Action Qualifier Control Register For Output A		<a href="#">Go</a>
42h	AQCTLB	Action Qualifier Control Register For Output B		<a href="#">Go</a>
43h	AQCTLB2	Additional Action Qualifier Control Register For Output B		<a href="#">Go</a>
47h	AQSFR	Action Qualifier Software Force Register		<a href="#">Go</a>
49h	AQCSFR	Action Qualifier Continuous S/W Force Register		<a href="#">Go</a>
50h	DBREDHR	Dead-Band Generator Rising Edge Delay High Resolution Mirror Register		<a href="#">Go</a>
51h	DBRED	Dead-Band Generator Rising Edge Delay High Resolution Mirror Register		<a href="#">Go</a>
52h	DBFEDHR	Dead-Band Generator Falling Edge Delay High Resolution Register		<a href="#">Go</a>
53h	DBFED	Dead-Band Generator Falling Edge Delay Count Register		<a href="#">Go</a>
60h	TBPHS	Time Base Phase High		<a href="#">Go</a>
62h	TBPRDHR	Time Base Period High Resolution Register		<a href="#">Go</a>

**Table 22-25. EPWM\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
63h	TBPRD	Time Base Period Register		<a href="#">Go</a>
6Ah	CMPA	Counter Compare A Register		<a href="#">Go</a>
6Ch	CMPB	Compare B Register		<a href="#">Go</a>
6Fh	CMPC	Counter Compare C Register		<a href="#">Go</a>
71h	CMPD	Counter Compare D Register		<a href="#">Go</a>
74h	GLDCTL2	Global PWM Load Control Register 2		<a href="#">Go</a>
77h	SWVDELVAL	Software Valley Mode Delay Register		<a href="#">Go</a>
80h	TZSEL	Trip Zone Select Register	EALLOW	<a href="#">Go</a>
81h	TZSEL2	Trip Zone Select Register 2	EALLOW	<a href="#">Go</a>
82h	TZDCSEL	Trip Zone Digital Comparator Select Register	EALLOW	<a href="#">Go</a>
84h	TZCTL	Trip Zone Control Register	EALLOW	<a href="#">Go</a>
85h	TZCTL2	Additional Trip Zone Control Register	EALLOW	<a href="#">Go</a>
86h	TZCTLDCA	Trip Zone Control Register Digital Compare A	EALLOW	<a href="#">Go</a>
87h	TZCTLDCB	Trip Zone Control Register Digital Compare B	EALLOW	<a href="#">Go</a>
8Dh	TZEINT	Trip Zone Enable Interrupt Register	EALLOW	<a href="#">Go</a>
93h	TZFLG	Trip Zone Flag Register		<a href="#">Go</a>
94h	TZCBCFLG	Trip Zone CBC Flag Register		<a href="#">Go</a>
95h	TZOSTFLG	Trip Zone OST Flag Register		<a href="#">Go</a>
97h	TZCLR	Trip Zone Clear Register	EALLOW	<a href="#">Go</a>
98h	TZCBCCLR	Trip Zone CBC Clear Register	EALLOW	<a href="#">Go</a>
99h	TZOSTCLR	Trip Zone OST Clear Register	EALLOW	<a href="#">Go</a>
9Bh	TZFRC	Trip Zone Force Register	EALLOW	<a href="#">Go</a>
9Dh	TZTRIPOUTSEL	Trip Out Select Register	EALLOW	<a href="#">Go</a>
A4h	ETSEL	Event Trigger Selection Register		<a href="#">Go</a>
A6h	ETPS	Event Trigger Pre-Scale Register		<a href="#">Go</a>
A8h	ETFLG	Event Trigger Flag Register		<a href="#">Go</a>
AAh	ETCLR	Event Trigger Clear Register		<a href="#">Go</a>
ACH	ETFRC	Event Trigger Force Register		<a href="#">Go</a>
AEh	ETINTPS	Event-Trigger Interrupt Pre-Scale Register		<a href="#">Go</a>
B0h	ETSOCP	Event-Trigger SOC Pre-Scale Register		<a href="#">Go</a>
B2h	ETCNTINITCTL	Event-Trigger Counter Initialization Control Register		<a href="#">Go</a>
B4h	ETCNTINIT	Event-Trigger Counter Initialization Register		<a href="#">Go</a>
B6h	ETINTMIXEN	Event-Trigger Mixed INT Selection		<a href="#">Go</a>
B8h	ETSOCAMIXEN	Event-Trigger Mixed SOCA Selection		<a href="#">Go</a>
BAh	ETSOCBMIXEN	Event-Trigger Mixed SOCB Selection		<a href="#">Go</a>
C0h	DCTRIPSEL	Digital Compare Trip Select Register	EALLOW	<a href="#">Go</a>
C3h	DCACTL	Digital Compare A Control Register	EALLOW	<a href="#">Go</a>
C4h	DCBCTL	Digital Compare B Control Register	EALLOW	<a href="#">Go</a>
C7h	DCFCTL	Digital Compare Filter Control Register	EALLOW	<a href="#">Go</a>
C8h	DCCAPCTL	Digital Compare Capture Control Register	EALLOW	<a href="#">Go</a>
C9h	DCFOFFSET	Digital Compare Filter Offset Register		<a href="#">Go</a>
CAh	DCFOFFSETCNT	Digital Compare Filter Offset Counter Register		<a href="#">Go</a>
CBh	DCFWINDOW	Digital Compare Filter Window Register		<a href="#">Go</a>
CCh	DCFWINDOWCNT	Digital Compare Filter Window Counter Register		<a href="#">Go</a>

**Table 22-25. EPWM\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
CDh	BLANKPULSEMIXSEL	Blanking window trigger pulse select register	EALLOW	<a href="#">Go</a>
CEh	DCCAPMIXSEL	Capture Event pulse select register	EALLOW	<a href="#">Go</a>
CFh	DCCAP	Digital Compare Counter Capture Register		<a href="#">Go</a>
D2h	DCAHTRIPSEL	Digital Compare AH Trip Select	EALLOW	<a href="#">Go</a>
D3h	DCALTRIPSEL	Digital Compare AL Trip Select	EALLOW	<a href="#">Go</a>
D4h	DCBHTRIPSEL	Digital Compare BH Trip Select	EALLOW	<a href="#">Go</a>
D5h	DCBLTRIPSEL	Digital Compare BL Trip Select	EALLOW	<a href="#">Go</a>
D6h	CAPCTL	Event Capture Control Register	EALLOW	<a href="#">Go</a>
D7h	CAPGATETRIPSEL	Event Capture Gate Trip input select	EALLOW	<a href="#">Go</a>
D8h	CAPINTRIPSEL	Event Capture Trip input select	EALLOW	<a href="#">Go</a>
D9h	CAPTRIPSEL	Event Capture Signal Select	EALLOW	<a href="#">Go</a>
FAh	EPWMLOCK	EPWM Lock Register		<a href="#">Go</a>
FDh	HWVDELVAL	Hardware Valley Mode Delay Register		<a href="#">Go</a>
FEh	VCNTVAL	Hardware Valley Counter Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 22-26](#) shows the codes that are used for access types in this section.

**Table 22-26. EPWM\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Write once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 22.20.2.1 TBCTL Register (Offset = 0h) [Reset = 0083h]

TBCTL is shown in [Figure 22-122](#) and described in [Table 22-27](#).

Return to the [Summary Table](#).

Time Base Control Register

**Figure 22-122. TBCTL Register**

15	14	13	12	11	10	9	8
FREE_SOFT		PHSDIR	CLKDIV			HSPCLKDIV	
R/W-0h		R/W-0h	R/W-0h			R/W-1h	
7	6	5	4	3	2	1	0
HSPCLKDIV	SWFSYNC	RESERVED		PRDL	PHSEN	CTRMODE	
R/W-1h	R-0/W1S-0h	R-0h		R/W-0h	R/W-0h	R/W-3h	

**Table 22-27. TBCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	FREE_SOFT	R/W	0h	Emulation Mode Bits. These bits select the behavior of the ePWM time-base counter during emulation events 00: Stop after the next time-base counter increment or decrement 01: Stop when counter completes a whole cycle: - Up-count mode: stop when the time-base counter = period (TBCTR = TBPRD) - Down-count mode: stop when the time-base counter = 0x00 (TBCTR = 0x00) - Up-down-count mode: stop when the time-base counter = 0x00 (TBCTR = 0x00) 1x: Free run Reset type: SYSRSn
13	PHSDIR	R/W	0h	Phase Direction Bit This bit is only used when the time-base counter is configured in the up-down-count mode. The PHSDIR bit indicates the direction the time-base counter (TBCTR) will count after a synchronization event occurs and a new phase value is loaded from the phase (TBPHS) register. This is irrespective of the direction of the counter before the synchronization event. In the up-count and down-count modes this bit is ignored. 0: Count down after the synchronization event. 1: Count up after the synchronization event. Reset type: SYSRSn
12-10	CLKDIV	R/W	0h	Time Base Clock Pre-Scale Bits These bits select the time base clock pre-scale value (TBCLK = EPWMCLK/(HSPCLKDIV * CLKDIV): 000: /1 (default on reset) 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: /128 Reset type: SYSRSn

**Table 22-27. TBCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-7	HSPCLKDIV	R/W	1h	High Speed Time Base Clock Pre-Scale Bits These bits determine part of the time-base clock prescale value. $TBCLK = EPWMCLK / (HSPCLKDIV \times CLKDIV)$ . This divisor emulates the HSPCLK in the TMS320x281x system as used on the Event Manager (EV) peripheral. 000: /1 001: /2 (default on reset) 010: /4 011: /6 100: /8 101: /10 110: /12 111: /14 Reset type: SYSRSn
6	SWFSYNC	R-0/W1S	0h	Software Forced Sync Pulse 0: Writing a 0 has no effect and reads always return a 0. 1: Writing a 1 forces a one-time synchronization pulse to be generated. SWFSYNC can be enabled to affect EPWMxSYNCO by setting the EPWMSYNCOOUTEN.SWEN bit. Reset type: SYSRSn
5-4	RESERVED	R	0h	Reserved
3	PRDL	R/W	0h	Active Period Reg Load from Shadow Select 0: The period register (TBPRD) is loaded from its shadow register when the time-base counter, TBCTR, is equal to zero and/or a sync event as determined by the TBCTL2[PRDLDSYNC] bit. A write/read to the TBPRD register accesses the shadow register. 1: Immediate Mode (Shadow register bypassed): A write or read to the TBPRD register accesses the active register. Reset type: SYSRSn
2	PHSEN	R/W	0h	Counter Reg Load from Phase Reg Enable 0: Do not load the time-base counter (TBCTR) from the time-base phase register (TBPHS). 1: Allow Counter to be loaded from the Phase register (TBPHS) and shadow to active load events when an EPWMxSYNCl input signal occurs or a software-forced sync signal, see bit 6. Reset type: SYSRSn
1-0	CTRM	R/W	3h	Counter Mode The time-base counter mode is normally configured once and not changed during normal operation. If you change the mode of the counter, the change will take effect at the next TBCLK edge and the current counter value shall increment or decrement from the value before the mode change. These bits set the time-base counter mode of operation as follows: 00: Up-count mode 01: Down-count mode 10: Up-down count mode 11: Freeze counter operation (default on reset) Reset type: SYSRSn



### 22.20.2.2 TBCTL2 Register (Offset = 1h) [Reset = 0000h]

TBCTL2 is shown in [Figure 22-123](#) and described in [Table 22-28](#).

Return to the [Summary Table](#).

Time Base Control Register 2

**Figure 22-123. TBCTL2 Register**

15	14	13	12	11	10	9	8
PRDLDSYNC		RESERVED			RESERVED		
R/W-0h		R-0h			R-0-0h		
7	6	5	4	3	2	1	0
OSHTSYNC	OSHTSYNCMODE	RESERVED	RESERVED				
R-0/W1S-0h	R/W-0h	R/W-0h	R-0-0h				

**Table 22-28. TBCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	PRDLDSYNC	R/W	0h	Shadow to Active Period Register Load on SYNC event 00: Shadow to Active Load of TBPRD occurs only when TBCTR = 0 (same as legacy). 01: Shadow to Active Load of TBPRD occurs both when TBCTR = 0 and when SYNC occurs. 10: Shadow to Active Load of TBPRD occurs only when a SYNC is received. 11: Reserved Note: This bit selection is valid only if TBCTL[PRDLD]=0. Reset type: SYSRSn
13-12	RESERVED	R	0h	Reserved
11-8	RESERVED	R-0	0h	Reserved
7	OSHTSYNC	R-0/W1S	0h	Oneshot sync bit 0: Writing a '0' has no effect. 1: Allow one sync pulse to propagate. Reset type: SYSRSn
6	OSHTSYNCMODE	R/W	0h	Oneshot sync enable bit 0: Oneshot sync mode disabled 1: Oneshot sync mode enabled Reset type: SYSRSn
5	RESERVED	R/W	0h	Reserved
4-0	RESERVED	R-0	0h	Reserved

### 22.20.2.3 EPWMSYNCINSEL Register (Offset = 3h) [Reset = 0001h]

EPWMSYNCINSEL is shown in [Figure 22-124](#) and described in [Table 22-29](#).

Return to the [Summary Table](#).

EPWMxSYNCIN Source Select Register

**Figure 22-124. EPWMSYNCINSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		SEL					
R-0h		R/W-1h					

**Table 22-29. EPWMSYNCINSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-0	SEL	R/W	1h	These bits determine the source of the EPWMxSYNCl signal. 0x00 Disabled Other Values defined in the 'ePWM SYNC Selection' table Reset type: SYSRSn

### 22.20.2.4 TBCTR Register (Offset = 4h) [Reset = 0000h]

TBCTR is shown in [Figure 22-125](#) and described in [Table 22-30](#).

Return to the [Summary Table](#).

Time Base Counter Register

**Figure 22-125. TBCTR Register**

15	14	13	12	11	10	9	8
TBCTR							
R/W-0h							
7	6	5	4	3	2	1	0
TBCTR							
R/W-0h							

**Table 22-30. TBCTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TBCTR	R/W	0h	Time Base Counter Register Reset type: SYSRSn

### 22.20.2.5 TBSTS Register (Offset = 5h) [Reset = 0001h]

TBSTS is shown in [Figure 22-126](#) and described in [Table 22-31](#).

Return to the [Summary Table](#).

Time Base Status Register

**Figure 22-126. TBSTS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					CTRMAX	SYNCI	CTRDIR
R-0-0h					R/W1C-0h	R/W1C-0h	R-1h

**Table 22-31. TBSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R-0	0h	Reserved
2	CTRMAX	R/W1C	0h	Time-Base Counter Max Latched Status Bit 0: Reading a 0 indicates the time-base counter never reached its maximum value. Writing a 0 will have no effect. 1: Reading a 1 on this bit indicates that the time-base counter reached the max value 0xFFFF. Writing a 1 to this bit will clear the latched event. Reset type: SYSRSn
1	SYNCI	R/W1C	0h	Input Synchronization Latched Status Bit 0: Writing a 0 will have no effect. Reading a 0 indicates no external synchronization event has occurred. 1: Reading a 1 on this bit indicates that an external synchronization event has occurred (EPWMxSYNCI). Writing a 1 to this bit will clear the latched event. Reset type: SYSRSn
0	CTRDIR	R	1h	Time Base Counter Direction Status Bit 0: Time-Base Counter is currently counting down. 1: Time-Base Counter is currently counting up. Note: This bit is only valid when the counter is not frozen. Reset type: SYSRSn

### 22.20.2.6 EPWMSYNCOUEN Register (Offset = 6h) [Reset = 0001h]

EPWMSYNCOUEN is shown in [Figure 22-127](#) and described in [Table 22-32](#).

Return to the [Summary Table](#).

EPWMxSYNCOU Source Enable Register

**Figure 22-127. EPWMSYNCOUEN Register**

15		14		13		12		11		10		9		8	
RESERVED															
R-0h															
7		6		5		4		3		2		1		0	
RESERVED	DCBEVT1EN	DCAEVT1EN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	CMPDEN	ZEROEN	ZEROEN	ZEROEN	SWEN
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h

**Table 22-32. EPWMSYNCOUEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	DCBEVT1EN	R/W	0h	This bit enables the DCBEVT1.sync event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a DCBEVT1.sync event Reset type: SYSRSn
5	DCAEVT1EN	R/W	0h	This bit enables the DCAEVT1.sync event to set the EPWMxSYNCOU signal. 0 Disabled 1 The EPWMxSYNCOU signal is pulsed for one PWM clock period upon a DCAEVT1.sync event Reset type: SYSRSn
4	CMPDEN	R/W	0h	This bit enables the TBCTR = CMPD event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare D event (TBCTR = CMPD) Reset type: SYSRSn
3	CMPDEN	R/W	0h	This bit enables the TBCTR = CMPC event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare C event (TBCTR = CMPC) Reset type: SYSRSn
2	CMPDEN	R/W	0h	This bit enables the TBCTR = CMPB event to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period upon a time-base counter equal to counter compare B event (TBCTR = CMPB) Reset type: SYSRSn
1	ZEROEN	R/W	0h	This bit enables the TBCTR = 0x0000 event to set the EPWMxSYNCOU signal. 0 Disabled 1 The EPWMxSYNCOU signal is pulsed for one PWM clock period upon the value of TBCTR changing to 0x0000 Reset type: SYSRSn

**Table 22-32. EPWMSYNCOUEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SWEN	R/W	1h	This bit enables the TBCTL.SWFSYNC bit to set the EPWMxSYNCO signal. 0 Disabled 1 The EPWMxSYNCO signal is pulsed for one PWM clock period when the TBCTL.SWFSYNC bit is set Reset type: SYSRSn

### 22.20.2.7 TBCTL3 Register (Offset = 7h) [Reset = 0000h]

TBCTL3 is shown in [Figure 22-128](#) and described in [Table 22-33](#).

Return to the [Summary Table](#).

Time Base Control Register 3

**Figure 22-128. TBCTL3 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							OSSFRGEN
R-0h							R/W-0h

**Table 22-33. TBCTL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	OSSFRGEN	R/W	0h	This bit determines which bit sets the EPWMxSYNCOUT One Shot Latch. 0 TBCTL2[OSHTSYNC] sets the One Shot Latch 1 GLDCTL2[OSHTLD] sets the One Shot Latch Reset type: SYSRSn

### 22.20.2.8 CMPCTL Register (Offset = 8h) [Reset = 0000h]

CMPCTL is shown in [Figure 22-129](#) and described in [Table 22-34](#).

Return to the [Summary Table](#).

Counter Compare Control Register

**Figure 22-129. CMPCTL Register**

15	14	13	12	11	10	9	8
LINKDUTYHR	RESERVED	LOADBSYNC		LOADASYNC		SHDWBFULL	SHDWAFULL
R/W-0h	R-0-0h	R/W-0h		R/W-0h		R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	SHDWBMODE	RESERVED	SHDWAMODE	LOADBMODE		LOADAMODE	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h		R/W-0h	

**Table 22-34. CMPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	LINKDUTYHR	R/W	0h	CMPAHR, CMPBHR Register Linking: 0 PWMA and PWMB outputs generated independently and CMPAHR, CMPBHR are independent values as on Type-4 1 When this bit is set CMPBHR assumes the same value as CMPAHR. This is typically used in complimentary PWM output generation (Section 7 details of the operation) Reset type: SYSRSn
14	RESERVED	R-0	0h	Reserved
13-12	LOADBSYNC	R/W	0h	Shadow to Active CMPB Register Load on SYNC event 00: Shadow to Active Load of CMPB:CMPBHR occurs according to LOADBMODE (bits 1,0) (same as legacy) 01: Shadow to Active Load of CMPB:CMPBHR occurs both according to LOADBMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPB:CMPBHR occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL[SHDWBMODE] = 0. Reset type: SYSRSn
11-10	LOADASYNC	R/W	0h	Shadow to Active CMPA Register Load on SYNC event 00: Shadow to Active Load of CMPA:CMPAHR occurs according to LOADAMODE (bits 1,0) (same as legacy) 01: Shadow to Active Load of CMPA:CMPAHR occurs both according to LOADAMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPA:CMPAHR occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL[SHDWAMODE] = 0. Reset type: SYSRSn
9	SHDWBFULL	R	0h	Counter-compare B (CMPB) Shadow Register Full Status Flag This bit self clears once a loadstrobe occurs. 0: CMPB shadow register not full yet 1: Indicates the CMPB shadow register is full a CPU write will overwrite current shadow value Reset type: SYSRSn



**Table 22-34. CMPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	SHDWAFULL	R	0h	Counter-compare A (CMPA) Shadow Register Full Status Flag The flag bit is set when a 32-bit write to CMPA:CMPAHR register or a 16-bit write to CMPA register is made. A 16-bit write to CMPAHR register will not affect the flag. This bit self clears once a load-strobe occurs. 0: CMPA shadow register not full yet 1: Indicates the CMPA shadow register is full, a CPU write will overwrite the current shadow value Reset type: SYSRSn
7	RESERVED	R-0	0h	Reserved
6	SHDWBMODE	R/W	0h	Counter-compare B (CMPB) Register Operating Mode 0: Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register 1: Immediate mode. Only the active compare B register is used. All writes and reads directly access the active register for immediate compare action Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SHDWAMODE	R/W	0h	Counter-compare A (CMPA) Register Operating Mode 0: Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register 1: Immediate mode. Only the active compare register is used. All writes and reads directly access the active register for immediate compare action Reset type: SYSRSn
3-2	LOADBMODE	R/W	0h	Active Counter-Compare B (CMPB) Load From Shadow Select Mode This bit has no effect in immediate mode (CMPCTL[SHDWBMODE] = 1). 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Reset type: SYSRSn
1-0	LOADAMODE	R/W	0h	Active Counter-Compare A (CMPA) Load From Shadow Select Mode This bit has no effect in immediate mode (CMPCTL[SHDWAMODE] = 1). 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Reset type: SYSRSn

### 22.20.2.9 CMPCTL2 Register (Offset = 9h) [Reset = 0000h]

CMPCTL2 is shown in [Figure 22-130](#) and described in [Table 22-35](#).

Return to the [Summary Table](#).

Counter Compare Control Register 2

**Figure 22-130. CMPCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED		LOADDSYNC		LOADCSYNC		RESERVED	
R-0-0h		R/W-0h		R/W-0h		R-0-0h	
7	6	5	4	3	2	1	0
RESERVED	SHDWDMODE	RESERVED	SHDWCMODE	LOADDMODE		LOADCMODE	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h		R/W-0h	

**Table 22-35. CMPCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R-0	0h	Reserved
13-12	LOADDSYNC	R/W	0h	Shadow to Active CMPD Register Load on SYNC event 00: Shadow to Active Load of CMPD occurs according to LOADDMODE 01: Shadow to Active Load of CMPD occurs both according to LOADDMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPD occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL2[SHDWDMODE] = 0. Reset type: SYSRSn
11-10	LOADCSYNC	R/W	0h	Shadow to Active CMPC Register Load on SYNC event 00: Shadow to Active Load of CMPC occurs according to LOADCMODE 01: Shadow to Active Load of CMPC occurs both according to LOADCMODE bits and when SYNC occurs 10: Shadow to Active Load of CMPC occurs only when a SYNC is received 11: Reserved Note: This bit is valid only if CMPCTL2[SHDWCMODE] = 0. Reset type: SYSRSn
9-7	RESERVED	R-0	0h	Reserved
6	SHDWDMODE	R/W	0h	Counter-Compare D Register Operating Mode 0: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 1: Immediate mode - only the Active compare register is used. All writes/reads via the CPU directly access the Active register for immediate Compare action. Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SHDWCMODE	R/W	0h	Counter-Compare C Register Operating Mode 0: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 1: Immediate mode - only the Active compare register is used. All writes/reads via the CPU directly access the Active register for immediate Compare action. Reset type: SYSRSn

**Table 22-35. CMPCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	LOADDMODE	R/W	0h	Active Counter-Compare D (CMPD) Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: Has no effect in Immediate mode. Reset type: SYSRSn
1-0	LOADCMODE	R/W	0h	Active Counter-Compare C (CMPC) Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: Has no effect in Immediate mode. Reset type: SYSRSn

### 22.20.2.10 DBCTL Register (Offset = Ch) [Reset = 0000h]

DBCTL is shown in [Figure 22-131](#) and described in [Table 22-36](#).

Return to the [Summary Table](#).

Dead-Band Generator Control Register

**Figure 22-131. DBCTL Register**

15		14		13		12		11		10		9		8	
HALFCYCLE		DEDB_MODE		OUTSWAP				SHDWDBFED MODE		SHDWDBRED MODE		LOADFEDMODE			
R/W-0h		R/W-0h		R/W-0h				R/W-0h		R/W-0h		R/W-0h			
7		6		5		4		3		2		1		0	
LOADREDMODE				IN_MODE				POLSEL				OUT_MODE			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 22-36. DBCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	HALFCYCLE	R/W	0h	Half Cycle Clocking Enable Bit 0: Full cycle clocking enabled. The dead-band counters are clocked at the TBCLK rate. 1: Half cycle clocking enabled. The dead-band counters are clocked at TBCLK*2. Reset type: SYSRSn
14	DEDB_MODE	R/W	0h	Dead Band Dual-Edge B Mode Control (S8 switch) 0: Rising edge delay applied to InA/InB as selected by S4 switch (IN-MODE bits) on A signal path only. Falling edge delay applied to InA/InB as selected by S5 switch (INMODE bits) on B signal path only. 1: Rising edge delay and falling edge delay applied to source selected by S4 switch (INMODE bits) and output to B signal path only. Note: When this bit is set to 1, user should always either set OUT_MODE bits such that Apath = InA OR OUTSWAP bits such that OutA=Bpath otherwise, OutA will be invalid. Reset type: SYSRSn
13-12	OUTSWAP	R/W	0h	Dead Band Output Swap Control Bit 13 controls the S6 switch and bit 12 controls the S7 switch. 00: OutA and OutB signals are as defined by OUT-MODE bits. 01: OutA = A-path as defined by OUT-MODE bits. OutB = A-path as defined by OUT-MODE bits (rising edge delay or delay-bypassed A signal path). 10: OutA = B-path as defined by OUT-MODE bits (falling edge delay or delay-bypassed B signal path). OutB = B-path as defined by OUT-MODE bits. 11: OutA = B-path as defined by OUT-MODE bits (falling edge delay or delay-bypassed B signal path). OutB = A-path as defined by OUT-MODE bits (rising edge delay or delay-bypassed A signal path). Reset type: SYSRSn
11	SHDWDBFEDMODE	R/W	0h	FED Dead-Band Load Mode 0: Immediate mode. Only the active DBFED register is used. All writes/reads via the CPU directly access the active register for immediate 'FED dead-band action.' 1: Shadow mode. Operates as a double buffer. All writes via the CPU access Shadow register. Default at Reset is Immediate mode (for compatibility with legacy). Reset type: SYSRSn

**Table 22-36. DBCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	SHDWDBREDMODE	R/W	0h	RED Dead-Band Load Mode 0: Immediate mode. Only the active DBRED register is used. All writes/reads via the CPU directly access the active register for immediate 'RED dead-band action.' 1: Shadow mode. Operates as a double buffer. All writes via the CPU access Shadow register. Default at Reset is Immediate mode (for compatibility with legacy). Reset type: SYSRSn
9-8	LOADFEDMODE	R/W	0h	Active DBFED Load from Shadow Select Mode 00: Load on Counter = 0 (CNT_eq) 01: Load on Counter = Period (PRD_eq) 10: Load on either Counter = 0, or Counter = Period 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn
7-6	LOADREDMODE	R/W	0h	Active DBRED Load from Shadow Select Mode 00: Load on Counter = 0 (CNT_eq) 01: Load on Counter = Period (PRD_eq) 10: Load on either Counter = 0, or Counter = Period 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn
5-4	IN_MODE	R/W	0h	Dead-Band Input Mode Control Bit 5 controls the S5 switch and bit 4 controls the S4 switch shown. This allows you to select the input source to the falling-edge and rising-edge delay. To produce classical dead-band waveforms the default is EPWMxA In is the source for both falling and rising-edge delays. 00: EPWMxA In (from the action-qualifier) is the source for both falling-edge and rising-edge delay. 01: EPWMxB In (from the action-qualifier) is the source for rising-edge delayed signal. EPWMxA In (from the action-qualifier) is the source for falling-edge delayed signal. 10: EPWMxA In (from the action-qualifier) is the source for rising-edge delayed signal. EPWMxB In (from the action-qualifier) is the source for falling-edge delayed signal. 11: EPWMxB In (from the action-qualifier) is the source for both rising-edge delay and falling-edge delayed signal. Reset type: SYSRSn
3-2	POLSEL	R/W	0h	Polarity Select Control Bit 3 controls the S3 switch and bit 2 controls the S2 switch. This allows you to selectively invert one of the delayed signals before it is sent out of the dead-band submodule. The following descriptions correspond to classical upper/lower switch control as found in one leg of a digital motor control inverter. These assume that DBCTL[OUT_MODE] = 1,1 and DBCTL[IN_MODE] = 0x0. Other enhanced modes are also possible, but not regarded as typical usage modes. 00: Active high (AH) mode. Neither EPWMxA nor EPWMxB is inverted (default). 01: Active low complementary (ALC) mode. EPWMxA is inverted. 10: Active high complementary (AHC). EPWMxB is inverted. 11: Active low (AL) mode. Both EPWMxA and EPWMxB are inverted. Reset type: SYSRSn

**Table 22-36. DBCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	OUT_MODE	R/W	0h	Dead-Band Output Mode Control Bit 1 controls the S1 switch and bit 0 controls the S0 switch. 00: DBM is fully disabled or by-passed. In this mode the POLSEL and IN-MODE bits have no effect. 01: Apath = InA (delay is by-passed for A signal path) Bpath = FED (Falling Edge Delay in B signal path) 10: Apath = RED (Rising Edge Delay in A signal path) Bpath = InB (delay is by-passed for B signal path) 11: DBM is fully enabled (i.e. both RED and FED active) Reset type: SYSRSn

### 22.20.2.11 DBCTL2 Register (Offset = Dh) [Reset = 0000h]

DBCTL2 is shown in [Figure 22-132](#) and described in [Table 22-37](#).

Return to the [Summary Table](#).

Dead-Band Generator Control Register 2

**Figure 22-132. DBCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED					SHDWDBCTLM ODE	LOADDBCTLMODE	
R-0-0h					R/W-0h	R/W-0h	

**Table 22-37. DBCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	R-0	0h	Reserved
2	SHDWDBCTLMODE	R/W	0h	DBCTL Load Mode 0: Immediate mode - only the Active DBCTL register is used. All writes/reads via the CPU directly access the Active register. 1: Shadow mode - All writes and reads to bits [5:0] of the DBCTL register are shadowed. All other bits still access the active register. Reset type: SYSRSn
1-0	LOADDBCTLMODE	R/W	0h	Active DBCTL Load from Shadow Select Mode 00: Load on Counter = 0 (CNT_eq) 01: Load on Counter = Period (PRD_eq) 10: Load on either Counter = 0, or Counter = Period 11: Freeze (no loads possible) Note: has no effect in Immediate mode Reset type: SYSRSn

### 22.20.2.12 AQCTL Register (Offset = 10h) [Reset = 0000h]

AQCTL is shown in [Figure 22-133](#) and described in [Table 22-38](#).

Return to the [Summary Table](#).

Action Qualifier Control Register

**Figure 22-133. AQCTL Register**

15	14	13	12	11	10	9	8
RESERVED				LDAQBSYNC		LDAQASYNC	
R-0-0h				R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED	SHDWAQBMODE	RESERVED	SHDWAQAMODE	LDAQBMODE		LDAQAMODE	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h		R/W-0h	

**Table 22-38. AQCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-10	LDAQBSYNC	R/W	0h	Shadow to Active AQCTLB Register Load on SYNC event 00: Shadow to Active Load of AQCTLB occurs according to LDAQBMODE 01: Shadow to Active Load of AQCTLB occurs both according to LDAQBMODE bits and when SYNC occurs. 10: Shadow to Active Load of AQCTLB occurs only when a SYNC is received. 11: Reserved Note: This bit is valid only if AQCTL[SHDWAQBMODE] = 1. Reset type: SYSRSn
9-8	LDAQASYNC	R/W	0h	Shadow to Active AQCTLA Register Load on SYNC event 00: Shadow to Active Load of AQCTLA occurs according to LDAQAMODE 01: Shadow to Active Load of AQCTLA occurs both according to LDAQAMODE bits and when SYNC occurs. 10: Shadow to Active Load of AQCTLA occurs only when a SYNC is received. 11: Reserved Note: This bit is valid only if AQCTL[SHDWAQAMODE] = 1. Reset type: SYSRSn
7	RESERVED	R-0	0h	Reserved
6	SHDWAQBMODE	R/W	0h	Action Qualifier B Register operating mode 1: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 0: Immediate mode - only the Active action qualifier register is used. All writes/reads via the CPU directly access the Active register. Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SHDWAQAMODE	R/W	0h	Action Qualifier A Register operating mode 1: Shadow mode - operates as a double buffer. All writes via the CPU access Shadow register. 0: Immediate mode - only the Active action qualifier register is used. All writes/reads via the CPU directly access the Active register. Reset type: SYSRSn



**Table 22-38. AQCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	LDAQBMODE	R/W	0h	Active Action Qualifier B Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn
1-0	LDAQAMODE	R/W	0h	Active Action Qualifier A Load from Shadow Select Mode 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Freeze (no loads possible) Note: has no effect in Immediate mode. Reset type: SYSRSn

### 22.20.2.13 AQTSRCSEL Register (Offset = 11h) [Reset = 0000h]

AQTSRCSEL is shown in [Figure 22-134](#) and described in [Table 22-39](#).

Return to the [Summary Table](#).

Action Qualifier Trigger Event Source Select Register

**Figure 22-134. AQTSRCSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
T2SEL				T1SEL			
R/W-0h				R/W-0h			

**Table 22-39. AQTSRCSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-4	T2SEL	R/W	0h	T2 Event Source Select Bits 0000: DCAEVT1 0001: DCAEVT2 0010: DCBEVT1 0011: DCBEVT2 0100: TZ1 0101: TZ2 0110: TZ3 0111: EPWMxSYNCl 1000: DCEVTFILT Others: Reserved Reset type: SYSRSn
3-0	T1SEL	R/W	0h	T1 Event Source Select Bits 0000: DCAEVT1 0001: DCAEVT2 0010: DCBEVT1 0011: DCBEVT2 0100: TZ1 0101: TZ2 0110: TZ3 0111: EPWMxSYNCl 1000: DCEVTFILT Others: Reserved Reset type: SYSRSn

### 22.20.2.14 PCCTL Register (Offset = 14h) [Reset = 0000h]

PCCTL is shown in [Figure 22-135](#) and described in [Table 22-40](#).

Return to the [Summary Table](#).

PWM Chopper Control Register

**Figure 22-135. PCCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CHPDUTY	
R-0-0h						R/W-0h	
7	6	5	4	3	2	1	0
CHPFREQ			OSHTWTH			CHPEN	
R/W-0h			R/W-0h			R/W-0h	

**Table 22-40. PCCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10-8	CHPDUTY	R/W	0h	Chopping Clock Duty Cycle 000: Duty = 1/8 (12.5%) 001: Duty = 2/8 (25.0%) 010: Duty = 3/8 (37.5%) 011: Duty = 4/8 (50.0%) 100: Duty = 5/8 (62.5%) 101: Duty = 6/8 (75.0%) 110: Duty = 7/8 (87.5%) 111: Reserved Reset type: SYSRSn
7-5	CHPFREQ	R/W	0h	Chopping Clock Frequency 000: Divide by 1 (no prescale, = 12.5 MHz at 100 MHz TBCLK) 001: Divide by 2 (6.25 MHz at 100 MHz TBCLK) 010: Divide by 3 (4.16 MHz at 100 MHz TBCLK) 011: Divide by 4 (3.12 MHz at 100 MHz TBCLK) 100: Divide by 5 (2.50 MHz at 100 MHz TBCLK) 101: Divide by 6 (2.08 MHz at 100 MHz TBCLK) 110: Divide by 7 (1.78 MHz at 100 MHz TBCLK) 111: Divide by 8 (1.56 MHz at 100 MHz TBCLK) Reset type: SYSRSn
4-1	OSHTWTH	R/W	0h	One-Shot Pulse Width 0000: 1 x EPWMCLK / 8 wide (= 80 ns at 100 MHz EPWMCLK) 0001: 2 x EPWMCLK / 8 wide (= 160 ns at 100 MHz EPWMCLK) 0010: 3 x EPWMCLK / 8 wide (= 240 ns at 100 MHz EPWMCLK) 0011: 4 x EPWMCLK / 8 wide (= 320 ns at 100 MHz EPWMCLK) 0100: 5 x EPWMCLK / 8 wide (= 400 ns at 100 MHz EPWMCLK) 0101: 6 x EPWMCLK / 8 wide (= 480 ns at 100 MHz EPWMCLK) 0110: 7 x EPWMCLK / 8 wide (= 560 ns at 100 MHz EPWMCLK) 0111: 8 x EPWMCLK / 8 wide (= 640 ns at 100 MHz EPWMCLK) 1000: 9 x EPWMCLK / 8 wide (= 720 ns at 100 MHz EPWMCLK) 1001: 10 x EPWMCLK / 8 wide (= 800 ns at 100 MHz EPWMCLK) 1010: 11 x EPWMCLK / 8 wide (= 880 ns at 100 MHz EPWMCLK) 1011: 12 x EPWMCLK / 8 wide (= 960 ns at 100 MHz EPWMCLK) 1100: 13 x EPWMCLK / 8 wide (= 1040 ns at 100 MHz EPWMCLK) 1101: 14 x EPWMCLK / 8 wide (= 1120 ns at 100 MHz EPWMCLK) 1110: 15 x EPWMCLK / 8 wide (= 1200 ns at 100 MHz EPWMCLK) 1111: 16 x EPWMCLK / 8 wide (= 1280 ns at 100 MHz EPWMCLK) Reset type: SYSRSn

**Table 22-40. PCCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	CHPEN	R/W	0h	PWM-Chopping Enable 0: Disable (bypass) PWM chopping function 1: Enable chopping function Reset type: SYSRSn

### 22.20.2.15 VCAPCTL Register (Offset = 18h) [Reset = 0000h]

VCAPCTL is shown in [Figure 22-136](#) and described in [Table 22-41](#).

Return to the [Summary Table](#).

Valley Capture Control Register

**Figure 22-136. VCAPCTL Register**

15	14	13	12	11	10	9	8
RESERVED					EDGEFILTDLY SEL	VDELAYDIV	
R-0-0h					R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
VDELAYDIV	RESERVED		TRIGSEL			VCAPSTART	VCAPE
R/W-0h	R-0-0h		R/W-0h			R-0/W1S-0h	R/W-0h

**Table 22-41. VCAPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	EDGEFILTDLYSEL	R/W	0h	Valley Switching Mode Delay Selection 0: No delay applied to the edge filter output 1: HWDELAYVAL delay applied to the edge filter output Reset type: SYSRSn
9-7	VDELAYDIV	R/W	0h	Valley Delay Mode Divide Enable 000: HWVDELVAL = SWVDELVAL 001: HWVDELVAL = VCNTVAL+SWVDELVAL 010: HWVDELVAL = VCNTVAL>>1+SWVDELVAL 011: HWVDELVAL = VCNTVAL>>2+SWVDELVAL 100: HWVDELVAL = VCNTVAL>>4+SWVDELVAL Note: Delay value between the consecutive edge captures can optionally be divided by using these bits. Reset type: SYSRSn
6-5	RESERVED	R-0	0h	Reserved
4-2	TRIGSEL	R/W	0h	Status of Numbered of Captured Events 000: Capture sequence is triggered by software via writes to VCAPCTL[VCAPSTART]. 001: Capture sequence is triggered by CNT_zero event. 010: Capture sequence is triggered by PRD_eq event. 011: Capture sequence is triggered by CNT_zero or PRD_eq event. 100: Capture sequence is triggered by DCAEVT1 event. 101: Capture sequence is triggered by DCAEVT2 event. 110: Capture sequence is triggered by DCBEVT1 event. 111: Capture sequence is triggered by DCBEVT2 event. Note: Valley capture sequence triggered by the selected event in this register field. Once the chosen event occurs the capture sequence is armed. Event captures occur based of the event chosen in DCFCTL[SRCSSEL] register. Note: Same event may not be chosen in both DCFCTL[SRCSSEL] and VCAPCTL[TRIGSEL] registers. Note: Once the chosen event in VCAPCTL[TRIGSEL] occurs, irrespective of the current capture status, capture sequence is retriggered. Reset type: SYSRSn

**Table 22-41. VCAPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	VCAPSTART	R-0/W1S	0h	Valley Capture Start 0: Writing a 0 has no effect 1: Trigger the capture sequence once if VCAPCTL[TRIGSEL]=0x0 Note: This bit is used to start valley capture sequence through software. VCAPCTL[TRIGSEL] has to be chosen for software trigger for this bit to have any effect. Writing of 1 will result in one capture sequence trigger. Reset type: SYSRSn
0	VCAPE	R/W	0h	Valley Capture Enable/Disable 0: Disabled 1: Enabled Reset type: SYSRSn

**22.20.2.16 VCNTCFG Register (Offset = 19h) [Reset = 0000h]**

 VCNTCFG is shown in [Figure 22-137](#) and described in [Table 22-42](#).

 Return to the [Summary Table](#).

Valley Counter Config Register

**Figure 22-137. VCNTCFG Register**

15	14	13	12	11	10	9	8
STOPEDGEST S	RESERVED			STOPEDGE			
R-0h	R-0-0h			R/W-0h			
7	6	5	4	3	2	1	0
STARTEDGEST TS	RESERVED			STARTEDGE			
R-0h	R-0-0h			R/W-0h			

**Table 22-42. VCNTCFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	STOPEDGESTS	R	0h	Stop Edge Status Bit 0: Stop edge has not occurred 1: Stop edge occurred Note: This bit is set only after the trigger sequence is armed (upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL]) and STOPEDGE occurs. Note: This bit is reset by the occurrence of the trigger pulse selected through VCAPCTL[TRIGSEL] Reset type: SYSRSn
14-12	RESERVED	R-0	0h	Reserved
11-8	STOPEDGE	R/W	0h	Counter Stop Edge Selection Once the counter operation is armed, upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL] pulse - valley counter would stop counting upon the occurrence of chosen number of events through this bit field. Stop counting on occurrence of: 0000: Do not stop 0001 1st edge 0010: 2nd edge 0011: 3rd edge ... 1,1,1,1: 15th edge Reset type: SYSRSn
7	STARTEDGESTS	R	0h	Start Edge Status Bit 0: Start edge has not occurred 1: Start edge occurred Note: This bit is set only after the trigger sequence is armed (upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL]) and STARTEDGE occurs. Note: This bit is reset by the occurrence of the trigger pulse selected through VCAPCTL[TRIGSEL] Reset type: SYSRSn
6-4	RESERVED	R-0	0h	Reserved

**Table 22-42. VCNTCFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	STARTEDGE	R/W	0h	Counter Start Edge Selection Once the counter operation is armed, upon occurrence of trigger pulse selected through VCAPCTL[TRIGSEL] pulse - valley counter would start counting upon the occurrence of chosen number of events through this bit field. Start counting on occurrence of 0000: Do not start 0001: 1st edge 0010: 2nd edge 0011: 3rd edge ... 1111: 15th edge Reset type: SYSRSn



### 22.20.2.17 HRCNFG Register (Offset = 20h) [Reset = 0000h]

HRCNFG is shown in [Figure 22-138](#) and described in [Table 22-43](#).

Return to the [Summary Table](#).

HRPWM Configuration Register

This register is only accessible on EPWM modules with HRPWM capabilities.

**Figure 22-138. HRCNFG Register**

15	14	13	12	11	10	9	8
RESERVED		RESERVED	HRLOADB		CTLMODEB	EDGMODEB	
R/W-0h		R-0-0h	R/W-0h		R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
SWAPAB	AUTOCONV	SELOUTB	HRLOAD		CTLMODE	EDGMODE	
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	

**Table 22-43. HRCNFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R/W	0h	Reserved
13	RESERVED	R-0	0h	Reserved
12-11	HRLOADB	R/W	0h	Shadow Mode Bit Selects the time event that loads the CMPBHR shadow value into the active register. 00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Load on CMPB_EQ (Translator Event CMPB-3) Reset type: SYSRSn
10	CTLMODEB	R/W	0h	Control Mode Bits Selects the register (CMP/TBPRD or TBPHS) that controls the MEP: 0: CMPBHR(8) or TBPRDHR(8) Register controls the edge position (i.e., this is duty or period control mode). (Default on Reset) 1: TBPHSHR(8) Register controls the edge position (i.e., this is phase control mode). Reset type: SYSRSn
9-8	EDGMODEB	R/W	0h	Edge Mode Bits Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic: 00: HRPWM capability is disabled (default on reset) 01: MEP control of rising edge (CMPBHR) 10: MEP control of falling edge (CMPBHR) 11: MEP control of both edges (TBPHSHR or TBPRDHR) Reset type: SYSRSn
7	SWAPAB	R/W	0h	Swap ePWM A & B Output Signals This bit enables the swapping of the A & B signal outputs. The selection is as follows: 0: ePWMxA and ePWMxB outputs are unchanged. 1: ePWMxA signal appears on ePWMxB output and ePWMxB signal appears on ePWMxA output. Reset type: SYSRSn

**Table 22-43. HRCNFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	AUTOCONV	R/W	0h	<p>Auto Convert Delay Line Value</p> <p>Selects whether the fractional duty cycle/period/phase in the CMPAHR/TBPRDHR/TBPHSHR register is automatically scaled by the MEP scale factor in the HRMSTEP register or manually scaled by calculations in application software. The SFO library function automatically updates the HRMSTEP register with the appropriate MEP scale factor.</p> <p>0: Automatic HRMSTEP scaling is disabled. 1: Automatic HRMSTEP scaling is enabled.</p> <p>If application software is manually scaling the fractional duty cycle, or phase (i.e. software sets CMPAHR = (fraction(PWMduty * PWMperiod) * MEP Scale Factor) &lt;&lt; 8 + 0x080 for duty cycle), then this mode must be disabled.</p> <p>Reset type: SYSRSn</p>
5	SELOUTB	R/W	0h	<p>EPWMxB Output Select Bit</p> <p>This bit selects which signal is output on the ePWMxB channel output.</p> <p>The inversion will take the high resolution mode into account and the inverted signal will contain any high resolution modification. The inversion takes place as the last step in modifying the ePWMxB signal.</p> <p>0: ePWMxB output is normal. 1: ePWMxB output is inverted version of ePWMxA signal.</p> <p>Reset type: SYSRSn</p>
4-3	HRLOAD	R/W	0h	<p>Shadow Mode Bit</p> <p>Selects the time event that loads the CMPAHR shadow value into the active register.</p> <p>00: Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01: Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10: Load on either CTR = Zero or CTR = PRD 11: Load on CMPA_EQ (Translator Event CMPA-3)</p> <p>Reset type: SYSRSn</p>
2	CTLMODE	R/W	0h	<p>Control Mode Bits</p> <p>Selects the register (CMP/TBPRD or TBPHS) that controls the MEP:</p> <p>0: CMPAHR(8) or TBPRDHR(8) Register controls the edge position (i.e., this is duty or period control mode). (Default on Reset) 1: TBPHSHR(8) Register controls the edge position (i.e., this is phase control mode).</p> <p>Reset type: SYSRSn</p>
1-0	EDGMODE	R/W	0h	<p>Edge Mode Bits</p> <p>Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic:</p> <p>00: HRPWM capability is disabled (default on reset) 01: MEP control of rising edge (CMPAHR) 10: MEP control of falling edge (CMPAHR) 11: MEP control of both edges (TBPHSHR or TBPRDHR)</p> <p>Reset type: SYSRSn</p>

### 22.20.2.18 HRCNFG2 Register (Offset = 27h) [Reset = 0000h]

HRCNFG2 is shown in [Figure 22-139](#) and described in [Table 22-44](#).

Return to the [Summary Table](#).

#### HRPWM Configuration 2 Register

This register is only accessible on EPWM modules with HRPWM capabilities. Only 16 bit accesses are allowed for this register. Debugger access in 32 bit mode may display incorrect values.

**Figure 22-139. HRCNFG2 Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED					
R/W-0h	R-0/W1S-0h	R-0-0h					
7	6	5	4	3	2	1	0
RESERVED		CTLMODEDBFED		CTLMODEDBRED		EDGMODEDB	
R-0-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-44. HRCNFG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R-0/W1S	0h	Reserved
13-6	RESERVED	R-0	0h	Reserved
5-4	CTLMODEDBFED	R/W	0h	Shadow Mode Bit - selection should match DBCTL[LOADFEDMODE] Selects the time event that loads the DBFEDHR shadow value into the active register. 00 Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01 Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10 Load on either CTR = Zero or CTR = PRD 11 Reserved Reset type: SYSRSn
3-2	CTLMODEDBRED	R/W	0h	Shadow Mode Bit - selection should match DBCTL[LOADREDMODE] Selects the time event that loads the DBREDHR shadow value into the active register. 00 Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) 01 Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 10 Load on either CTR = Zero or CTR = PRD 11 Reserved Reset type: SYSRSn
1-0	EDGMODEDB	R/W	0h	Edge Mode Bits Selects the edge of the PWM that is controlled by the micro-edge position (MEP) logic: 00 HRPWM capability is disabled (default on reset) 01 MEP control of rising edge (DBREDHR) 10 MEP control of falling edge (DBFEDHR) 11 MEP control of both edges (rising edge of DBREDHR or falling edge of DBFEDHR ) Reset type: SYSRSn

### 22.20.2.19 HRPCTL Register (Offset = 2Dh) [Reset = 0000h]

HRPCTL is shown in [Figure 22-140](#) and described in [Table 22-45](#).

Return to the [Summary Table](#).

High Resolution Period Control Register

Fields in this register related to HRPWM are only applicable on EPWM modules with HRPWM capabilities.

**Figure 22-140. HRPCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	PWMSYNCSELX			RESERVED	TBPHSHRLOA DE	PWMSYNCSEL	HRPE
R-0-0h	R/W-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-45. HRPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R-0	0h	Reserved
6-4	PWMSYNCSELX	R/W	0h	Extended selection bits for EPWMSYNCPER 000: EPWMSYNCPER is defined by PWMSYNCSEL - > default condition (compatible with previous EPWM versions) 001: Reserved 010: Reserved 011: Reserved 100: CTR = CMPC, Count direction Up 101: CTR = CMPC, Count direction Down 110: CTR = CMPD, Count direction Up 111: CTR = CMPD, Count direction Down Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2	TBPHSHRLOADE	R/W	0h	TBPHSHR Load Enable This bit allows you to synchronize ePWM modules with a high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event. This allows for multiple ePWM modules operating at the same frequency to be phase aligned with high-resolution. 0: Disables synchronization of high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital compare event: 1: Synchronize the high-resolution phase on a SYNCIN, TBCTL[SWFSYNC] or digital comparator synchronization event. The phase is synchronized using the contents of the high-resolution phase TBPHSHR register. The TBCTL[PHESEN] bit which enables the loading of the TBCTR register with TBPHS register value on a SYNCIN or TBCTL[SWFSYNC] event works independently. However, users need to enable this bit also if they want to control phase in conjunction with the high-resolution period feature. This bit and the TBCTL[PHESEN] bit must be set to 1 when high-resolution period is enabled for up-down count mode even if TBPHSHR = 0x0000. This bit does not need to be set when only high-resolution duty is enabled. Reset type: SYSRSn
1	PWMSYNCSEL	R/W	0h	PWMSYNC Source Select Bit: This bit selects the source for the EPWMSYNCPER signal that goes to the CMPSS and GPDAC: 0 CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) 1 CTR = zero: Time-base counter equal to zero (TBCTR = 0x00) Reset type: SYSRSn

**Table 22-45. HRPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	HRPE	R/W	0h	High Resolution Period Enable Bit 0: High resolution period feature disabled. In this mode the ePWM behaves as a Type 4 ePWM. 1: High resolution period enabled. In this mode the HRPWM module can control high-resolution of both the duty and frequency. When high-resolution period is enabled, TBCTL[CTRMODE] = 0,1 (down-count mode) is not supported. Reset type: SYSRSn

### 22.20.2.20 TRREM Register (Offset = 2Eh) [Reset = 0000h]

TRREM is shown in [Figure 22-141](#) and described in [Table 22-46](#).

Return to the [Summary Table](#).

High Resolution Period Control Register

Fields in this register related to HRPWM are only applicable on EPWM modules with HRPWM capabilities.

**Figure 22-141. TRREM Register**

15	14	13	12	11	10	9	8
RESERVED						TRREM	
R-0-0h						R/W-0h	
7	6	5	4	3	2	1	0
TRREM							
R/W-0h							

**Table 22-46. TRREM Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10-0	TRREM	R/W	0h	<p>HRPWM Remainder Bits: This 11-bit value keeps track of the remainder portion of the HRPWM algorithm calculations. This value keeps track of the remainder portion of the HRPWM hardware calculations.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The lower 8-bits of the TRREM register can be automatically initialized with the TBPHSHR value on a SYNCIN or TBCTL[SWFSYNC] event or DC event (if enabled). The user can also write a value with the CPU.</li> <li>Priority of TRREM register updates: Sync (software or hardware) TBPHSHR copied to TRREM : Highest Priority HRPWM Hardware (updates TRREM register): Next priority CPU Write To TRREM Register: Lowest Priority</li> <li>Bit 10 of TRREM register is not used in asymmetrical mode. This bit can be forced to zero. TRREM will be initialized to 0x0 and 0x100 in Up and Up-down modes respectively. Asymmetrical Mode: TRREM[7:0] = TBPHSHR[15:8] TRREM[10,9,8] = 0,0,0 Symmetrical Mode: TRREM[7:0] = TBPHSHR[15:8] TRREM[10,9,8] = 0,0,1 Reset type: SYSRSn</li> </ol>

### 22.20.2.21 GLDCTL Register (Offset = 34h) [Reset = 0000h]

GLDCTL is shown in [Figure 22-142](#) and described in [Table 22-47](#).

Return to the [Summary Table](#).

Global PWM Load Control Register

**Figure 22-142. GLDCTL Register**

15	14	13	12	11	10	9	8
RESERVED			GLDCNT			GLDPRD	
R-0-0h			R-0h			R/W-0h	
7	6	5	4	3	2	1	0
GLDPRD	RESERVED	OSHTMODE	GLDMODE			GLD	
R/W-0h	R-0-0h	R/W-0h	R/W-0h			R/W-0h	

**Table 22-47. GLDCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R-0	0h	Reserved
12-10	GLDCNT	R	0h	Global Load Strobe Counter Register These bits indicate how many selected events have occurred: 000: No events 001: 1 event 010: 2 events 011: 3 events 100: 4 events 101: 5 events 110: 6 events 111: 7 events Reset type: SYSRSn
9-7	GLDPRD	R/W	0h	Global Load Strobe Period Select Register These bits select how many selected events need to occur before a load strobe is generated 000: Disable counter 001: Generate strobe on GLDCNT = 001 (1st event) 010: Generate strobe on GLDCNT = 010 (2nd event) 011: Generate strobe on GLDCNT = 011 (3rd event) 100: Generate strobe on GLDCNT = 100 (4th event) 101: Generate strobe on GLDCNT = 101 (5th event) 110: Generate strobe on GLDCNT = 110 (6th event) 111: Generate strobe on GLDCNT = 111 (7th event) Reset type: SYSRSn
6	RESERVED	R-0	0h	Reserved
5	OSHTMODE	R/W	0h	One Shot Load Mode Control Bit 0: One shot load mode is disabled and shadow to active loading happens continuously on all the chosen load strobes. 1: One shot mode is active. All load strobes are blocked until GLDCTL2[OSHTLD] is written with 1. Note: One Shot mode can only be used with global shadow to active load mode enabled (GLDCTL[GLD]=1) Reset type: SYSRSn

**Table 22-47. GLDCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-1	GLDMODE	R/W	0h	<p>Global Load Pulse selection for Shadow to Active Mode Reloads</p> <p>0000: Load on Counter = 0 (CNT_ZRO)</p> <p>0001: Load on Counter = Period (PRD_EQ)</p> <p>0010: Load on either Counter = 0, or Counter = Period</p> <p>0011: Load on SYNCEVT - this is logical OR of DCAEVT1.sync, DCBEVT1.sync, EPWMxSYNCl and TBCTL[SWFSYNC]</p> <p>0100: Load on SYNCEVT or CNT_ZRO</p> <p>0101: Load on SYNCEVT or PRD_EQ</p> <p>0110: Load on SYNCEVT or CNT_ZRO or PRD_EQ</p> <p>1000: Load on Counter = CMPCU (CMPC_EQ counter incrementing)</p> <p>1001: Load on Counter = CMPCD (CMPC_EQ counter decrementing)</p> <p>1010: Load on Counter = CMPDU (CMPD_EQ counter incrementing)</p> <p>1011: Load on Counter = CMPDD (CMPD_EQ counter decrementing)</p> <p>1100: Reserved</p> <p>...</p> <p>1110: Reserved</p> <p>1111: Load on GLDCTL2[GFRCLD] write</p> <p>Reset type: SYSRSn</p>
0	GLD	R/W	0h	<p>Global Shadow to Active Load Event Control</p> <p>0: Shadow to active reload for all shadowed registers happens as per the individual reload control bits specified (Compatible with previous EPWM versions).</p> <p>1: When set, all the shadow to active reload events are defined by GLDMODE bits in GLDCTL register. All the shadow registers use same reload pulse from shadow to active reloading. Individual LOADMODE bits are ignored.</p> <p>Reset type: SYSRSn</p>



### 22.20.2.22 GLDCFG Register (Offset = 35h) [Reset = 0000h]

GLDCFG is shown in [Figure 22-143](#) and described in [Table 22-48](#).

Return to the [Summary Table](#).

Global PWM Load Config Register

**Figure 22-143. GLDCFG Register**

15		14		13		12		11		10		9		8	
RESERVED										AQCSFRC	AQCTLB_AQC TLB2	AQCTLA_AQC TLA2			
R-0-0h										R/W-0h	R/W-0h	R/W-0h		R/W-0h	
7		6		5		4		3		2		1		0	
DBCTL	DBFED_DBFE DHR	DBRED_DBRE DHR	CMPD		CMPC		CMPB_CMPBH R		CMPA_CMPAH R		TBPRD_TBPR DHR				
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		

**Table 22-48. GLDCFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	AQCSFRC	R/W	0h	Global load event configuration for AQCSFRC 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
9	AQCTLB_AQCTLB2	R/W	0h	Global load event configuration for AQCTLB_AQCTLB2 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
8	AQCTLA_AQCTLA2	R/W	0h	Global load event configuration for AQCTLA_AQCTLA2 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
7	DBCTL	R/W	0h	Global load event configuration for DBCTL 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
6	DBFED_DBFEDHR	R/W	0h	Global load event configuration for DBFED_DBFEDHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
5	DBRED_DBREDHR	R/W	0h	Global load event configuration for DBRED_DBREDHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn

**Table 22-48. GLDCFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	CMPD	R/W	0h	Global load event configuration for CMPD 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
3	CMPC	R/W	0h	Global load event configuration for CMPC 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
2	CMPB_CMPBHR	R/W	0h	Global load event configuration for CMPB_CMPBHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
1	CMPA_CMPAHR	R/W	0h	Global load event configuration for CMPA_CMPAHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn
0	TBPRD_TBPRDHR	R/W	0h	Global load event configuration for TBPRD_TBPRDHR 0: Registers use local reload configuration even if GLDCTL(GLD)=1 (reload is compatible with previous EPWMs) 1: Registers use global load configuration if this bit is set and GLDCTL(GLD)=1 Reset type: SYSRSn

**22.20.2.23 EPWMXLINK Register (Offset = 38h) [Reset = XXXXXXXXh]**

 EPWMXLINK is shown in [Figure 22-144](#) and described in [Table 22-49](#).

 Return to the [Summary Table](#).

**EPWMx Link Register**

This register controls which EPWMs are linked to other EPWM modules. The default reset value will vary for each module. The reset value will link each EPWM module to itself to prevent unintentional linking of modules.

**Figure 22-144. EPWMXLINK Register**

31	30	29	28	27	26	25	24
RESERVED	GLDCTL2LINK					CMPDLINK	
R-0-0h			R/W-Xh			R/W-Xh	
23	22	21	20	19	18	17	16
CMPDLINK			CMPCLINK				
R/W-Xh			R/W-Xh				
15	14	13	12	11	10	9	8
RESERVED	CMPBLINK					CMPALINK	
R-0-0h			R/W-Xh			R/W-Xh	
7	6	5	4	3	2	1	0
CMPALINK			TBPRDLINK				
R/W-Xh			R/W-Xh				

**Table 22-49. EPWMXLINK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0	0h	Reserved
30-26	GLDCTL2LINK	R/W	Xh	GLDCTL2 Link Bits Writes to the GLDCTL2 registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's GLDCTL2 registers. 00000: ePWM1 00001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn
25-21	CMPDLINK	R/W	Xh	CMPD Link Bits Writes to the CMPD registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPD registers. 00000: ePWM1 00001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn
20-16	CMPCLINK	R/W	Xh	CMPC Link Bits Writes to the CMPC registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPC registers. 00000: ePWM1 00001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn
15	RESERVED	R-0	0h	Reserved

**Table 22-49. EPWMXLINK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14-10	CMPBLINK	R/W	Xh	<p>CMPB_CMPBHR Link Bits</p> <p>Writes to the CMPB_CMPBHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPB_CMPBHR registers.</p> <p>00000: ePWM1</p> <p>00001: ePWM2</p> <p>...</p> <p>Up to the last instance of ePWM. All others are reserved.</p> <p>Reset type: SYSRSn</p>
9-5	CMPALINK	R/W	Xh	<p>CMPA_CMPAHR Link Bits</p> <p>Writes to the CMPA_CMPAHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's CMPA_CMPAHR registers.</p> <p>00000: ePWM1</p> <p>00001: ePWM2</p> <p>...</p> <p>Up to the last instance of ePWM. All others are reserved.</p> <p>Reset type: SYSRSn</p>
4-0	TBPRDLINK	R/W	Xh	<p>TBPRD_TBPRDHR Link Bits</p> <p>Writes to the TBPRD:TBPRDHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's TBPRD_TBPRDHR registers.</p> <p>00000: ePWM1</p> <p>00001: ePWM2</p> <p>...</p> <p>Up to the last instance of ePWM. All others are reserved.</p> <p>Reset type: SYSRSn</p>

### 22.20.2.24 EPWMLINK2 Register (Offset = 3Ah) [Reset = 0000XXXh]

EPWMLINK2 is shown in [Figure 22-145](#) and described in [Table 22-50](#).

Return to the [Summary Table](#).

#### EPWMx Link 2 Register

This register controls which EPWMs are linked to other EPWM modules. The default reset value will vary for each module. The reset value will link each EPWM module to itself to prevent unintentional linking of modules.

**Figure 22-145. EPWMLINK2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						DBFEDLINK						DBREDLINK			
R-0-0h						R/W-Xh						R/W-Xh			

**Table 22-50. EPWMLINK2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R-0	0h	Reserved
9-5	DBFEDLINK	R/W	Xh	DBFED_DBFEDHR Link Bits Writes to the DBFED:DBFEDHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's DBFED_DBFEDHR registers. 00000: ePWM1 00001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn
4-0	DBREDLINK	R/W	Xh	DBRED_DBREDHR Link Bits Writes to the DBRED:DBREDHR registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's DBRED_DBREDHR registers. 00000: ePWM1 00001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn

### 22.20.2.25 AQCTLA Register (Offset = 40h) [Reset = 0000h]

AQCTLA is shown in [Figure 22-146](#) and described in [Table 22-51](#).

Return to the [Summary Table](#).

Action Qualifier Control Register For Output A

**Figure 22-146. AQCTLA Register**

15	14	13	12	11	10	9	8
RESERVED				CBD		CBU	
R-0-0h				R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
CAD		CAU		PRD		ZRO	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-51. AQCTLA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-10	CBD	R/W	0h	Action When TBCTR = CMPB on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
9-8	CBU	R/W	0h	Action When TBCTR = CMPB on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
7-6	CAD	R/W	0h	Action When TBCTR = CMPA on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
5-4	CAU	R/W	0h	Action When TBCTR = CMPA on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

**Table 22-51. AQCTLA Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	PRD	R/W	0h	Action When TBCTR = TBPRD Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
1-0	ZRO	R/W	0h	Action When TBCTR = 0 Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

### 22.20.2.26 AQCTLA2 Register (Offset = 41h) [Reset = 0000h]

AQCTLA2 is shown in [Figure 22-147](#) and described in [Table 22-52](#).

Return to the [Summary Table](#).

Additional Action Qualifier Control Register For Output A

**Figure 22-147. AQCTLA2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
T2D		T2U		T1D		T1U	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-52. AQCTLA2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-6	T2D	R/W	0h	Action when event occurs on T2 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
5-4	T2U	R/W	0h	Action when event occurs on T2 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
3-2	T1D	R/W	0h	Action when event occurs on T1 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
1-0	T1U	R/W	0h	Action when event occurs on T1 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxA output low. 10: Set: force EPWMxA output high. 11: Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn



**22.20.2.27 AQCTLB Register (Offset = 42h) [Reset = 0000h]**

 AQCTLB is shown in [Figure 22-148](#) and described in [Table 22-53](#).

 Return to the [Summary Table](#).

Action Qualifier Control Register For Output B

**Figure 22-148. AQCTLB Register**

15	14	13	12	11	10	9	8
RESERVED				CBD		CBU	
R-0-0h				R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
CAD		CAU		PRD		ZRO	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-53. AQCTLB Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-10	CBD	R/W	0h	Action When TBCTR = CMPB on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
9-8	CBU	R/W	0h	Action When TBCTR = CMPB on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
7-6	CAD	R/W	0h	Action When TBCTR = CMPA on Down Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
5-4	CAU	R/W	0h	Action When TBCTR = CMPA on Up Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

**Table 22-53. AQCTLB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	PRD	R/W	0h	Action When TBCTR = TBPRD Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
1-0	ZRO	R/W	0h	Action When TBCTR = 0 Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

**22.20.2.28 AQCTLB2 Register (Offset = 43h) [Reset = 0000h]**

 AQCTLB2 is shown in [Figure 22-149](#) and described in [Table 22-54](#).

 Return to the [Summary Table](#).

Additional Action Qualifier Control Register For Output B

**Figure 22-149. AQCTLB2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
T2D		T2U		T1D		T1U	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-54. AQCTLB2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-6	T2D	R/W	0h	Action when event occurs on T2 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
5-4	T2U	R/W	0h	Action when event occurs on T2 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
3-2	T1D	R/W	0h	Action when event occurs on T1 in DOWN-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn
1-0	T1U	R/W	0h	Action when event occurs on T1 in UP-Count Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up. 00: Do nothing (action disabled) 01: Clear: force EPWMxB output low. 10: Set: force EPWMxB output high. 11: Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low. Reset type: SYSRSn

### 22.20.2.29 AQSFR Register (Offset = 47h) [Reset = 0000h]

AQSFR is shown in [Figure 22-150](#) and described in [Table 22-55](#).

Return to the [Summary Table](#).

Action Qualifier Software Force Register

**Figure 22-150. AQSFR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RLDCSF		OTSFB		ACTSFB		OTSFA	
R/W-0h		R-0/W1S-0h		R/W-0h		R/W-0h	

**Table 22-55. AQSFR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-6	RLDCSF	R/W	0h	AQSFR Active Register Reload From Shadow Options 00: Load on time-base counter equals zero 01: Load on time-base counter equals period 10: Load on time-base counter equals zero or counter equals period 11: Load immediately (the active register is directly accessed by the CPU and is not loaded from the shadow register). Reset type: SYSRSn
5	OTSFB	R-0/W1S	0h	One-Time Software Forced Event on Output B 0: Writing a 0 (zero) has no effect. Always reads back a 0. This bit is auto cleared once a write to this register is complete (i.e., a forced event is initiated.). This is a one-shot forced event. It can be overridden by another subsequent event on output B. 1: Initiates a single software forced event Reset type: SYSRSn
4-3	ACTSFB	R/W	0h	Action When One-Time Software Force B is Invoked 00: Does nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Note: This action is not qualified by counter direction (CNT_dir) Reset type: SYSRSn
2	OTSFA	R-0/W1S	0h	One-Time Software Forced Event on Output A 0: Writing a 0 (zero) has no effect. Always reads back a 0. This bit is auto cleared once a write to this register is complete (i.e., a forced event is initiated). This is a one-shot forced event. It can be overridden by another subsequent event on output A. 1: Initiates a single software forced event Reset type: SYSRSn
1-0	ACTSFA	R/W	0h	Action When One-Time Software Force A Is Invoked 00: Does nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Note: This action is not qualified by counter direction (CNT_dir) Reset type: SYSRSn

### 22.20.2.30 AQCSFRC Register (Offset = 49h) [Reset = 0000h]

AQCSFRC is shown in [Figure 22-151](#) and described in [Table 22-56](#).

Return to the [Summary Table](#).

Action Qualifier Continuous S/W Force Register

**Figure 22-151. AQCSFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				CSFB		CSFA	
R-0-0h				R/W-0h		R/W-0h	

**Table 22-56. AQCSFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3-2	CSFB	R/W	0h	Continuous Software Force on Output B In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register. To configure shadow mode, use AQSFRC[RLDCSF]. 00: Software forcing is disabled and has no effect 01: Forces a continuous low on output B 10: Forces a continuous high on output B 11: Software forcing is disabled and has no effect Reset type: SYSRSn
1-0	CSFA	R/W	0h	Continuous Software Force on Output A In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register. 00: Software forcing is disabled and has no effect 01: Forces a continuous low on output A 10: Forces a continuous high on output A 11: Software forcing is disabled and has no effect Reset type: SYSRSn

### 22.20.2.31 DBREDHR Register (Offset = 50h) [Reset = 0000h]

DBREDHR is shown in [Figure 22-152](#) and described in [Table 22-57](#).

Return to the [Summary Table](#).

Dead-Band Generator Rising Edge Delay High Resolution Mirror Register

**Figure 22-152. DBREDHR Register**

15	14	13	12	11	10	9	8
DBREDHR							RESERVED
R/W-0h							R-0h
7	6	5	4	3	2	1	0
RESERVED							RESERVED
R-0h							R-0h

**Table 22-57. DBREDHR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	DBREDHR	R/W	0h	Dead Band Rising Edge Delay High Resolution Bits Reset type: SYSRSn
8	RESERVED	R	0h	Reserved
7-1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 22.20.2.32 DBRED Register (Offset = 51h) [Reset = 0000h]

DBRED is shown in [Figure 22-153](#) and described in [Table 22-58](#).

Return to the [Summary Table](#).

Dead-Band Generator Rising Edge Delay High Resolution Mirror Register

**Figure 22-153. DBRED Register**

15	14	13	12	11	10	9	8
RESERVED				DBRED			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DBRED							
R/W-0h							

**Table 22-58. DBRED Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13-0	DBRED	R/W	0h	Rising edge delay value Reset type: SYSRSn

### 22.20.2.33 DBFEDHR Register (Offset = 52h) [Reset = 0000h]

DBFEDHR is shown in [Figure 22-154](#) and described in [Table 22-59](#).

Return to the [Summary Table](#).

Dead-Band Generator Falling Edge Delay High Resolution Register

**Figure 22-154. DBFEDHR Register**

15	14	13	12	11	10	9	8
DBFEDHR							RESERVED
R/W-0h							R-0h
7	6	5	4	3	2	1	0
RESERVED							RESERVED
R-0h							R-0h

**Table 22-59. DBFEDHR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	DBFEDHR	R/W	0h	Dead Band Falling Edge Delay High Resolution Bits Reset type: SYSRSn
8	RESERVED	R	0h	Reserved
7-1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved



### 22.20.2.34 DBFED Register (Offset = 53h) [Reset = 0000h]

DBFED is shown in [Figure 22-155](#) and described in [Table 22-60](#).

Return to the [Summary Table](#).

Dead-Band Generator Falling Edge Delay Count Register

**Figure 22-155. DBFED Register**

15	14	13	12	11	10	9	8
RESERVED				DBFED			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
DBFED							
R/W-0h							

**Table 22-60. DBFED Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13-0	DBFED	R/W	0h	Falling Edge Delay Count 14-bit counter Reset type: SYSRSn

### 22.20.2.35 TBPHS Register (Offset = 60h) [Reset = 0000000h]

TBPHS is shown in [Figure 22-156](#) and described in [Table 22-61](#).

Return to the [Summary Table](#).

Time Base Phase High

**Figure 22-156. TBPHS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TBPHS																TBPHSHR															
R/W-0h																R/W-0h															

**Table 22-61. TBPHS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	TBPHS	R/W	0h	<p>Phase Offset Register</p> <p>These bits set time-base counter phase of the selected ePWM relative to the time-base that is supplying the synchronization input signal.</p> <ul style="list-style-type: none"> <li>- If TBCTL[PHSEN] = 0, then the synchronization event is ignored and the time-base counter is not loaded with the phase.</li> <li>- If TBCTL[PHSEN] = 1, then the time-base counter (TBCTR) will be loaded with the phase (TBPHS) when a synchronization event occurs. The synchronization event can be initiated by the input synchronization signal (EPWMxSYNCI) or by a software forced synchronization.</li> </ul> <p>Reset type: SYSRSn</p>
15-0	TBPHSHR	R/W	0h	<p>Phase Offset (High Resolution) Register.</p> <p>TBPHSHR must not be used. Instead TRREM (HRPWM remainder register) must be used to mimic the functionality of TBPHSHR. The lower 8 bits in this register are ignored - writes are ignored and reads return zero</p> <p>Reset type: SYSRSn</p>

### 22.20.2.36 TBPRDHR Register (Offset = 62h) [Reset = 0000h]

TBPRDHR is shown in [Figure 22-157](#) and described in [Table 22-62](#).

Return to the [Summary Table](#).

Time Base Period High Resolution Register

**Figure 22-157. TBPRDHR Register**

15	14	13	12	11	10	9	8
TBPRDHR							
R/W-0h							
7	6	5	4	3	2	1	0
TBPRDHR							
R/W-0h							

**Table 22-62. TBPRDHR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TBPRDHR	R/W	0h	Period High Resolution Bits The upper 8-bits contain the high-resolution portion of the period value. The TBPRDHR register is not affected by the TBCTL[PRDL] bit. Reads from this register always reflect the shadow register. Likewise writes are also to the shadow register. The TBPRDHR register is only used when the high resolution period feature is enabled. This register is only available with ePWM modules which support high-resolution period control. The lower 8 bits in this register are ignored - writes are ignored and reads return zero Reset type: SYSRSn

### 22.20.2.37 TBPRD Register (Offset = 63h) [Reset = 0000h]

TBPRD is shown in [Figure 22-158](#) and described in [Table 22-63](#).

Return to the [Summary Table](#).

Time Base Period Register

**Figure 22-158. TBPRD Register**

15	14	13	12	11	10	9	8
TBPRD							
R/W-0h							
7	6	5	4	3	2	1	0
TBPRD							
R/W-0h							

**Table 22-63. TBPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TBPRD	R/W	0h	Time Base Period Register These bits determine the period of the time-base counter. This sets the PWM frequency. Shadowing of this register is enabled and disabled by the TBCTL[PRDL] bit. By default this register is shadowed. - If TBCTL[PRDL] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the active register will be loaded from the shadow register when the time-base counter equals zero. - If TBCTL[PRDL] = 1, then the shadow is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. - The active and shadow registers share the same memory map address. Reset type: SYSRSn

### 22.20.2.38 CMPA Register (Offset = 6Ah) [Reset = 0000000h]

CMPA is shown in [Figure 22-159](#) and described in [Table 22-64](#).

Return to the [Summary Table](#).

Counter Compare A Register

**Figure 22-159. CMPA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMPA																CMPAHR															
R/W-0h																R/W-0h															

**Table 22-64. CMPA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	CMPA	R/W	0h	<p>Compare A Register</p> <p>The value in the active CMPA register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare A' event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> <li>- Do nothing</li> <li>- Clear: Pull the EPWMxA and/or EPWMxB signal low</li> <li>- Set: Pull the EPWMxA and/or EPWMxB signal high</li> <li>- Toggle the EPWMxA and/or EPWMxB signal</li> </ul> <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWAMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>- If CMPCTL[SHDWAMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADAMODE] bit field determines which event will load the active register from the shadow register.</li> <li>- Before a write, the CMPCTL[SHDWAFULL] bit can be read to determine if the shadow register is currently full.</li> <li>- If CMPCTL[SHDWAMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.</li> <li>- In either mode, the active and shadow registers share the same memory map address.</li> </ul> <p>Reset type: SYSRSn</p>
15-0	CMPAHR	R/W	0h	<p>Compare A HRPWM Extension Register</p> <p>The UPPER 8-bits contain the high-resolution portion (most significant 8-bits) of the counter-compare A value. CMPA:CMPAHR can be accessed in a single 32-bit read/write. Shadowing is enabled and disabled by the CMPCTL[SHDWAMODE] bit as described for the CMPA register.</p> <p>The lower 8 bits in this register are ignored</p> <p>Reset type: SYSRSn</p>

### 22.20.2.39 CMPB Register (Offset = 6Ch) [Reset = 0000000h]

CMPB is shown in [Figure 22-160](#) and described in [Table 22-65](#).

Return to the [Summary Table](#).

Compare B Register

**Figure 22-160. CMPB Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMPB																CMPBHR															
R/W-0h																R/W-0h															

**Table 22-65. CMPB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	CMPB	R/W	0h	<p>Compare B Register</p> <p>The value in the active CMPB register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare B' event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> <li>- Do nothing</li> <li>- Clear: Pull the EPWMxA and/or EPWMxB signal low</li> <li>- Set: Pull the EPWMxA and/or EPWMxB signal high</li> <li>- Toggle the EPWMxA and/or EPWMxB signal</li> </ul> <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWBMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>- If CMPCTL[SHDWBMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADBMODE] bit field determines which event will load the active register from the shadow register.</li> <li>- Before a write, the CMPCTL[SHDWBFULL] bit can be read to determine if the shadow register is currently full.</li> <li>- If CMPCTL[SHDWBMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.</li> <li>- In either mode, the active and shadow registers share the same memory map address.</li> </ul> <p>Reset type: SYSRSn</p>
15-0	CMPBHR	R/W	0h	<p>Compare B High Resolution Bits</p> <p>The lower 8 bits in this register are ignored</p> <p>Reset type: SYSRSn</p>

### 22.20.2.40 CMPC Register (Offset = 6Fh) [Reset = 0000h]

CMPC is shown in [Figure 22-161](#) and described in [Table 22-66](#).

Return to the [Summary Table](#).

Counter Compare C Register

LINK feature access should always be 16-bit

**Figure 22-161. CMPC Register**

15	14	13	12	11	10	9	8
CMPC							
R/W-0h							
7	6	5	4	3	2	1	0
CMPC							
R/W-0h							

**Table 22-66. CMPC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPC	R/W	0h	<p>Compare C Register</p> <p>The value in the active CMPC register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare C' event.</p> <p>Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWCMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>- If CMPCTL2[SHDWCMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL2[LOADCMODE] bit field determines which event will load the active register from the shadow register:</li> <li>- If CMPCTL2[SHDWCMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register that is, the register actively controlling the hardware.</li> <li>- In either mode, the active and shadow registers share the same memory map address.</li> </ul> <p>Reset type: SYSRSn</p>

### 22.20.2.41 CMPD Register (Offset = 71h) [Reset = 0000h]

CMPD is shown in [Figure 22-162](#) and described in [Table 22-67](#).

Return to the [Summary Table](#).

Counter Compare D Register

LINK feature access should always be 16-bit

**Figure 22-162. CMPD Register**

15	14	13	12	11	10	9	8
CMPD							
R/W-0h							
7	6	5	4	3	2	1	0
CMPD							
R/W-0h							

**Table 22-67. CMPD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPD	R/W	0h	<p>Compare D Register</p> <p>The value in the active CMPD register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a 'time-base counter equal to counter compare D' event.</p> <p>Shadowing of this register is enabled and disabled by the CMPCTL2[SHDWDMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>- If CMPCTL2[SHDWDMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL2[LOADDMODE] bit field determines which event will load the active register from the shadow register:</li> <li>- If CMPCTL2[SHDWDMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register that is, the register actively controlling the hardware.</li> <li>- In either mode, the active and shadow registers share the same memory map address.</li> </ul> <p>Reset type: SYSRSn</p>



### 22.20.2.42 GLDCTL2 Register (Offset = 74h) [Reset = 0000h]

GLDCTL2 is shown in [Figure 22-163](#) and described in [Table 22-68](#).

Return to the [Summary Table](#).

Global PWM Load Control Register 2

**Figure 22-163. GLDCTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						GFRCLD	OSHTLD
R-0-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 22-68. GLDCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R-0	0h	Reserved
1	GFRCLD	R-0/W1S	0h	Force Load Event in One Shot Mode 0: Writing of 0 will be ignored. Always reads back a 0. 1: Force one load event at the input of the event pre-scale counter. This bit is intended to be used for testing and/or software force loading of the events in global load mode. Reset type: SYSRSn
0	OSHTLD	R-0/W1S	0h	Enable Reload Event in One Shot Mode 0: Writing of 0 will be ignored. Always reads back a 0. 1: Turns the one shot latch condition ON. Upon occurrence of a chosen load strobe, one shadow to active reload occurs and the latch will be cleared. Hence writing 1 to this bit would allow one load strobe event to pass through and block further strobe events. Reset type: SYSRSn

### 22.20.2.43 SWVDELVAL Register (Offset = 77h) [Reset = 0000h]

SWVDELVAL is shown in [Figure 22-164](#) and described in [Table 22-69](#).

Return to the [Summary Table](#).

Software Valley Mode Delay Register

**Figure 22-164. SWVDELVAL Register**

15	14	13	12	11	10	9	8
SWVDELVAL							
R/W-0h							
7	6	5	4	3	2	1	0
SWVDELVAL							
R/W-0h							

**Table 22-69. SWVDELVAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SWVDELVAL	R/W	0h	Software Valley Delay Value Register This register can be optionally used define offset value for the hardware calculated delay HWDELAYVAL as defined in VCAPCTL[VDELAYDIV] bits. Reset type: SYSRSn

### 22.20.2.44 TZSEL Register (Offset = 80h) [Reset = 0000h]

TZSEL is shown in [Figure 22-165](#) and described in [Table 22-70](#).

Return to the [Summary Table](#).

Trip Zone Select Register

**Figure 22-165. TZSEL Register**

15	14	13	12	11	10	9	8
DCBEVT1	DCAEVT1	OSHT6	OSHT5	OSHT4	OSHT3	OSHT2	OSHT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DCBEVT2	DCAEVT2	CBC6	CBC5	CBC4	CBC3	CBC2	CBC1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-70. TZSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Select 0: Disable DCBEVT1 as one-shot-trip source for this ePWM module. 1: Enable DCBEVT1 as one-shot-trip source for this ePWM module. Reset type: SYSRSn
14	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Select 0: Disable DCAEVT1 as one-shot-trip source for this ePWM module. 1: Enable DCAEVT1 as one-shot-trip source for this ePWM module. Reset type: SYSRSn
13	OSHT6	R/W	0h	Trip-zone 6 (TZ6) Select 0: Disable TZ6 as a one-shot trip source for this ePWM module 1: Enable TZ6 as a one-shot trip source for this ePWM module Reset type: SYSRSn
12	OSHT5	R/W	0h	Trip-zone 5 (TZ5) Select 0: Disable TZ5 as a one-shot trip source for this ePWM module 1: Enable TZ5 as a one-shot trip source for this ePWM module Reset type: SYSRSn
11	OSHT4	R/W	0h	Trip-zone 4 (TZ4) Select 0: Disable TZ4 as a one-shot trip source for this ePWM module 1: Enable TZ4 as a one-shot trip source for this ePWM module Reset type: SYSRSn
10	OSHT3	R/W	0h	Trip-zone 3 (TZ3) Select 0: Disable TZ3 as a one-shot trip source for this ePWM module 1: Enable TZ3 as a one-shot trip source for this ePWM module Reset type: SYSRSn
9	OSHT2	R/W	0h	Trip-zone 2 (TZ2) Select 0: Disable TZ2 as a one-shot trip source for this ePWM module 1: Enable TZ2 as a one-shot trip source for this ePWM module Reset type: SYSRSn
8	OSHT1	R/W	0h	Trip-zone 1 (TZ1) Select 0: Disable TZ1 as a one-shot trip source for this ePWM module 1: Enable TZ1 as a one-shot trip source for this ePWM module Reset type: SYSRSn
7	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Select 0: Disable DCBEVT2 as a CBC trip source for this ePWM module 1: Enable DCBEVT2 as a CBC trip source for this ePWM module Reset type: SYSRSn

**Table 22-70. TZSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Select 0: Disable DCAEVT2 as a CBC trip source for this ePWM module 1: Enable DCAEVT2 as a CBC trip source for this ePWM module Reset type: SYSRSn
5	CBC6	R/W	0h	Trip-zone 6 (TZ6) Select 0: Disable TZ6 as a CBC trip source for this ePWM module 1: Enable TZ6 as a CBC trip source for this ePWM module Reset type: SYSRSn
4	CBC5	R/W	0h	Trip-zone 5 (TZ5) Select 0: Disable TZ5 as a CBC trip source for this ePWM module 1: Enable TZ5 as a CBC trip source for this ePWM module Reset type: SYSRSn
3	CBC4	R/W	0h	Trip-zone 4 (TZ4) Select 0: Disable TZ4 as a CBC trip source for this ePWM module 1: Enable TZ4 as a CBC trip source for this ePWM module Reset type: SYSRSn
2	CBC3	R/W	0h	Trip-zone 3 (TZ3) Select 0: Disable TZ3 as a CBC trip source for this ePWM module 1: Enable TZ3 as a CBC trip source for this ePWM module Reset type: SYSRSn
1	CBC2	R/W	0h	Trip-zone 2 (TZ2) Select 0: Disable TZ2 as a CBC trip source for this ePWM module 1: Enable TZ2 as a CBC trip source for this ePWM module Reset type: SYSRSn
0	CBC1	R/W	0h	Trip-zone 1 (TZ1) Select 0: Disable TZ1 as a CBC trip source for this ePWM module 1: Enable TZ1 as a CBC trip source for this ePWM module Reset type: SYSRSn

**22.20.2.45 TZSEL2 Register (Offset = 81h) [Reset = 0000h]**

 TZSEL2 is shown in [Figure 22-166](#) and described in [Table 22-71](#).

 Return to the [Summary Table](#).

Trip Zone Select Register 2

**Figure 22-166. TZSEL2 Register**

15	14	13	12	11	10	9	8
RESERVED							CAPEVTOST
R-0-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED							CAPEVTCBC
R-0-0h							R/W-0h

**Table 22-71. TZSEL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R-0	0h	Reserved
8	CAPEVTOST	R/W	0h	CAPEVT OST Select 0: Disable CAPEVT as a one-shot trip source for this ePWM module 1: Enable CAPEVT as a one-shot trip source for this ePWM module Reset type: SYSRSn
7-1	RESERVED	R-0	0h	Reserved
0	CAPEVTCBC	R/W	0h	CAPEVT CBC mode Select 0: Disable CAPEVT as a CBC trip source for this ePWM module 1: Enable CAPEVT as a CBC trip source for this ePWM module Reset type: SYSRSn

### 22.20.2.46 TZDCSEL Register (Offset = 82h) [Reset = 0000h]

TZDCSEL is shown in [Figure 22-167](#) and described in [Table 22-72](#).

Return to the [Summary Table](#).

Trip Zone Digital Comparator Select Register

**Figure 22-167. TZDCSEL Register**

15	14	13	12	11	10	9	8
RESERVED				DCBEVT2			DCBEVT1
R-0-0h				R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
DCBEVT1		DCAEVT2			DCAEVT1		
R/W-0h		R/W-0h			R/W-0h		

**Table 22-72. TZDCSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-9	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Selection 000: Event disabled 001: DCBH = low, DCBL = don't care 010: DCBH = high, DCBL = don't care 011: DCBL = low, DCBH = don't care 100: DCBL = high, DCBH = don't care 101: DCBL = high, DCBH = low 110: Reserved 111: Reserved Reset type: SYSRSn
8-6	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Selection 000: Event disabled 001: DCBH = low, DCBL = don't care 010: DCBH = high, DCBL = don't care 011: DCBL = low, DCBH = don't care 100: DCBL = high, DCBH = don't care 101: DCBL = high, DCBH = low 110: Reserved 111: Reserved Reset type: SYSRSn
5-3	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Selection 000: Event disabled 001: DCAH = low, DCAL = don't care 010: DCAH = high, DCAL = don't care 011: DCAL = low, DCAH = don't care 100: DCAL = high, DCAH = don't care 101: DCAL = high, DCAH = low 110: Reserved 111: Reserved Reset type: SYSRSn
2-0	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Selection 000: Event disabled 001: DCAH = low, DCAL = don't care 010: DCAH = high, DCAL = don't care 011: DCAL = low, DCAH = don't care 100: DCAL = high, DCAH = don't care 101: DCAL = high, DCAH = low 110: Reserved 111: Reserved Reset type: SYSRSn

**22.20.2.47 TZCTL Register (Offset = 84h) [Reset = 0000h]**

 TZCTL is shown in [Figure 22-168](#) and described in [Table 22-73](#).

 Return to the [Summary Table](#).

Trip Zone Control Register

**Figure 22-168. TZCTL Register**

15	14	13	12	11	10	9	8
RESERVED				DCBEVT2		DCBEVT1	
R-0-0h				R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
DCAEVT2		DCAEVT1		TZB		TZA	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-73. TZCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-10	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Action On EPWMxB 00: High-impedance (EPWMxB = High-impedance state) 01: Force EPWMxB to a high state. 10: Force EPWMxB to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn
9-8	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Action On EPWMxB 00: High-impedance (EPWMxB = High-impedance state) 01: Force EPWMxB to a high state. 10: Force EPWMxB to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn
7-6	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Action On EPWMxA 00: High-impedance (EPWMxA = High-impedance state) 01: Force EPWMxA to a high state. 10: Force EPWMxA to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn
5-4	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Action On EPWMxA 00: High-impedance (EPWMxA = High-impedance state) 01: Force EPWMxA to a high state. 10: Force EPWMxA to a low state. 11: Do Nothing, trip action is disabled Reset type: SYSRSn
3-2	TZB	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxB When a trip event occurs the following action is taken on output EPWMxB. Which trip-zone pins can cause an event is defined in the TZSEL register. 00: High-impedance (EPWMxB = High-impedance state) 01: Force EPWMxB to a high state 10: Force EPWMxB to a low state 11: Do nothing, no action is taken on EPWMxB. Reset type: SYSRSn

**Table 22-73. TZCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	TZA	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA When a trip event occurs the following action is taken on output EPWMxA. Which trip-zone pins can cause an event is defined in the TZSEL register. 00: High-impedance (EPWMxA = High-impedance state) 01: Force EPWMxA to a high state 10: Force EPWMxA to a low state 11: Do nothing, no action is taken on EPWMxA. Reset type: SYSRSn



**22.20.2.48 TZCTL2 Register (Offset = 85h) [Reset = 0000h]**

 TZCTL2 is shown in [Figure 22-169](#) and described in [Table 22-74](#).

 Return to the [Summary Table](#).

Additional Trip Zone Control Register

**Figure 22-169. TZCTL2 Register**

15	14	13	12	11	10	9	8
ETZE	RESERVED			TZBD			TZBU
R/W-0h	R-0-0h			R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
TZBU		TZAD			TZAU		
R/W-0h		R/W-0h			R/W-0h		

**Table 22-74. TZCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	ETZE	R/W	0h	TZCTL2 Enable 0: Use trip action from TZCTL (legacy EPWM compatibility) 1: Use trip action defined in TZCTL2, TZCTLDCA and TZCTLDCA. Settings in TZCTL are ignored Reset type: SYSRSn
14-12	RESERVED	R-0	0h	Reserved
11-9	TZBD	R/W	0h	TZ1 to TZ6 Trip Action On EPWMxB while Count direction is DOWN 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
8-6	TZBU	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxB while Count direction is UP 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
5-3	TZAD	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA while Count direction is DOWN 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**Table 22-74. TZCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	TZAU	R/W	0h	TZ1 to TZ6, DCAEVT1/2, DCBEVT1/2 Trip Action On EPWMxA while Count direction is UP 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**22.20.2.49 TZCTLDCA Register (Offset = 86h) [Reset = 0000h]**

 TZCTLDCA is shown in [Figure 22-170](#) and described in [Table 22-75](#).

 Return to the [Summary Table](#).

Trip Zone Control Register Digital Compare A

**Figure 22-170. TZCTLDCA Register**

15	14	13	12	11	10	9	8
RESERVED				DCAEVT2D			DCAEVT2U
R-0-0h				R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
DCAEVT2U		DCAEVT1D			DCAEVT1U		
R/W-0h		R/W-0h			R/W-0h		

**Table 22-75. TZCTLDCA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-9	DCAEVT2D	R/W	0h	Digital Compare Output A Event 2 Action On EPWMxA while Count direction is DOWN 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
8-6	DCAEVT2U	R/W	0h	Digital Compare Output A Event 2 Action On EPWMxA while Count direction is UP 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
5-3	DCAEVT1D	R/W	0h	Digital Compare Output A Event 1 Action On EPWMxA while Count direction is DOWN 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**Table 22-75. TZCTLDCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	DCAEVT1U	R/W	0h	Digital Compare Output A Event 1 Action On EPWMxA while Count direction is UP 000: HiZ (EPWMxA = HiZ state) 001: Forced Hi (EPWMxA = High state) 010: Forced Lo (EPWMxA = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**22.20.2.50 TZCTLDCB Register (Offset = 87h) [Reset = 0000h]**

 TZCTLDCB is shown in [Figure 22-171](#) and described in [Table 22-76](#).

 Return to the [Summary Table](#).

Trip Zone Control Register Digital Compare B

**Figure 22-171. TZCTLDCB Register**

15	14	13	12	11	10	9	8
RESERVED				DCBEVT2D			DCBEVT2U
R-0-0h				R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
DCBEVT2U		DCBEVT1D			DCBEVT1U		
R/W-0h		R/W-0h			R/W-0h		

**Table 22-76. TZCTLDCB Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R-0	0h	Reserved
11-9	DCBEVT2D	R/W	0h	Digital Compare Output B Event 2 Action On EPWMxB while Count direction is DOWN 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
8-6	DCBEVT2U	R/W	0h	Digital Compare Output B Event 2 Action On EPWMxB while Count direction is UP 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn
5-3	DCBEVT1D	R/W	0h	Digital Compare Output B Event 1 Action On EPWMxB while Count direction is DOWN 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

**Table 22-76. TZCTLDCB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	DCBEVT1U	R/W	0h	Digital Compare Output B Event 1 Action On EPWMxB while Count direction is UP 000: HiZ (EPWMxB = HiZ state) 001: Forced Hi (EPWMxB = High state) 010: Forced Lo (EPWMxB = Lo state) 011: Toggle (Low -> High, High -> Low) 100: Reserved 101: Reserved 110: Reserved 111: Do Nothing, trip action is disabled Reset type: SYSRSn

### 22.20.2.51 TZEINT Register (Offset = 8Dh) [Reset = 0000h]

TZEINT is shown in [Figure 22-172](#) and described in [Table 22-77](#).

Return to the [Summary Table](#).

Trip Zone Enable Interrupt Register

**Figure 22-172. TZEINT Register**

15		14		13		12		11		10		9		8	
RESERVED															
R-0-0h															
7		6		5		4		3		2		1		0	
CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	RESERVED								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0-0h								

**Table 22-77. TZEINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7	CAPEVT	R/W	0h	Capture Event Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn
6	DCBEVT2	R/W	0h	Digital Compare Output B Event 2 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn
5	DCBEVT1	R/W	0h	Digital Compare Output B Event 1 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn
4	DCAEVT2	R/W	0h	Digital Compare Output A Event 2 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn
3	DCAEVT1	R/W	0h	Digital Compare Output A Event 1 Interrupt Enable 0: Disabled 1: Enabled Reset type: SYSRSn
2	OST	R/W	0h	Trip-zone One-Shot Interrupt Enable 0: Disable one-shot interrupt generation 1: Enable Interrupt generation a one-shot trip event will cause a EPWMx_TZINT PIE interrupt. Reset type: SYSRSn
1	CBC	R/W	0h	Trip-zone Cycle-by-Cycle Interrupt Enable 0: Disable cycle-by-cycle interrupt generation. 1: Enable interrupt generation a cycle-by-cycle trip event will cause an EPWMx_TZINT PIE interrupt. Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

### 22.20.2.52 TZFLG Register (Offset = 93h) [Reset = 0000h]

TZFLG is shown in [Figure 22-173](#) and described in [Table 22-78](#).

Return to the [Summary Table](#).

Trip Zone Flag Register

**Figure 22-173. TZFLG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	INT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 22-78. TZFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7	CAPEVT	R	0h	Latched Status Flag for Capture Event 0: Indicates no trip event has occurred on CAPEVT 1: Indicates a trip event has occurred for the event defined for CAPEVT Reset type: SYSRSn
6	DCBEVT2	R	0h	Latched Status Flag for Digital Compare Output B Event 2 0: Indicates no trip event has occurred on DCBEVT2 1: Indicates a trip event has occurred for the event defined for DCBEVT2 Reset type: SYSRSn
5	DCBEVT1	R	0h	Latched Status Flag for Digital Compare Output B Event 1 0: Indicates no trip event has occurred on DCBEVT1 1: Indicates a trip event has occurred for the event defined for DCBEVT1 Reset type: SYSRSn
4	DCAEVT2	R	0h	Latched Status Flag for Digital Compare Output A Event 2 0: Indicates no trip event has occurred on DCAEVT2 1: Indicates a trip event has occurred for the event defined for DCAEVT2 Reset type: SYSRSn
3	DCAEVT1	R	0h	Latched Status Flag for Digital Compare Output A Event 1 0: Indicates no trip event has occurred on DCAEVT1 1: Indicates a trip event has occurred for the event defined for DCAEVT1 Reset type: SYSRSn
2	OST	R	0h	Latched Status Flag for A One-Shot Trip Event 0: No one-shot trip event has occurred. 1: Indicates a trip event has occurred on a pin selected as a one-shot trip source. This bit is cleared by writing the appropriate value to the TZCLR register. Reset type: SYSRSn



**Table 22-78. TZFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CBC	R	0h	Latched Status Flag for Cycle-By-Cycle Trip Event 0: No cycle-by-cycle trip event has occurred. 1: Indicates a trip event has occurred on a signal selected as a cycle-by-cycle trip source. The TZFLG[CBC] bit will remain set until it is manually cleared by the user. If the cycle-by-cycle trip event is still present when the CBC bit is cleared, then CBC will be immediately set again. The specified condition on the signal is automatically cleared when the ePWM time-base counter reaches zero (TBCTR = 0x00) if the trip condition is no longer present. The condition on the signal is only cleared when the TBCTR = 0x00 no matter where in the cycle the CBC flag is cleared. This bit is cleared by writing the appropriate value to the TZCLR register. Reset type: SYSRSn
0	INT	R	0h	Latched Trip Interrupt Status Flag 0: Indicates no interrupt has been generated. 1: Indicates an EPWMx_TZINT PIE interrupt was generated because of a trip condition. No further EPWMx_TZINT PIE interrupts will be generated until this flag is cleared. If the interrupt flag is cleared when either CBC or OST is set, then another interrupt pulse will be generated. Clearing all flag bits will prevent further interrupts. This bit is cleared by writing the appropriate value to the TZCLR register. Reset type: SYSRSn

### 22.20.2.53 TZCBCFLG Register (Offset = 94h) [Reset = 0000h]

TZCBCFLG is shown in [Figure 22-174](#) and described in [Table 22-79](#).

Return to the [Summary Table](#).

Trip Zone CBC Flag Register

**Figure 22-174. TZCBCFLG Register**

15	14	13	12	11	10	9	8
RESERVED							CAPEVT
R-0-0h							R-0h
7	6	5	4	3	2	1	0
DCBEVT2	DCAEVT2	CBC6	CBC5	CBC4	CBC3	CBC2	CBC1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 22-79. TZCBCFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R-0	0h	Reserved
8	CAPEVT	R	0h	Latched Status Flag for Capture Event 0: Indicates no trip event has occurred on CAPEVT 1: Indicates a trip event has occurred for the event defined for CAPEVT Reset type: SYSRSn
7	DCBEVT2	R	0h	Latched Status Flag for Digital Compare B Output Event 2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCBEVT2. 1: Reading a 1 indicates a trip has occurred on the DCBEVT2 selected event. Reset type: SYSRSn
6	DCAEVT2	R	0h	Latched Status Flag for Digital Compare A Output Event 2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCAEVT2. 1: Reading a 1 indicates a trip has occurred on the DCAEVT2 selected event. Reset type: SYSRSn
5	CBC6	R	0h	Latched Status Flag for CBC6 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC6. 1: Reading a 1 indicates a trip has occurred on the CBC6 selected event. Reset type: SYSRSn
4	CBC5	R	0h	Latched Status Flag for CBC5 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC5. 1: Reading a 1 indicates a trip has occurred on the CBC5 selected event. Reset type: SYSRSn
3	CBC4	R	0h	Latched Status Flag for CBC4 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC4. 1: Reading a 1 indicates a trip has occurred on the CBC4 selected event. Reset type: SYSRSn
2	CBC3	R	0h	Latched Status Flag for CBC3 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC3. 1: Reading a 1 indicates a trip has occurred on the CBC3 selected event. Reset type: SYSRSn

**Table 22-79. TZCBCFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CBC2	R	0h	Latched Status Flag for CBC2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC2. 1: Reading a 1 indicates a trip has occurred on the CBC2 selected event. Reset type: SYSRSn
0	CBC1	R	0h	Latched Status Flag for CBC1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on CBC1. 1: Reading a 1 indicates a trip has occurred on the CBC1 selected event. Reset type: SYSRSn

### 22.20.2.54 TZOSTFLG Register (Offset = 95h) [Reset = 0000h]

TZOSTFLG is shown in [Figure 22-175](#) and described in [Table 22-80](#).

Return to the [Summary Table](#).

Trip Zone OST Flag Register

**Figure 22-175. TZOSTFLG Register**

15	14	13	12	11	10	9	8
RESERVED							CAPEVT
R-0-0h							R-0h
7	6	5	4	3	2	1	0
DCBEVT1	DCAEVT1	OST6	OST5	OST4	OST3	OST2	OST1
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 22-80. TZOSTFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R-0	0h	Reserved
8	CAPEVT	R	0h	Latched Status Flag for Capture Event 0: Indicates no trip event has occurred on CAPEVT 1: Indicates a trip event has occurred for the event defined for CAPEVT Reset type: SYSRSn
7	DCBEVT1	R	0h	Latched Status Flag for Digital Compare B Output Event 1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCBEVT1. 1: Reading a 1 indicates a trip has occurred on the DCBEVT1 selected event. Reset type: SYSRSn
6	DCAEVT1	R	0h	Latched Status Flag for Digital Compare A Output Event 1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on DCAEVT1. 1: Reading a 1 indicates a trip has occurred on the DCAEVT1 selected event. Reset type: SYSRSn
5	OST6	R	0h	Latched Status Flag for OST6 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST6. 1: Reading a 1 indicates a trip has occurred on the OST6 selected event. Reset type: SYSRSn
4	OST5	R	0h	Latched Status Flag for OST5 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST5. 1: Reading a 1 indicates a trip has occurred on the OST5 selected event. Reset type: SYSRSn
3	OST4	R	0h	Latched Status Flag for OST4 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST4. 1: Reading a 1 indicates a trip has occurred on the OST4 selected event. Reset type: SYSRSn
2	OST3	R	0h	Latched Status Flag for OST3 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST3. 1: Reading a 1 indicates a trip has occurred on the OST3 selected event. Reset type: SYSRSn

**Table 22-80. TZOSTFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	OST2	R	0h	Latched Status Flag for OST2 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST2. 1: Reading a 1 indicates a trip has occurred on the OST2 selected event. Reset type: SYSRSn
0	OST1	R	0h	Latched Status Flag for OST1 Trip Latch 0: Reading a 0 indicates that no trip has occurred on OST1. 1: Reading a 1 indicates a trip has occurred on the OST1 selected event. Reset type: SYSRSn

### 22.20.2.55 TZCLR Register (Offset = 97h) [Reset = 0000h]

TZCLR is shown in [Figure 22-176](#) and described in [Table 22-81](#).

Return to the [Summary Table](#).

Trip Zone Clear Register

**Figure 22-176. TZCLR Register**

15	14	13	12	11	10	9	8
CBCPULSE			RESERVED				
R/W-0h			R-0-0h				
7	6	5	4	3	2	1	0
CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	INT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 22-81. TZCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	CBCPULSE	R/W	0h	Clear Pulse for Cycle-By-Cycle (CBC) Trip Latch This bit field determines which pulse clears the CBC trip latch. 00: CTR = zero pulse clears CBC trip latch. (Same as legacy designs.) 01: CTR = PRD pulse clears CBC trip latch. 10: CTR = zero or CTR = PRD pulse clears CBC trip latch. 11: CBC trip latch is not cleared Reset type: SYSRSn
13-8	RESERVED	R-0	0h	Reserved
7	CAPEVT	R-0/W1S	0h	Clear Flag for Capture Event 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the CAPEVT event trip condition. Reset type: SYSRSn
6	DCBEVT2	R-0/W1S	0h	Clear Flag for Digital Compare Output B Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCBEVT2 event trip condition. Reset type: SYSRSn
5	DCBEVT1	R-0/W1S	0h	Clear Flag for Digital Compare Output B Event 1 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCBEVT1 event trip condition. Reset type: SYSRSn
4	DCAEVT2	R-0/W1S	0h	Clear Flag for Digital Compare Output A Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCAEVT2 event trip condition. Reset type: SYSRSn
3	DCAEVT1	R-0/W1S	0h	Clear Flag for Digital Compare Output A Event 1 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 clears the DCAEVT1 event trip condition. Reset type: SYSRSn
2	OST	R-0/W1S	0h	Clear Flag for One-Shot Trip (OST) Latch 0: Has no effect. Always reads back a 0. 1: Clears this Trip (set) condition. Reset type: SYSRSn
1	CBC	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC) Trip Latch 0: Has no effect. Always reads back a 0. 1: Clears this Trip (set) condition. Reset type: SYSRSn

**Table 22-81. TZCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	INT	R-0/W1S	0h	Global Interrupt Clear Flag 0: Has no effect. Always reads back a 0. 1: Clears the trip-interrupt flag for this ePWM module (TZFLG[INT]). NOTE: No further EPWMx_TZINT PIE interrupts will be generated until the flag is cleared. If the TZFLG[INT] bit is cleared and any of the other flag bits are set, then another interrupt pulse will be generated. Clearing all flag bits will prevent further interrupts. Reset type: SYSRSn

### 22.20.2.56 TZCBCCLR Register (Offset = 98h) [Reset = 0000h]

TZCBCCLR is shown in [Figure 22-177](#) and described in [Table 22-82](#).

Return to the [Summary Table](#).

Trip Zone CBC Clear Register

**Figure 22-177. TZCBCCLR Register**

15	14	13	12	11	10	9	8
RESERVED							CAPEVT
R-0-0h							R-0/W1S-0h
7	6	5	4	3	2	1	0
DCBEVT2	DCAEVT2	CBC6	CBC5	CBC4	CBC3	CBC2	CBC1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 22-82. TZCBCCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R-0	0h	Reserved
8	CAPEVT	R-0/W1S	0h	Clear Flag for CAPEVT selected for CBC 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CAPEVT] bit. Reset type: SYSRSn
7	DCBEVT2	R-0/W1S	0h	Clear Flag for Digital Compare Output B Event 2 selected for CBC 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[DCBEVT2] bit. Reset type: SYSRSn
6	DCAEVT2	R-0/W1S	0h	Clear Flag for Digital Compare Output A Event 2 selected for CBC 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[DCAEVT2] bit. Reset type: SYSRSn
5	CBC6	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC6] bit. Reset type: SYSRSn
4	CBC5	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC5] bit. Reset type: SYSRSn
3	CBC4	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC4] bit. Reset type: SYSRSn
2	CBC3	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC3] bit. Reset type: SYSRSn
1	CBC2	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC2] bit. Reset type: SYSRSn
0	CBC1	R-0/W1S	0h	Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZCBCFLG[CBC1] bit. Reset type: SYSRSn



**22.20.2.57 TZOSTCLR Register (Offset = 99h) [Reset = 0000h]**

 TZOSTCLR is shown in [Figure 22-178](#) and described in [Table 22-83](#).

 Return to the [Summary Table](#).

Trip Zone OST Clear Register

**Figure 22-178. TZOSTCLR Register**

15	14	13	12	11	10	9	8
RESERVED							CAPEVT
R-0-0h							R-0/W1S-0h
7	6	5	4	3	2	1	0
DCBEVT1	DCAEVT1	OST6	OST5	OST4	OST3	OST2	OST1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 22-83. TZOSTCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R-0	0h	Reserved
8	CAPEVT	R-0/W1S	0h	Clear Flag for CAPEVT selected for OST 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[CAPEVT] bit. Reset type: SYSRSn
7	DCBEVT1	R-0/W1S	0h	Clear Flag for Digital Compare Output B Event 1 selected for OST 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[DCBEVT1] bit. Reset type: SYSRSn
6	DCAEVT1	R-0/W1S	0h	Clear Flag for Digital Compare Output A Event 1 selected for OST 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[DCAEVT1] bit. Reset type: SYSRSn
5	OST6	R-0/W1S	0h	Clear Flag for Oneshot (OST6) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST6] bit. Reset type: SYSRSn
4	OST5	R-0/W1S	0h	Clear Flag for Oneshot (OST5) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST5] bit. Reset type: SYSRSn
3	OST4	R-0/W1S	0h	Clear Flag for Oneshot (OST4) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST4] bit. Reset type: SYSRSn
2	OST3	R-0/W1S	0h	Clear Flag for Oneshot (OST3) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST3] bit. Reset type: SYSRSn
1	OST2	R-0/W1S	0h	Clear Flag for Oneshot (OST2) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST2] bit. Reset type: SYSRSn
0	OST1	R-0/W1S	0h	Clear Flag for Oneshot (OST1) Trip Latch 0: Writing a 0 has no effect. 1: Writing a 1 will clear the TZOSTFLG[OST1] bit. Reset type: SYSRSn

### 22.20.2.58 TZFRC Register (Offset = 9Bh) [Reset = 0000h]

TZFRC is shown in [Figure 22-179](#) and described in [Table 22-84](#).

Return to the [Summary Table](#).

Trip Zone Force Register

**Figure 22-179. TZFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1	OST	CBC	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0-0h

**Table 22-84. TZFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7	CAPEVT	R-0/W1S	0h	Force Flag for Capture Event Output 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the CAPEVT event trip condition and sets the TZFLG[CAPEVT] bit. Reset type: SYSRSn
6	DCBEVT2	R-0/W1S	0h	Force Flag for Digital Compare Output B Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the DCBEVT2 event trip condition and sets the TZFLG[DCBEVT2] bit. Reset type: SYSRSn
5	DCBEVT1	R-0/W1S	0h	Force Flag for Digital Compare Output B Event 1 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the DCBEVT1 event trip condition and sets the TZFLG[DCBEVT1] bit. Reset type: SYSRSn
4	DCAEVT2	R-0/W1S	0h	Force Flag for Digital Compare Output A Event 2 0: Writing 0 has no effect. This bit always reads back 0. 1: Writing 1 forces the DCAEVT2 event trip condition and sets the TZFLG[DCAEVT2] bit. Reset type: SYSRSn
3	DCAEVT1	R-0/W1S	0h	Force Flag for Digital Compare Output A Event 1 0: Writing 0 has no effect. This bit always reads back 0 1: Writing 1 forces the DCAEVT1 event trip condition and sets the TZFLG[DCAEVT1] bit. Reset type: SYSRSn
2	OST	R-0/W1S	0h	Force a One-Shot Trip Event via Software 0: Writing of 0 is ignored. Always reads back a 0. 1: Forces a one-shot trip event and sets the TZFLG[OST] bit. Reset type: SYSRSn
1	CBC	R-0/W1S	0h	Force a Cycle-by-Cycle Trip Event via Software 0: Writing of 0 is ignored. Always reads back a 0. 1: Forces a cycle-by-cycle trip event and sets the TZFLG[CBC] bit. Reset type: SYSRSn
0	RESERVED	R-0	0h	Reserved

### 22.20.2.59 TZTRIPOUTSEL Register (Offset = 9Dh) [Reset = 0000h]

TZTRIPOUTSEL is shown in [Figure 22-180](#) and described in [Table 22-85](#).

Return to the [Summary Table](#).

Trip Out Select Register

**Figure 22-180. TZTRIPOUTSEL Register**

15	14	13	12	11	10	9	8
RESERVED			CAPEVT	DCBEVT2	DCBEVT1	DCAEVT2	DCAEVT1
R-0-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TZ6	TZ5	TZ4	TZ3	TZ2	TZ1	CBC	OST
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-85. TZTRIPOUTSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R-0	0h	Reserved
12	CAPEVT	R/W	0h	CAPEVT Select 0: Disable TZ6 as a TRIPOUT source for this ePWM module 1: Enable TZ6 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
11	DCBEVT2	R/W	0h	DCBEVT2 Select 0: Disable TZ6 as a TRIPOUT source for this ePWM module 1: Enable TZ6 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
10	DCBEVT1	R/W	0h	DCBEVT1 Select 0: Disable TZ6 as a TRIPOUT source for this ePWM module 1: Enable TZ6 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
9	DCAEVT2	R/W	0h	DCAEVT2 Select 0: Disable TZ6 as a TRIPOUT source for this ePWM module 1: Enable TZ6 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
8	DCAEVT1	R/W	0h	DCAEVT1 Select 0: Disable TZ6 as a TRIPOUT source for this ePWM module 1: Enable TZ6 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
7	TZ6	R/W	0h	Trip-zone 6 (TZ6) Select 0: Disable TZ6 as a TRIPOUT source for this ePWM module 1: Enable TZ6 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
6	TZ5	R/W	0h	Trip-zone 5 (TZ5) Select 0: Disable TZ5 as a TRIPOUT source for this ePWM module 1: Enable TZ5 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
5	TZ4	R/W	0h	Trip-zone 4 (TZ4) Select 0: Disable TZ4 as a TRIPOUT source for this ePWM module 1: Enable TZ4 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
4	TZ3	R/W	0h	Trip-zone 3 (TZ3) Select 0: Disable TZ3 as a TRIPOUT source for this ePWM module 1: Enable TZ3 as a TRIPOUT source for this ePWM module Reset type: SYSRSn

**Table 22-85. TZTRIPOUTSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	TZ2	R/W	0h	Trip-zone 2 (TZ2) Select 0: Disable TZ2 as a TRIPOUT source for this ePWM module 1: Enable TZ2 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
2	TZ1	R/W	0h	Trip-zone 1 (TZ1) Select 0: Disable TZ1 as a TRIPOUT source for this ePWM module 1: Enable TZ1 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
1	CBC	R/W	0h	CBC Select 0: Disable TZ1 as a TRIPOUT source for this ePWM module 1: Enable TZ1 as a TRIPOUT source for this ePWM module Reset type: SYSRSn
0	OST	R/W	0h	OST Select 0: Disable TZ1 as a TRIPOUT source for this ePWM module 1: Enable TZ1 as a TRIPOUT source for this ePWM module Reset type: SYSRSn

### 22.20.2.60 ETSEL Register (Offset = A4h) [Reset = 0000h]

ETSEL is shown in [Figure 22-181](#) and described in [Table 22-86](#).

Return to the [Summary Table](#).

Event Trigger Selection Register

**Figure 22-181. ETSEL Register**

15	14	13	12	11	10	9	8
SOCBEN	SOCBSEL			SOCAEN	SOCASEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		
7	6	5	4	3	2	1	0
RESERVED	INTSELCMP	SOCBSELCMP	SOCASELCMP	INTEN	INTSEL		
R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		

**Table 22-86. ETSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOCBEN	R/W	0h	Enable the ADC Start of Conversion B (EPWMxSOCB) Pulse 0: Disable EPWMxSOCB. 1: Enable EPWMxSOCB pulse. Reset type: SYSRSn
14-12	SOCBSEL	R/W	0h	EPWMxSOCB Selection Options These bits determine when a EPWMxSOCB pulse will be generated. 000: Enable DCBEVT1.soc event 001: Enable event time-base counter equal to zero. (TBCTR = 0x00) 010: Enable event time-base counter equal to period (TBCTR = TBPRD) 011: Enable event time-base counter based on mixed events (ETSOCBMIX). ETSOCBMIX is configured in the ETSOCBMIXEN register. 100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing 101: Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing 110: Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing 111: Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing (*) Event selected is determined by SOCBSELCMP bit. Reset type: SYSRSn
11	SOCAEN	R/W	0h	Enable the ADC Start of Conversion A (EPWMxSOCA) Pulse 0: Disable EPWMxSOCA. 1: Enable EPWMxSOCA pulse. Reset type: SYSRSn

**Table 22-86. ETSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10-8	SOCASEL	R/W	0h	<p>EPWMxSOCA Selection Options</p> <p>These bits determine when a EPWMxSOCA pulse will be generated.</p> <p>000: Enable DCAEVT1.soc event</p> <p>001: Enable event time-base counter equal to zero. (TBCTR = 0x00)</p> <p>010: Enable event time-base counter equal to period (TBCTR = TBPRD)</p> <p>011: Enable event time-base counter based on mixed events (ETSOCAMIX). ETSOCAMIX is configured in the ETSOCAMIXEN register.</p> <p>100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is incrementing</p> <p>101: Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is decrementing</p> <p>110: Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is incrementing</p> <p>111: Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is decrementing (*) Event selected is determined by SOCASELCMP bit.</p> <p>Reset type: SYSRSn</p>
7	RESERVED	R-0	0h	Reserved
6	INTSELCMP	R/W	0h	<p>EPWMxINT Compare Register Selection Options</p> <p>0: Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to INTSEL selection mux.</p> <p>1: Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to INTSEL selection mux.</p> <p>Reset type: SYSRSn</p>
5	SOCBSELCMP	R/W	0h	<p>EPWMxSOCA Compare Register Selection Options</p> <p>0: Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to SOCBSEL selection mux.</p> <p>1: Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to SOCBSEL selection mux.</p> <p>Reset type: SYSRSn</p>
4	SOCASELCMP	R/W	0h	<p>EPWMxSOCA Compare Register Selection Options</p> <p>0: Enable event time-base counter equal to CMPA when the timer is incrementing / Enable event time-base counter equal to CMPA when the timer is decrementing / Enable event: time-base counter equal to CMPB when the timer is incrementing / Enable event: time-base counter equal to CMPB when the timer is decrementing to SOCASEL selection mux.</p> <p>1: Enable event time-base counter equal to CMPC when the timer is incrementing / Enable event time-base counter equal to CMPC when the timer is decrementing / Enable event: time-base counter equal to CMPD when the timer is incrementing / Enable event: time-base counter equal to CMPD when the timer is decrementing to SOCASEL selection mux.</p> <p>Reset type: SYSRSn</p>

**Table 22-86. ETSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INTEN	R/W	0h	Enable ePWM Interrupt (EPWMx_INT) Generation 0: Disable EPWMx_INT generation 1: Enable EPWMx_INT generation Reset type: SYSRSn
2-0	INTSEL	R/W	0h	ePWM Interrupt (EPWMx_INT) Selection Options 000: Reserved 001: Enable event time-base counter equal to zero. (TBCTR = 0x00) 010: Enable event time-base counter equal to period (TBCTR = TBPRD) 011: Enable event time-base counter based on mixed events (ETINTMIX). ETINTMIX is configured in the ETINTMIXEN register. 100: Enable event time-base counter equal to CMPA when the timer is incrementing or CMPC when the timer is decrementing 101: Enable event time-base counter equal to CMPA when the timer is decrementing or CMPC when the timer is incrementing 110: Enable event: time-base counter equal to CMPB when the timer is incrementing or CMPD when the timer is decrementing 111: Enable event: time-base counter equal to CMPB when the timer is decrementing or CMPD when the timer is incrementing (*) Event selected is determined by INTSELCMP bit. Reset type: SYSRSn

### 22.20.2.61 ETPS Register (Offset = A6h) [Reset = 0000h]

ETPS is shown in [Figure 22-182](#) and described in [Table 22-87](#).

Return to the [Summary Table](#).

Event Trigger Pre-Scale Register

**Figure 22-182. ETPS Register**

15	14	13	12	11	10	9	8
SOCBCNT		SOCBPRD		SOCACNT		SOCAPRD	
R-0h		R/W-0h		R-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		SOCPSSEL	INTPSSEL	INTCNT		INTPRD	
R-0-0h		R/W-0h	R/W-0h	R-0h		R/W-0h	

**Table 22-87. ETPS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	SOCBCNT	R	0h	ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Counter Register These bits indicate how many selected ETSEL[SOCBSEL] events have occurred: 00: No events have occurred. 01: 1 event has occurred. 10: 2 events have occurred. 11: 3 events have occurred. Reset type: SYSRSn
13-12	SOCBPRD	R/W	0h	ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Period Select These bits determine how many selected ETSEL[SOCBSEL] events need to occur before an EPWMxSOCB pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCBEN] = 1). The SOCB pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCB] = 1). Once the SOCB pulse is generated, the ETPS[SOCBCNT] bits will automatically be cleared. 00: Disable the SOCB event counter. No EPWMxSOCB pulse will be generated 01: Generate the EPWMxSOCB pulse on the first event: ETPS[SOCBCNT] = 0,1 10: Generate the EPWMxSOCB pulse on the second event: ETPS[SOCBCNT] = 1,0 11: Generate the EPWMxSOCB pulse on the third event: ETPS[SOCBCNT] = 1,1 Reset type: SYSRSn
11-10	SOCACNT	R	0h	ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Counter Register These bits indicate how many selected ETSEL[SOCASEL] events have occurred: 00: No events have occurred. 01: 1 event has occurred. 10: 2 events have occurred. 11: 3 events have occurred. Reset type: SYSRSn



**Table 22-87. ETPS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	SOCAPRD	R/W	0h	<p>ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Period Select</p> <p>These bits determine how many selected ETSEL[SOCASEL] events need to occur before an EPWMxSOCA pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCAEN] = 1). The SOCA pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCA] = 1). Once the SOCA pulse is generated, the ETPS[SOCACNT] bits will automatically be cleared.</p> <p>00: Disable the SOCA event counter. No EPWMxSOCA pulse will be generated</p> <p>01: Generate the EPWMxSOCA pulse on the first event: ETPS[SOCACNT] = 0,1</p> <p>10: Generate the EPWMxSOCA pulse on the second event: ETPS[SOCACNT] = 1,0</p> <p>11: Generate the EPWMxSOCA pulse on the third event: ETPS[SOCACNT] = 1,1</p> <p>Reset type: SYSRSn</p>
7-6	RESERVED	R-0	0h	Reserved
5	SOCPSSEL	R/W	0h	<p>EPWMxSOC A/B Pre-Scale Selection Bits</p> <p>0: Selects ETPS [SOCACNT/SOCBCNT] and [SOCAPRD/SOCBPRD] registers to determine frequency of events (SOC pulse once every 0-3 events).</p> <p>1: Selects ETSOCPS [SOCACNT2/SOCBCNT2] and [SOCAPRD2/SOCBPRD2] registers to determine frequency of events (SOC pulse once every 0-15 events).</p> <p>Reset type: SYSRSn</p>
4	INTPSEL	R/W	0h	<p>EPWMxINTn Pre-Scale Selection Bits</p> <p>0: Selects ETPS [INTCNT, and INTPRD] registers to determine frequency of events (interrupt once every 0-3 events).</p> <p>1: Selects ETINTPS [ INTCNT2, and INTPRD2 ] registers to determine frequency of events (interrupt once every 0-15 events).</p> <p>Reset type: SYSRSn</p>
3-2	INTCNT	R	0h	<p>ePWM Interrupt Event (EPWMx_INT) Counter Register</p> <p>These bits indicate how many selected ETSEL[INTSEL] events have occurred. These bits are automatically cleared when an interrupt pulse is generated. If interrupts are disabled, ETSEL[INT] = 0 or the interrupt flag is set, ETFLG[INT] = 1, the counter will stop counting events when it reaches the period value ETPS[INTCNT] = ETPS[INTPRD].</p> <p>00: No events have occurred.</p> <p>01: 1 event has occurred.</p> <p>10: 2 events have occurred.</p> <p>11: 3 events have occurred.</p> <p>Reset type: SYSRSn</p>

**Table 22-87. ETPS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	INTPRD	R/W	0h	<p>ePWM Interrupt (EPWMx_INT) Period Select</p> <p>These bits determine how many selected ETSEL[INTSEL] events need to occur before an interrupt is generated. To be generated, the interrupt must be enabled (ETSEL[INT] = 1). If the interrupt status flag is set from a previous interrupt (ETFLG[INT] = 1) then no interrupt will be generated until the flag is cleared via the ETCLR[INT] bit. This allows for one interrupt to be pending while another is still being serviced. Once the interrupt is generated, the ETPS[INTCNT] bits will automatically be cleared.</p> <p>Writing a INTPRD value that is the same as the current counter value will trigger an interrupt if it is enabled and the status flag is clear. Writing a INTPRD value that is less than the current counter value will result in an undefined state. If a counter event occurs at the same instant as a new zero or non-zero INTPRD value is written, the counter is incremented.</p> <p>00: Disable the interrupt event counter. No interrupt will be generated and ETFRC[INT] is ignored.</p> <p>01: Generate an interrupt on the first event INTCNT = 01 (first event)</p> <p>10: Generate interrupt on ETPS[INTCNT] = 1,0 (second event)</p> <p>11: Generate interrupt on ETPS[INTCNT] = 1,1 (third event)</p> <p>Reset type: SYSRSn</p>

**22.20.2.62 ETFLG Register (Offset = A8h) [Reset = 0000h]**

 ETFLG is shown in [Figure 22-183](#) and described in [Table 22-88](#).

 Return to the [Summary Table](#).

Event Trigger Flag Register

**Figure 22-183. ETFLG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SOCB	SOCA	RESERVED	INT
R-0-0h				R-0h	R-0h	R-0-0h	R-0h

**Table 22-88. ETFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3	SOCB	R	0h	Latched ePWM ADC Start-of-Conversion A (EPWMxSOCB) Status Flag Unlike the ETFLG[INT] flag, the EPWMxSOCB output will continue to pulse even if the flag bit is set. 0: Indicates no event occurred 1: Indicates that a start of conversion pulse was generated on EPWMxSOCB. The EPWMxSOCB output will continue to be generated even if the flag bit is set. Reset type: SYSRSn
2	SOCA	R	0h	Latched ePWM ADC Start-of-Conversion A (EPWMxSOCA) Status Flag Unlike the ETFLG[INT] flag, the EPWMxSOCA output will continue to pulse even if the flag bit is set. 0: Indicates no event occurred 1: Indicates that a start of conversion pulse was generated on EPWMxSOCA. The EPWMxSOCA output will continue to be generated even if the flag bit is set. Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	INT	R	0h	Latched ePWM Interrupt (EPWMx_INT) Status Flag 0: Indicates no event occurred 1: Indicates that an ePWMx interrupt (EPWMx_INT) was generated. No further interrupts will be generated until the flag bit is cleared. Up to one interrupt can be pending while the ETFLG[INT] bit is still set. If an interrupt is pending, it will not be generated until after the ETFLG[INT] bit is cleared. Reset type: SYSRSn

### 22.20.2.63 ETCLR Register (Offset = AAh) [Reset = 0000h]

ETCLR is shown in [Figure 22-184](#) and described in [Table 22-89](#).

Return to the [Summary Table](#).

Event Trigger Clear Register

**Figure 22-184. ETCLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SOCB	SOCA	RESERVED	INT
R-0-0h				R-0/W1S-0h	R-0/W1S-0h	R-0-0h	R-0/W1S-0h

**Table 22-89. ETCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3	SOCB	R-0/W1S	0h	ePWM ADC Start-of-Conversion A (EPWMxSOCB) Flag Clear Bit 0: Writing a 0 has no effect. Always reads back a 0 1: Clears the ETFLG[SOCB] flag bit Reset type: SYSRSn
2	SOCA	R-0/W1S	0h	ePWM ADC Start-of-Conversion A (EPWMxSOCA) Flag Clear Bit 0: Writing a 0 has no effect. Always reads back a 0 1: Clears the ETFLG[SOCA] flag bit Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	INT	R-0/W1S	0h	ePWM Interrupt (EPWMx_INT) Flag Clear Bit 0: Writing a 0 has no effect. Always reads back a 0 1: Clears the ETFLG[INT] flag bit and enable further interrupts pulses to be generated Reset type: SYSRSn

### 22.20.2.64 ETFRC Register (Offset = ACh) [Reset = 0000h]

ETFRC is shown in [Figure 22-185](#) and described in [Table 22-90](#).

Return to the [Summary Table](#).

Event Trigger Force Register

**Figure 22-185. ETFRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED				SOCB	SOCA	RESERVED	INT
R-0-0h				R-0/W1S-0h	R-0/W1S-0h	R-0-0h	R-0/W1S-0h

**Table 22-90. ETFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R-0	0h	Reserved
3	SOCB	R-0/W1S	0h	SOCB Force Bit The SOCB pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCB] flag bit will be set regardless. 0: Writing 0 to this bit will be ignored. Always reads back a 0. 1: Generates a pulse on EPWMxSOCB and set the SOCBFLG bit. This bit is used for test purposes. Reset type: SYSRSn
2	SOCA	R-0/W1S	0h	SOCA Force Bit The SOCA pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCA] flag bit will be set regardless. 0: Writing 0 to this bit will be ignored. Always reads back a 0. 1: Generates a pulse on EPWMxSOCA and set the SOCAFLG bit. This bit is used for test purposes. Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	INT	R-0/W1S	0h	INT Force Bit The interrupt will only be generated if the event is enabled in the ETSEL register. The INT flag bit will be set regardless. 0: Writing 0 to this bit will be ignored. Always reads back a 0. 1: Generates an interrupt on EPWMxINT and set the INT flag bit. This bit is used for test purposes. Reset type: SYSRSn

### 22.20.2.65 ETINTPS Register (Offset = AEh) [Reset = 0000h]

ETINTPS is shown in [Figure 22-186](#) and described in [Table 22-91](#).

Return to the [Summary Table](#).

Event-Trigger Interrupt Pre-Scale Register

**Figure 22-186. ETINTPS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
INTCNT2				INTPRD2			
R-0h				R/W-0h			

**Table 22-91. ETINTPS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-4	INTCNT2	R	0h	EPWMxINT Counter 2 When ETPS[INTPSSEL]=1, these bits indicate how many selected events have occurred: 0000: No events 0001: 1 event 0010: 2 events 0011: 3 events 0100: 4 events ... 1111: 15 events Reset type: SYSRSn
3-0	INTPRD2	R/W	0h	EPWMxINT Period 2 Select When ETPS[INTPSSEL] = 1, these bits select how many selected events need to occur before an interrupt is generated: 0000: Disable counter 0001: Generate interrupt on INTCNT = 1 (first event) 0010: Generate interrupt on INTCNT = 2 (second event) 0011: Generate interrupt on INTCNT = 3 (third event) 0100: Generate interrupt on INTCNT = 4 (fourth event) ... 1111: Generate interrupt on INTCNT = 15 (fifteenth event) Reset type: SYSRSn

**22.20.2.66 ETSOCPS Register (Offset = B0h) [Reset = 0000h]**

 ETSOCPS is shown in [Figure 22-187](#) and described in [Table 22-92](#).

 Return to the [Summary Table](#).

Event-Trigger SOC Pre-Scale Register

**Figure 22-187. ETSOCPS Register**

15	14	13	12	11	10	9	8
SOCBCNT2				SOCBPRD2			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
SOCACNT2				SOCAPRD2			
R-0h				R/W-0h			

**Table 22-92. ETSOCPS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	SOCBCNT2	R	0h	EPWMxSOCB Counter 2 When ETPS[SOCPSSEL] = 1, these bits indicate how many selected events have occurred: 0000: No events 0001: 1 event 0010: 2 events 0011: 3 events 0100: 4 events ... 1111: 15 events Reset type: SYSRSn
11-8	SOCBPRD2	R/W	0h	EPWMxSOCB Period 2 Select When ETPS[SOCPSSEL] = 1, these bits select how many selected event need to occur before an SOCB pulse is generated: 0000: Disable counter 0001: Generate SOC pulse on SOCBCNT2 = 1 (first event) 0010: Generate SOC pulse on SOCBCNT2 = 2 (second event) 0011: Generate SOC pulse on SOCBCNT2 = 3 (third event) 0100: Generate SOC pulse on SOCBCNT2 = 4 (fourth event) ... 1111: Generate SOC pulse on SOCBCNT2 = 15 (fifteenth event) Reset type: SYSRSn
7-4	SOCACNT2	R	0h	EPWMxSOCA Counter 2 When ETPS[SOCPSSEL] = 1, these bits indicate how many selected events have occurred: 0000: No events 0001: 1 event 0010: 2 events 0011: 3 events 0100: 4 events ... 1111: 15 events Reset type: SYSRSn

**Table 22-92. ETSOCPS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	SOCAPRD2	R/W	0h	EPWMxSOCA Period 2 Select When ETPS[SOCPSSEL] = 1, these bits select how many selected event need to occur before an SOCA pulse is generated: 0000: Disable counter 0001: Generate SOC pulse on SOCACNT2 = 1 (first event) 0010: Generate SOC pulse on SOCACNT2 = 2 (second event) 0011: Generate SOC pulse on SOCACNT2 = 3 (third event) 0100: Generate SOC pulse on SOCACNT2 = 4 (fourth event) ... 1111: Generate SOC pulse on SOCACNT2 = 15 (fifteenth event) Reset type: SYSRSn



### 22.20.2.67 ETCNTINITCTL Register (Offset = B2h) [Reset = 0000h]

ETCNTINITCTL is shown in [Figure 22-188](#) and described in [Table 22-93](#).

Return to the [Summary Table](#).

Event-Trigger Counter Initialization Control Register

**Figure 22-188. ETCNTINITCTL Register**

15		14		13		12		11		10		9		8	
SOCBINITEN		SOCAINITEN		INTINITEN		SOCBINITFRC		SOCAINITFRC		INTINITFRC		RESERVED			
R/W-0h		R/W-0h		R/W-0h		R-0/W1S-0h		R-0/W1S-0h		R-0/W1S-0h		R-0-0h			
7		6		5		4		3		2		1		0	
RESERVED															
R-0-0h															

**Table 22-93. ETCNTINITCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SOCBINITEN	R/W	0h	EPWMxSOCB Counter 2 Initialization Enable 0: Has no effect. 1: Enable initialization of EPWMxSOCB counter with contents of ETCNTINIT[SOCBINIT] on a SYNC event or software force. Reset type: SYSRSn
14	SOCAINITEN	R/W	0h	EPWMxSOCA Counter 2 Initialization Enable 0: Has no effect. 1: Enable initialization of EPWMxSOCA counter with contents of ETCNTINIT[SOCAINIT] on a SYNC event or software force. Reset type: SYSRSn
13	INTINITEN	R/W	0h	EPWMxINT Counter 2 Initialization Enable 0: Has no effect. 1: Enable initialization of EPWMxINT counter 2 with contents of ETCNTINIT[INTINIT] on a SYNC event or software force. Reset type: SYSRSn
12	SOCBINITFRC	R-0/W1S	0h	EPWMxSOCB Counter 2 Initialization Force 0: Has no effect. 1: This bit forces the ET EPWMxSOCB counter to be initialized with the contents of ETCNTINIT[SOCBINIT]. Reset type: SYSRSn
11	SOCAINITFRC	R-0/W1S	0h	EPWMxSOCA Counter 2 Initialization Force 0: Has no effect. 1: This bit forces the ET EPWMxSOCA counter to be initialized with the contents of ETCNTINIT[SOCAINIT]. Reset type: SYSRSn
10	INTINITFRC	R-0/W1S	0h	EPWMxINT Counter 2 Initialization Force 0: Has no effect. 1: This bit forces the ET EPWMxINT counter to be initialized with the contents of ETCNTINIT[INTINIT]. Reset type: SYSRSn
9-0	RESERVED	R-0	0h	Reserved

### 22.20.2.68 ETCNTINIT Register (Offset = B4h) [Reset = 0000h]

ETCNTINIT is shown in [Figure 22-189](#) and described in [Table 22-94](#).

Return to the [Summary Table](#).

Event-Trigger Counter Initialization Register

**Figure 22-189. ETCNTINIT Register**

15	14	13	12	11	10	9	8
RESERVED				SOCBINIT			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
SOCAINIT				INTINIT			
R/W-0h				R/W-0h			

**Table 22-94. ETCNTINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-8	SOCBINIT	R/W	0h	EPWMxSOCB Counter 2 Initialization Bits The ET EPWMxSOCB counter is initialized with the contents of this register on an ePWM SYNC event or a software force. Reset type: SYSRSn
7-4	SOCAINIT	R/W	0h	EPWMxSOCA Counter 2 Initialization Bits The ET EPWMxSOCA counter is initialized with the contents of this register on an ePWM SYNC event or a software force. Reset type: SYSRSn
3-0	INTINIT	R/W	0h	EPWMxINT Counter 2 Initialization Bits The ET EPWMxINT counter is initialized with the contents of this register on an ePWM SYNC event or a software force. Reset type: SYSRSn

**22.20.2.69 ETINTMIXEN Register (Offset = B6h) [Reset = 0003h]**

 ETINTMIXEN is shown in [Figure 22-190](#) and described in [Table 22-95](#).

 Return to the [Summary Table](#).

Event-Trigger Mixed INT Selection

**Figure 22-190. ETINTMIXEN Register**

15	14	13	12	11	10	9	8
RESERVED					DCAEVT1	CDD	CDU
R-0-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CCD	CCU	CBD	CBU	CAD	CAU	PRD	ZRO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-1h

**Table 22-95. ETINTMIXEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	DCAEVT1	R/W	0h	Enable DCAEVT1.inter to the mixed ET interrupt trigger signal (ETINTMIX). 0: DCAEVT1.soc event is not enabled 1: Enable DCAEVT1.soc event Reset type: SYSRSn
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the mixed ET interrupt trigger signal (ETINTMIX). 0: CMPD down-count match enable event is not enabled 1: Enable CMPD down-count match enable event Reset type: SYSRSn
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the mixed ET interrupt trigger signal (ETINTMIX). 0: CMPD up-count match enable event is not enabled 1: Enable CMPD up-count match enable event Reset type: SYSRSn
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the mixed ET interrupt trigger signal (ETINTMIX). 0: CMPC down-count match enable event is not enabled 1: Enable CMPC down-count match enable event Reset type: SYSRSn
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the mixed ET interrupt trigger signal (ETINTMIX). 0: CMPC up-count match enable event is not enabled 1: Enable CMPC up-count match enable event Reset type: SYSRSn
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the mixed ET interrupt trigger signal (ETINTMIX). 0: CMPB down-count match enable event is not enabled 1: Enable CMPB down-count match enable event Reset type: SYSRSn
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET interrupt trigger signal (ETINTMIX). 0: CMPB up-count match enable event is not enabled 1: Enable CMPB up-count match enable event Reset type: SYSRSn

**Table 22-95. ETINTMIXEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the mixed ET interrupt trigger signal (ETINTMIX). 0: CMPA down-count match enable event is not enabled 1: Enable CMPA down-count match enable event Reset type: SYSRSn
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the mixed ET interrupt trigger signal (ETINTMIX). 0: CMPA up-count match enable event is not enabled 1: Enable CMPA up-count match enable event Reset type: SYSRSn
1	PRD	R/W	1h	Enable event time-base counter equal to period (TBCTR = TBPRD) to the mixed ET interrupt trigger signal (ETINTMIX). 0: Period match event is not enabled 1: Enable period match event Reset type: SYSRSn
0	ZRO	R/W	1h	Enable event time-base counter equal to zero (TBCTR = 0x00) to the mixed ET interrupt trigger signal (ETINTMIX). 0: Zero match event is not enabled 1: Enable zero match event Reset type: SYSRSn

### 22.20.2.70 ETSOCAMIXEN Register (Offset = B8h) [Reset = 0003h]

ETSOCAMIXEN is shown in [Figure 22-191](#) and described in [Table 22-96](#).

Return to the [Summary Table](#).

Event-Trigger Mixed SOCA Selection

**Figure 22-191. ETSOCAMIXEN Register**

15	14	13	12	11	10	9	8
RESERVED					DCAEVT1	CDD	CDU
R-0-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CCD	CCU	CBD	CBU	CAD	CAU	PRD	ZRO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-1h

**Table 22-96. ETSOCAMIXEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	DCAEVT1	R/W	0h	Enable DCAEVT1.inter to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: DCAEVT1.soc event is not enabled 1: Enable DCAEVT1.soc event Reset type: SYSRSn
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: CMPD down-count match enable event is not enabled 1: Enable CMPD down-count match enable event Reset type: SYSRSn
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: CMPD up-count match enable event is not enabled 1: Enable CMPD up-count match enable event Reset type: SYSRSn
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: CMPC down-count match enable event is not enabled 1: Enable CMPC down-count match enable event Reset type: SYSRSn
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: CMPC up-count match enable event is not enabled 1: Enable CMPC up-count match enable event Reset type: SYSRSn
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: CMPB down-count match enable event is not enabled 1: Enable CMPB down-count match enable event Reset type: SYSRSn
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: CMPB up-count match enable event is not enabled 1: Enable CMPB up-count match enable event Reset type: SYSRSn

**Table 22-96. ETSOCAMIXEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: CMPA down-count match enable event is not enabled 1: Enable CMPA down-count match enable event Reset type: SYSRSn
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: CMPA up-count match enable event is not enabled 1: Enable CMPA up-count match enable event Reset type: SYSRSn
1	PRD	R/W	1h	Enable event time-base counter equal to period (TBCTR = TBPRD) to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: Period match event is not enabled 1: Enable period match event Reset type: SYSRSn
0	ZRO	R/W	1h	Enable event time-base counter equal to zero (TBCTR = 0x00) to the mixed ET SOCA trigger signal (ETSOCAMIX). 0: Zero match event is not enabled 1: Enable zero match event Reset type: SYSRSn

### 22.20.2.71 ETSOCBMIXEN Register (Offset = BAh) [Reset = 0003h]

ETSOCBMIXEN is shown in [Figure 22-192](#) and described in [Table 22-97](#).

Return to the [Summary Table](#).

Event-Trigger Mixed SOCB Selection

**Figure 22-192. ETSOCBMIXEN Register**

15	14	13	12	11	10	9	8
RESERVED					DCBEVT1	CDD	CDU
R-0-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CCD	CCU	CBD	CBU	CAD	CAU	PRD	ZRO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-1h

**Table 22-97. ETSOCBMIXEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	DCBEVT1	R/W	0h	Enable DCBEVT1.inter to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: DCBEVT1.soc event is not enabled 1: Enable DCBEVT1.soc event Reset type: SYSRSn
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: CMPD down-count match enable event is not enabled 1: Enable CMPD down-count match enable event Reset type: SYSRSn
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: CMPD up-count match enable event is not enabled 1: Enable CMPD up-count match enable event Reset type: SYSRSn
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: CMPC down-count match enable event is not enabled 1: Enable CMPC down-count match enable event Reset type: SYSRSn
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: CMPC up-count match enable event is not enabled 1: Enable CMPC up-count match enable event Reset type: SYSRSn
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: CMPB down-count match enable event is not enabled 1: Enable CMPB down-count match enable event Reset type: SYSRSn
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: CMPB up-count match enable event is not enabled 1: Enable CMPB up-count match enable event Reset type: SYSRSn

**Table 22-97. ETSOCBMIXEN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: CMPA down-count match enable event is not enabled 1: Enable CMPA down-count match enable event Reset type: SYSRSn
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: CMPA up-count match enable event is not enabled 1: Enable CMPA up-count match enable event Reset type: SYSRSn
1	PRD	R/W	1h	Enable event time-base counter equal to period (TBCTR = TBPRD) to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: Period match event is not enabled 1: Enable period match event Reset type: SYSRSn
0	ZRO	R/W	1h	Enable event time-base counter equal to zero (TBCTR = 0x00) to the mixed ET SOCB trigger signal (ETSOCBMIX). 0: Zero match event is not enabled 1: Enable zero match event Reset type: SYSRSn



**22.20.2.72 DCTRIPSEL Register (Offset = C0h) [Reset = 0000h]**

 DCTRIPSEL is shown in [Figure 22-193](#) and described in [Table 22-98](#).

 Return to the [Summary Table](#).

Digital Compare Trip Select Register

**Figure 22-193. DCTRIPSEL Register**

15	14	13	12	11	10	9	8
DCBLCOMPSEL				DCBHCOMPSEL			
R/W-0h				R/W-0h			
7	6	5	4	3	2	1	0
DCALCOMPSEL				DCAHCOMPSEL			
R/W-0h				R/W-0h			

**Table 22-98. DCTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	DCBLCOMPSEL	R/W	0h	Digital Compare B Low Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCBLTRIPSEL register ORed together) Reset type: SYSRSn
11-8	DCBHCOMPSEL	R/W	0h	Digital Compare B High Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCBHTRIPSEL register ORed together) Reset type: SYSRSn
7-4	DCALCOMPSEL	R/W	0h	Digital Compare A Low Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCALTRIPSEL register ORed together) Reset type: SYSRSn

**Table 22-98. DCTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	DCAHCOMPSEL	R/W	0h	Digital Compare A High Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by DCAHTRIPSEL register ORed together) Reset type: SYSRSn

### 22.20.2.73 DCACTL Register (Offset = C3h) [Reset = 0000h]

DCACTL is shown in [Figure 22-194](#) and described in [Table 22-99](#).

Return to the [Summary Table](#).

Digital Compare A Control Register

**Figure 22-194. DCACTL Register**

15	14	13	12	11	10	9	8
EVT2LAT	EVT2LATCLRSEL		EVT2LATSEL	RESERVED		EVT2FRCSYN CSEL	EVT2SRCSEL
R-0h	R/W-0h		R/W-0h	R-0-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EVT1LAT	EVT1LATCLRSEL		EVT1LATSEL	EVT1SYNCE	EVT1SOCE	EVT1FRCSYN CSEL	EVT1SRCSEL
R-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-99. DCACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	EVT2LAT	R	0h	Indicates the status of DCAEVT2LAT signal. 0 : The DCAEVT2LAT latch is cleared. 1 : The DCAEVT2LAT latch is set. Reset type: SYSRSn
14-13	EVT2LATCLRSEL	R/W	0h	DCAEVT2 Latched clear source select: 00: CNT_ZERO event clears DCAEVT2 latch. 01: PRD_EQ event clears DCAEVT2 latch. 10: CNT_ZERO event or PRD_EQ event clears DCAEVT2 latch. 11: Reserved. Reset type: SYSRSn
12	EVT2LATSEL	R/W	0h	DCAEVT2 Latched signal select: 0: Does not select the DCAEVT2 latched signal as source of DCAEVT2.force. 1: Selects the DCAEVT2 latched signal as source of DCAEVT2.force. Reset type: SYSRSn
11-10	RESERVED	R-0	0h	Reserved
9	EVT2FRCSYNSEL	R/W	0h	DCAEVT2 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn
8	EVT2SRCSEL	R/W	0h	DCAEVT2 Source Signal Select 0: Source Is DCAEVT2 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn
7	EVT1LAT	R	0h	Indicates the status of DCAEVT1LAT signal. 0 : The DCAEVT1LAT latch is cleared. 1 : The DCAEVT1LAT latch is set. Reset type: SYSRSn
6-5	EVT1LATCLRSEL	R/W	0h	DCAEVT1 Latched clear source select: 00: CNT_ZERO event clears DCAEVT1 latch. 01: PRD_EQ event clears DCAEVT1 latch. 10: CNT_ZERO event or PRD_EQ event clears DCAEVT1 latch. 11 : Reserved. Reset type: SYSRSn

**Table 22-99. DCACTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	EVT1LATSEL	R/W	0h	DCAEVT1 Latched signal select: 0: Does not select the DCAEVT1 latched signal as source of DCAEVT1.force. 1: Selects the DCAEVT1 latched signal as source of DCAEVT1.force. Reset type: SYSRSn
3	EVT1SYNCE	R/W	0h	DCAEVT1 SYNC, Enable/Disable 0: SYNC Generation Disabled 1: SYNC Generation Enabled Reset type: SYSRSn
2	EVT1SOCE	R/W	0h	DCAEVT1 SOC, Enable/Disable 0: SOC Generation Disabled 1: SOC Generation Enabled Reset type: SYSRSn
1	EVT1FRCSYNCSSEL	R/W	0h	DCAEVT1 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn
0	EVT1SRCSEL	R/W	0h	DCAEVT1 Source Signal Select 0: Source Is DCAEVT1 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn

### 22.20.2.74 DCBCTL Register (Offset = C4h) [Reset = 0000h]

DCBCTL is shown in [Figure 22-195](#) and described in [Table 22-100](#).

Return to the [Summary Table](#).

Digital Compare B Control Register

**Figure 22-195. DCBCTL Register**

15		14		13		12		11		10		9		8	
EVT2LAT		EVT2LATCLRSEL		EVT2LATSEL		RESERVED		EVT2FRCSYN CSEL		EVT2SRCSEL					
R-0h		R/W-0h		R/W-0h		R-0-0h		R/W-0h		R/W-0h					
7		6		5		4		3		2		1		0	
EVT1LAT		EVT1LATCLRSEL		EVT1LATSEL		EVT1SYNCE		EVT1SOCE		EVT1FRCSYN CSEL		EVT1SRCSEL			
R-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-100. DCBCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	EVT2LAT	R	0h	Indicates the status of DCBEVT2LAT signal. 0 The DCBEVT2LAT latch is cleared. 1 The DCBEVT2LAT latch is set. Reset type: SYSRSn
14-13	EVT2LATCLRSEL	R/W	0h	DCBEVT2 Latched clear source select: 00 CNT_ZERO event clears DCBEVT2 latch. 01 PRD_EQ event clears DCBEVT2 latch. 10 CNT_ZERO event or PRD_EQ event clears DCBEVT2 latch. 11 Reserved. Reset type: SYSRSn
12	EVT2LATSEL	R/W	0h	DCBEVT2 Latched signal select: 0 Does not select the DCBEVT2 latched signal (Refer figure 'Modifications to DCBEVT1.force/DCBEVT2.force generation.') as source of DCBEVT2.force. 1 Selects the DCBEVT2 latched signal as source of DCBEVT2.force. Reset type: SYSRSn
11-10	RESERVED	R-0	0h	Reserved
9	EVT2FRCSYNSEL	R/W	0h	DCBEVT2 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn
8	EVT2SRCSEL	R/W	0h	DCBEVT2 Source Signal Select 0: Source Is DCBEVT2 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn
7	EVT1LAT	R	0h	Indicates the status of DCBEVT1LAT signal. 0 The DCBEVT1LAT latch is cleared. 1 The DCBEVT1LAT latch is set. Reset type: SYSRSn
6-5	EVT1LATCLRSEL	R/W	0h	DCBEVT1 Latched clear source select: 00 CNT_ZERO event clears DCBEVT1 latch. 01 PRD_EQ event clears DCBEVT1 latch. 10 CNT_ZERO event or PRD_EQ event clears DCBEVT1 latch. 11 Reserved. Reset type: SYSRSn

**Table 22-100. DCBCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	EVT1LATSEL	R/W	0h	DCBEVT1 Latched signal select: 0 Does not select the DCBEVT1 latched signal (Refer figure 'Modifications to DCBEVT1.force/DCBEVT2.force generation.') as source of DCBEVT1.force. 1 Selects the DCBEVT1 latched signal as source of DCBEVT1.force. Reset type: SYSRSn
3	EVT1SYNCE	R/W	0h	DCBEVT1 SYNC, Enable/Disable 0: SYNC Generation Disabled 1: SYNC Generation Enabled Reset type: SYSRSn
2	EVT1SOCE	R/W	0h	DCBEVT1 SOC, Enable/Disable 0: SOC Generation Disabled 1: SOC Generation Enabled Reset type: SYSRSn
1	EVT1FRCSYNCSSEL	R/W	0h	DCBEVT1 Force Synchronization Signal Select 0: Source is synchronized with EPWMCLK 1: Source is passed through asynchronously Reset type: SYSRSn
0	EVT1SRCSEL	R/W	0h	DCBEVT1 Source Signal Select 0: Source Is DCBEVT1 Signal 1: Source Is DCEVTFILT Signal Reset type: SYSRSn

### 22.20.2.75 DCFCTL Register (Offset = C7h) [Reset = 0000h]

DCFCTL is shown in [Figure 22-196](#) and described in [Table 22-101](#).

Return to the [Summary Table](#).

Digital Compare Filter Control Register

**Figure 22-196. DCFCTL Register**

15	14	13	12	11	10	9	8
EDGESTATUS			EDGECOUNT			EDGEMODE	
R-0h			R/W-0h			R/W-0h	
7	6	5	4	3	2	1	0
RESERVED	EDGEFILTSEL	PULSESEL		BLANKINV	BLANKE	SRCSEL	
R-0-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	

**Table 22-101. DCFCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	EDGESTATUS	R	0h	Edge Status: These bits reflect the total number of edges currently captured. When the value matches the EDGECOUNT, the status bits are set to zero, and a TBCLK wide pulse is generated which can then be output on the DCEVTFILT signal. The edge counter can be reset by writing 000 to the EDGECOUNT value. Reset type: SYSRSn
12-10	EDGECOUNT	R/W	0h	Edge Count: These bits select how many edges to count before generating a TBCLK wide pulse on the DCEVTFILT signal: 000: no edges, reset current EDGESTATUS bits to 0,0,0 001: 1 edge 010: 2 edges 011: 3 edges 100: 4 edges 101: 5 edges 110: 6 edges 111: 7 edges Reset type: SYSRSn
9-8	EDGEMODE	R/W	0h	Edge Mode Select: 00: Low To High Edge 01: High To Low Edge 10: Both Edges 11: Reserved Reset type: SYSRSn
7	RESERVED	R-0	0h	Reserved
6	EDGEFILTSEL	R/W	0h	Edge Filter Select: 0: Edge Filter Not Selected 1: Edge Filter Selected Reset type: SYSRSn
5-4	PULSESEL	R/W	0h	Pulse Select For Blanking & Capture Alignment 00: Time-base counter equal to period (TBCTR = TBPRD) 01: Time-base counter equal to zero (TBCTR = 0x00) 10: Time-base counter equal to zero (TBCTR = 0x00) or period (TBCTR = TBPRD) 11: BLANKPULSEMIX Reset type: SYSRSn
3	BLANKINV	R/W	0h	Blanking Window Inversion 0: Blanking window not inverted 1: Blanking window inverted Reset type: SYSRSn

**Table 22-101. DCCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	BLANKE	R/W	0h	Blanking Window Enable/Disable 0: Blanking window is disabled 1: Blanking window is enabled Reset type: SYSRSn
1-0	SRCSEL	R/W	0h	Filter Block Signal Source Select 00: Source Is DCAEVT1 Signal 01: Source Is DCAEVT2 Signal 10: Source Is DCBEVT1 Signal 11: Source Is DCBEVT2 Signal Reset type: SYSRSn



### 22.20.2.76 DCCAPCTL Register (Offset = C8h) [Reset = 0000h]

DCCAPCTL is shown in [Figure 22-197](#) and described in [Table 22-102](#).

Return to the [Summary Table](#).

Digital Compare Capture Control Register

**Figure 22-197. DCCAPCTL Register**

15		14		13		12		11		10		9		8	
CAPMODE		CAPCLR		CAPSTS		RESERVED									
R/W-0h		R-0/W1S-0h		R-0h		R-0-0h									
7		6		5		4		3		2		1		0	
RESERVED												SHDWMODE		CAPE	
R-0-0h												R/W-0h		R/W-0h	

**Table 22-102. DCCAPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CAPMODE	R/W	0h	<p>Counter Capture Mode</p> <p>0: When a DCEVTFILT occurs and the counter capture is enabled, then the current TBCNT value is captured in the active register. When the respective trip event occurs, further trip (capture) events are ignored until the next PRD_eq or CNT_zero event (as selected by the PULSESEL bit in the DCFCTL register) re-triggers the capture mechanism.</p> <p>If active mode is enabled, via SHDWMODE bit in DCCAPCTL register, CPU reads of this register will return the active register value.</p> <p>If shadow mode is enabled, via SHDWMODE bit in DCCAPCTL register, the active register is copied to the shadow register on the PRD_eq or CNT_zero event (whichever is selected by PULSESEL bit in DCFCTL register). CPU reads of this register will return the shadow register value.</p> <p>1: When a DCEVTFILT occurs and the counter capture is enabled, then the current TBCNT value is captured in the active register. When the respective trip event occurs - it will set the CAPSTS flag and further trip (capture) events are ignored until this bit is cleared. CAPSTS can be cleared by writing to CAPCLR bit in DCCAPCTL register and it re-triggers the capture mechanism.</p> <p>If active mode is enabled, via SHDWMODE bit in DCCAPCTL register, CPU reads of this register will return the active register value.</p> <p>If shadow mode is enabled, via SHDWMODE bit in DCCAPCTL register, the active register is copied to the shadow register on the PRD_eq or CNT_zero event (whichever is selected by PULSESEL bit in DCFCTL register). CPU reads of this register will return the shadow register value.</p> <p>Reset type: SYSRSn</p>
14	CAPCLR	R-0/W1S	0h	<p>DC Capture Latched Status Clear Flag</p> <p>0: Writing a 0 has no effect.</p> <p>1: Writing a 1 will clear this CAPSTS (set) condition.</p> <p>Reset type: SYSRSn</p>
13	CAPSTS	R	0h	<p>Latched Status Flag for Capture Event</p> <p>0: No DC capture event occurred.</p> <p>1: A DC capture event has occurred.</p> <p>Reset type: SYSRSn</p>
12-2	RESERVED	R-0	0h	Reserved

**Table 22-102. DCCAPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	SHDWMODE	R/W	0h	TBCTR Counter Capture Shadow Select Mode 0: Enable shadow mode. The DCCAP active register is copied to shadow register on a TBCTR = TBPRD or TBCTR = zero event as defined by the DCFCTL[PULSESEL] bit. CPU reads of the DCCAP register will return the shadow register contents. 1: Active Mode. In this mode the shadow register is disabled. CPU reads from the DCCAP register will always return the active register contents. Reset type: SYSRSn
0	CAPE	R/W	0h	TBCTR Counter Capture Enable/Disable 0: Disable the time-base counter capture. 1: Enable the time-base counter capture. Reset type: SYSRSn

### 22.20.2.77 DCFOFFSET Register (Offset = C9h) [Reset = 0000h]

DCFOFFSET is shown in [Figure 22-198](#) and described in [Table 22-103](#).

Return to the [Summary Table](#).

Digital Compare Filter Offset Register

**Figure 22-198. DCFOFFSET Register**

15	14	13	12	11	10	9	8
DCFOFFSET							
R/W-0h							
7	6	5	4	3	2	1	0
DCFOFFSET							
R/W-0h							

**Table 22-103. DCFOFFSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCFOFFSET	R/W	0h	Blanking Window Offset These 16-bits specify the number of TBCLK cycles from the blanking window reference to the point when the blanking window is applied. The blanking window reference is either period or zero as defined by the DCFCTL[PULSESEL] bit. This offset register is shadowed and the active register is loaded at the reference point defined by DCFCTL[PULSESEL]. The offset counter is also initialized and begins to count down when the active register is loaded. When the counter expires, the blanking window is applied. If the blanking window is currently active, then the blanking window counter is restarted. Reset type: SYSRSn

### 22.20.2.78 DCFOFFSETCNT Register (Offset = CAh) [Reset = 0000h]

DCFOFFSETCNT is shown in [Figure 22-199](#) and described in [Table 22-104](#).

Return to the [Summary Table](#).

Digital Compare Filter Offset Counter Register

**Figure 22-199. DCFOFFSETCNT Register**

15	14	13	12	11	10	9	8
DCFOFFSETCNT							
R-0h							
7	6	5	4	3	2	1	0
DCFOFFSETCNT							
R-0h							

**Table 22-104. DCFOFFSETCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCFOFFSETCNT	R	0h	Blanking Offset Counter These 16-bits are read only and indicate the current value of the offset counter. The counter counts down to zero and then stops until it is re-loaded on the next period or zero event as defined by the DCCTL[PULSESEL] bit. The offset counter is not affected by the free/soft emulation bits. That is, it will always continue to count down if the device is halted by an emulation stop. Reset type: SYSRSn

### 22.20.2.79 DCFWINDOW Register (Offset = CBh) [Reset = 0000h]

DCFWINDOW is shown in [Figure 22-200](#) and described in [Table 22-105](#).

Return to the [Summary Table](#).

Digital Compare Filter Window Register

**Figure 22-200. DCFWINDOW Register**

15	14	13	12	11	10	9	8
DCFWINDOW							
R/W-0h							
7	6	5	4	3	2	1	0
DCFWINDOW							
R/W-0h							

**Table 22-105. DCFWINDOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCFWINDOW	R/W	0h	Blanking Window Width 00h: No blanking window is generated. 01-FFFFh: Specifies the width of the blanking window in TBCLK cycles. The blanking window begins when the offset counter expires. When this occurs, the window counter is loaded and begins to count down. If the blanking window is currently active and the offset counter expires, the blanking window counter is not restarted and the blanking window is cut short prematurely. Care should be taken to avoid this situation. The blanking window can cross a PWM period boundary. Reset type: SYSRSn

### 22.20.2.80 DCFWINDOWCNT Register (Offset = CCh) [Reset = 0000h]

DCFWINDOWCNT is shown in [Figure 22-201](#) and described in [Table 22-106](#).

Return to the [Summary Table](#).

Digital Compare Filter Window Counter Register

**Figure 22-201. DCFWINDOWCNT Register**

15	14	13	12	11	10	9	8
DCFWINDOWCNT							
R-0h							
7	6	5	4	3	2	1	0
DCFWINDOWCNT							
R-0h							

**Table 22-106. DCFWINDOWCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCFWINDOWCNT	R	0h	Blanking Window Counter These 16 bits are read only and indicate the current value of the window counter. The counter counts down to zero and then stops until it is re-loaded when the offset counter reaches zero again. Reset type: SYSRSn

### 22.20.2.81 BLANKPULSEMIXSEL Register (Offset = CDh) [Reset = 0000h]

BLANKPULSEMIXSEL is shown in [Figure 22-202](#) and described in [Table 22-107](#).

Return to the [Summary Table](#).

Blanking window trigger pulse select register

**Figure 22-202. BLANKPULSEMIXSEL Register**

15	14	13	12	11	10	9	8
RESERVED						CDD	CDU
R-0-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CCD	CCU	CBD	CBU	CAD	CAU	PRD	ZRO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-107. BLANKPULSEMIXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R-0	0h	Reserved
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPD down-count match enable event is not enabled 1: Enable CMPD down-count match enable event Reset type: SYSRSn
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPD up-count match enable event is not enabled 1: Enable CMPD up-count match enable event Reset type: SYSRSn
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPC down-count match enable event is not enabled 1: Enable CMPC down-count match enable event Reset type: SYSRSn
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPC up-count match enable event is not enabled 1: Enable CMPC up-count match enable event Reset type: SYSRSn
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPB down-count match enable event is not enabled 1: Enable CMPB down-count match enable event Reset type: SYSRSn
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET interrupt trigger signal (BLANKPULSEMIX). 0: CMPB up-count match enable event is not enabled 1: Enable CMPB up-count match enable event Reset type: SYSRSn
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPA down-count match enable event is not enabled 1: Enable CMPA down-count match enable event Reset type: SYSRSn

**Table 22-107. BLANKPULSEMIXSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the blanking window trigger (BLANKPULSEMIX). 0: CMPA up-count match enable event is not enabled 1: Enable CMPA up-count match enable event Reset type: SYSRSn
1	PRD	R/W	0h	Enable event time-base counter equal to period (TBCTR = TBPRD) to the blanking window trigger (BLANKPULSEMIX). 0: Period match event is not enabled 1: Enable period match event Reset type: SYSRSn
0	ZRO	R/W	0h	Enable event time-base counter equal to zero (TBCTR = 0x00) to the blanking window trigger (BLANKPULSEMIX). 0: Zero match event is not enabled 1: Enable zero match event Reset type: SYSRSn



### 22.20.2.82 DCCAPMIXSEL Register (Offset = CEh) [Reset = 0000h]

DCCAPMIXSEL is shown in [Figure 22-203](#) and described in [Table 22-108](#).

Return to the [Summary Table](#).

Capture Event pulse select register

**Figure 22-203. DCCAPMIXSEL Register**

15	14	13	12	11	10	9	8
RESERVED						CDD	CDU
R-0-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CCD	CCU	CBD	CBU	CAD	CAU	PRD	ZRO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-108. DCCAPMIXSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R-0	0h	Reserved
9	CDD	R/W	0h	Enable event time-base counter equal to CMPD when the timer is decrementing to the blanking window trigger (DCCAPMIX). 0: CMPD down-count match enable event is not enabled 1: Enable CMPD down-count match enable event Reset type: SYSRSn
8	CDU	R/W	0h	Enable event time-base counter equal to CMPD when the timer is incrementing to the blanking window trigger (DCCAPMIX). 0: CMPD up-count match enable event is not enabled 1: Enable CMPD up-count match enable event Reset type: SYSRSn
7	CCD	R/W	0h	Enable event time-base counter equal to CMPC when the timer is decrementing to the blanking window trigger (DCCAPMIX). 0: CMPC down-count match enable event is not enabled 1: Enable CMPC down-count match enable event Reset type: SYSRSn
6	CCU	R/W	0h	Enable event time-base counter equal to CMPC when the timer is incrementing to the blanking window trigger (DCCAPMIX). 0: CMPC up-count match enable event is not enabled 1: Enable CMPC up-count match enable event Reset type: SYSRSn
5	CBD	R/W	0h	Enable event time-base counter equal to CMPB when the timer is decrementing to the blanking window trigger (DCCAPMIX). 0: CMPB down-count match enable event is not enabled 1: Enable CMPB down-count match enable event Reset type: SYSRSn
4	CBU	R/W	0h	Enable event time-base counter equal to CMPB when the timer is incrementing to the mixed ET interrupt trigger signal (DCCAPMIX). 0: CMPB up-count match enable event is not enabled 1: Enable CMPB up-count match enable event Reset type: SYSRSn
3	CAD	R/W	0h	Enable event time-base counter equal to CMPA when the timer is decrementing to the blanking window trigger (DCCAPMIX). 0: CMPA down-count match enable event is not enabled 1: Enable CMPA down-count match enable event Reset type: SYSRSn

**Table 22-108. DCCAPMIXSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	CAU	R/W	0h	Enable event time-base counter equal to CMPA when the timer is incrementing to the blanking window trigger (DCCAPMIX). 0: CMPA up-count match enable event is not enabled 1: Enable CMPA up-count match enable event Reset type: SYSRSn
1	PRD	R/W	0h	Enable event time-base counter equal to period (TBCTR = TBPRD) to the blanking window trigger (DCCAPMIX). 0: Period match event is not enabled 1: Enable period match event Reset type: SYSRSn
0	ZRO	R/W	0h	Enable event time-base counter equal to zero (TBCTR = 0x00) to the blanking window trigger (DCCAPMIX). 0: Zero match event is not enabled 1: Enable zero match event Reset type: SYSRSn

### 22.20.2.83 DCCAP Register (Offset = CFh) [Reset = 0000h]

DCCAP is shown in [Figure 22-204](#) and described in [Table 22-109](#).

Return to the [Summary Table](#).

Digital Compare Counter Capture Register

**Figure 22-204. DCCAP Register**

15	14	13	12	11	10	9	8
DCCAP							
R-0h							
7	6	5	4	3	2	1	0
DCCAP							
R-0h							

**Table 22-109. DCCAP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DCCAP	R	0h	Digital Compare Time-Base Counter Capture To enable time-base counter capture, set the DCCAPCLT[CAPE] bit to 1. If enabled, reflects the value of the time-base counter (TBCTR) on the low to high edge transition of a filtered (DCEVTFLT) event. Further capture events are ignored until the next period or zero as selected by the DCFCTL[PULSESEL] bit. Shadowing of DCCAP is enabled and disabled by the DCCAPCTL[SHDWMODE] bit. By default this register is shadowed. - If DCCAPCTL[SHDWMODE] = 0, then the shadow is enabled. In this mode, the active register is copied to the shadow register on the TBCTR = TBPRD or TBCTR = zero as defined by the DCFCTL[PULSESEL] bit. CPU reads of this register will return the shadow register value. - If DCCAPCTL[SHDWMODE] = 1, then the shadow register is disabled. In this mode, CPU reads will return the active register value. The active and shadow registers share the same memory map address. Reset type: SYSRSn

### 22.20.2.84 DCAHTRIPSEL Register (Offset = D2h) [Reset = 0000h]

DCAHTRIPSEL is shown in [Figure 22-205](#) and described in [Table 22-110](#).

Return to the [Summary Table](#).

Digital Compare AH Trip Select

**Figure 22-205. DCAHTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-110. DCAHTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAH mux Reset type: SYSRSn

**Table 22-110. DCAHTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAH mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAH mux Reset type: SYSRSn

### 22.20.2.85 DCALTRIPSEL Register (Offset = D3h) [Reset = 0000h]

DCALTRIPSEL is shown in [Figure 22-206](#) and described in [Table 22-111](#).

Return to the [Summary Table](#).

Digital Compare AL Trip Select

**Figure 22-206. DCALTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-111. DCALTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAL mux Reset type: SYSRSn

**Table 22-111. DCALTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAL mux Reset type: SYSRSn

### 22.20.2.86 DCBHTRIPSEL Register (Offset = D4h) [Reset = 0000h]

DCBHTRIPSEL is shown in [Figure 22-207](#) and described in [Table 22-112](#).

Return to the [Summary Table](#).

Digital Compare BH Trip Select

**Figure 22-207. DCBHTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-112. DCBHTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCBH mux Reset type: SYSRSn



**Table 22-112. DCBHTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCBH mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCBH mux Reset type: SYSRSn

### 22.20.2.87 DCBLTRIPSEL Register (Offset = D5h) [Reset = 0000h]

DCBLTRIPSEL is shown in [Figure 22-208](#) and described in [Table 22-113](#).

Return to the [Summary Table](#).

Digital Compare BL Trip Select

**Figure 22-208. DCBLTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-113. DCBLTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to DCAL mux Reset type: SYSRSn

**Table 22-113. DCBLTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to DCAL mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to DCAL mux Reset type: SYSRSn

### 22.20.2.88 CAPCTL Register (Offset = D6h) [Reset = 0000h]

CAPCTL is shown in [Figure 22-209](#) and described in [Table 22-114](#).

Return to the [Summary Table](#).

Event Capture Control Register

**Figure 22-209. CAPCTL Register**

15	14	13	12	11	10	9	8
RESERVED							FRCLOAD
R-0h							R-0/W1S-0h
7	6	5	4	3	2	1	0
RESERVED			PULSECTL	CAPINPOL	CAPGATEPOL	SRCSEL	
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	

**Table 22-114. CAPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	FRCLOAD	R-0/W1S	0h	0: Writing of 0 is ignored. Always reads back a 0. 1: Forces a LOAD to occur on the DCCAP - an equivalent LOAD.active pulse Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4	PULSECTL	R/W	0h	Capture Input Polarity Select Mux: 0: Pulse selection determined by PULSESEL bits (common pulse selection for Blanking and Capture logic) 1: Pulse selection determined by CAPMIXSEL register (independent pulse selection for Blanking and Capture logic) Reset type: SYSRSn
3	CAPINPOL	R/W	0h	Capture Input Polarity Select Mux: 0: CAPIN.sync not inverted 1: CAPIN.sync Inverted Default state assumption for these inputs can be active high. If the user is providing active low signal then invert option can be configured Reset type: SYSRSn
2-1	CAPGATEPOL	R/W	0h	Capture Gate Input Polarity Select Mux: 00: Set to 1 - Gate is always ON 01: Set to 0 - Gate is always OFF 10: CAPGATE.sync 11: CAPGATE.sync Inverted Default state assumption for these inputs can be active high. If the user is providing active low signal then invert option can be configured Reset type: SYSRSn
0	SRCSEL	R/W	0h	Capture Logic Input Select Mux: 0: DCEVTFILT (Sync) - same as Type-4 1: CAPIN.sync Reset type: SYSRSn

### 22.20.2.89 CAPGATETRIPSEL Register (Offset = D7h) [Reset = 0000h]

CAPGATETRIPSEL is shown in [Figure 22-210](#) and described in [Table 22-115](#).

Return to the [Summary Table](#).

Event Capture Gate Trip input select

**Figure 22-210. CAPGATETRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-115. CAPGATETRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn

**Table 22-115. CAPGATETRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to CAPGATE mux Reset type: SYSRSn

### 22.20.2.90 CAPINTRIPSEL Register (Offset = D8h) [Reset = 0000h]

CAPINTRIPSEL is shown in [Figure 22-211](#) and described in [Table 22-116](#).

Return to the [Summary Table](#).

Event Capture Trip input select

**Figure 22-211. CAPINTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED	TRIPINPUT15	TRIPINPUT14	RESERVED	TRIPINPUT12	TRIPINPUT11	TRIPINPUT10	TRIPINPUT9
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TRIPINPUT8	TRIPINPUT7	TRIPINPUT6	TRIPINPUT5	TRIPINPUT4	TRIPINPUT3	TRIPINPUT2	TRIPINPUT1
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 22-116. CAPINTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TRIPINPUT15	R/W	0h	TRIP Input 15 0: Trip Input 15 not selected as combinational ORed input 1: Trip Input 15 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
13	TRIPINPUT14	R/W	0h	TRIP Input 14 0: Trip Input 14 not selected as combinational ORed input 1: Trip Input 14 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
12	RESERVED	R/W	0h	Reserved
11	TRIPINPUT12	R/W	0h	TRIP Input 12 0: Trip Input 12 not selected as combinational ORed input 1: Trip Input 12 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
10	TRIPINPUT11	R/W	0h	TRIP Input 11 0: Trip Input 11 not selected as combinational ORed input 1: Trip Input 11 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
9	TRIPINPUT10	R/W	0h	TRIP Input 10 0: Trip Input 10 not selected as combinational ORed input 1: Trip Input 10 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
8	TRIPINPUT9	R/W	0h	TRIP Input 9 0: Trip Input 9 not selected as combinational ORed input 1: Trip Input 9 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
7	TRIPINPUT8	R/W	0h	TRIP Input 8 0: Trip Input 8 not selected as combinational ORed input 1: Trip Input 8 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
6	TRIPINPUT7	R/W	0h	TRIP Input 7 0: Trip Input 7 not selected as combinational ORed input 1: Trip Input 7 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
5	TRIPINPUT6	R/W	0h	TRIP Input 6 0: Trip Input 6 not selected as combinational ORed input 1: Trip Input 6 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn

**Table 22-116. CAPINTRIPSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TRIPINPUT5	R/W	0h	TRIP Input 5 0: Trip Input 5 not selected as combinational ORed input 1: Trip Input 5 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
3	TRIPINPUT4	R/W	0h	TRIP Input 4 0: Trip Input 4 not selected as combinational ORed input 1: Trip Input 4 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
2	TRIPINPUT3	R/W	0h	TRIP Input 3 0: Trip Input 3 not selected as combinational ORed input 1: Trip Input 3 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
1	TRIPINPUT2	R/W	0h	TRIP Input 2 0: Trip Input 2 not selected as combinational ORed input 1: Trip Input 2 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn
0	TRIPINPUT1	R/W	0h	TRIP Input 1 0: Trip Input 1 not selected as combinational ORed input 1: Trip Input 1 selected as combinational ORed input to CAPIN mux Reset type: SYSRSn



**22.20.2.91 CAPTRIPSEL Register (Offset = D9h) [Reset = 0000h]**

 CAPTRIPSEL is shown in [Figure 22-212](#) and described in [Table 22-117](#).

 Return to the [Summary Table](#).

Event Capture Signal Select

**Figure 22-212. CAPTRIPSEL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
CAPGATECOMPSEL				CAPINCOMPSEL			
R/W-0h				R/W-0h			

**Table 22-117. CAPTRIPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-4	CAPGATECOMPSEL	R/W	0h	Digital Compare A Low Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by CAPGATETRIPSEL register ORed together) Reset type: SYSRSn
3-0	CAPINCOMPSEL	R/W	0h	Digital Compare A High Input Select Bits 0000: TRIPIN1 0001: TRIPIN2 0010: TRIPIN3 0011: TRIPIN4 ... 1011: TRIPIN12 1100: Reserved 1101: TRIPIN14 1110: TRIPIN15 1111: Trip combination input (all trip inputs selected by CAPINTRIPSEL register ORed together) Reset type: SYSRSn

### 22.20.2.92 EPWMLOCK Register (Offset = FAh) [Reset = 0000000h]

EPWMLOCK is shown in [Figure 22-213](#) and described in [Table 22-118](#).

Return to the [Summary Table](#).

EPWM Lock Register

**Figure 22-213. EPWMLOCK Register**

31	30	29	28	27	26	25	24
KEY							
R-0/W-0h							
23	22	21	20	19	18	17	16
KEY							
R-0/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			DCLOCK	TZCLRLOCK	TZCFGLOCK	GLLOCK	HRLOCK
R-0h			R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 22-118. EPWMLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	KEY	R-0/W	0h	Write to this register succeeds only if this field is written with a value of 0xa5a5 Note: [1] Due to this KEY, only 32-bit writes will succeed (provided the KEY matches). 16-bit writes to the upper or lower half of this register will be ignored Reset type: SYSRSn
15-5	RESERVED	R	0h	Reserved
4	DCLOCK	R/WOnce	0h	0: Digital Compare registers from 0xC0 to 0xD9 offsets are protected by EALLOW. 1: Digital Compare registers from 0xC0 to 0xD9 offsets are locked and not writable. Reset type: SYSRSn
3	TZCLRLOCK	R/WOnce	0h	0: Trip Zone registers from 0x97 to 0x9B offsets are protected by EALLOW. 1: Trip Zone registers from 0x97 to 0x9B offsets are locked and not writable. Reset type: SYSRSn
2	TZCFGLOCK	R/WOnce	0h	0: TripZone registers from 0x80 to 0x8D and TZTRIPOUTSEL at 0x9D offsets are protected by EALLOW. 1: TripZone registers from 0x80 to 0x8D and TZTRIPOUTSEL at 0x9D offsets are locked and not writable. Reset type: SYSRSn
1	GLLOCK	R/WOnce	0h	0: Global Load registers from 0x34 to 0x35 offsets are protected by EALLOW. 1: Global Load registers from 0x34 to 0x35 offsets are locked and not writable Reset type: SYSRSn

**Table 22-118. EPWMLOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	HRLOCK	R/WOnce	0h	0: HRPWM registers from 0x20 to 0x2D offsets are protected by EALLOW 1: HRPWM registers from 0x20 and 0x2D offsets are locked and not writable. Reset type: SYSRSn

**22.20.2.93 HWVDELVAL Register (Offset = FDh) [Reset = 0000h]**

HWVDELVAL is shown in [Figure 22-214](#) and described in [Table 22-119](#).

Return to the [Summary Table](#).

Hardware Valley Mode Delay Register

**Figure 22-214. HWVDELVAL Register**

15	14	13	12	11	10	9	8
HWVDELVAL							
R-0h							
7	6	5	4	3	2	1	0
HWVDELVAL							
R-0h							

**Table 22-119. HWVDELVAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	HWVDELVAL	R	0h	Hardware Valley Delay Value Register This read only register reflects the hardware delay value calculated by the equations defined in VCAPCTL[VDELAYDIV]. This reflects the latest value from the hardware calculations and can change every time valley capture sequence is triggered and VCAP1 and VCAP2 values are updated. Reset type: SYSRSn

**22.20.2.94 VCNTVAL Register (Offset = FEh) [Reset = 0000h]**

VCNTVAL is shown in [Figure 22-215](#) and described in [Table 22-120](#).

Return to the [Summary Table](#).

Hardware Valley Counter Register

**Figure 22-215. VCNTVAL Register**

15	14	13	12	11	10	9	8
VCNTVAL							
R-0h							
7	6	5	4	3	2	1	0
VCNTVAL							
R-0h							

**Table 22-120. VCNTVAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	VCNTVAL	R	0h	Valley Time Base Counter Register This register reflects the captured VCNT value upon occurrence of STOPENGE selected in VCNTCFG register. Reset type: SYSRSn

### 22.20.3 EPWM\_XCMP\_REGS Registers

Table 22-121 lists the memory-mapped registers for the EPWM\_XCMP\_REGS registers. All register offset addresses not listed in Table 22-121 should be considered as reserved locations and the register contents should not be modified.

**Table 22-121. EPWM\_XCMP\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	XCMPCTL1	XCMP Mode Control Register		<a href="#">Go</a>
8h	XLOADCTL	XCMP Mode Load Control Register		<a href="#">Go</a>
Ch	XLOAD	XCMP Mode Load Enable Register		<a href="#">Go</a>
Eh	EPWMXLINKXLOAD	Link register across PWM modules		<a href="#">Go</a>
10h	XREGSHDW1STS	Shadow Buffer 1 Update Status Register		<a href="#">Go</a>
14h	XREGSHDW2STS	Shadow Buffer 2 Update Status Register		<a href="#">Go</a>
18h	XREGSHDW3STS	Shadow Buffer 3 Update Status Register		<a href="#">Go</a>
20h	XCMP1_ACTIVE	Additional Compare 1 Active Register		<a href="#">Go</a>
22h	XCMP2_ACTIVE	Additional Compare 2 Active Register		<a href="#">Go</a>
24h	XCMP3_ACTIVE	Additional Compare 3 Active Register		<a href="#">Go</a>
26h	XCMP4_ACTIVE	Additional Compare 4 Active Register		<a href="#">Go</a>
28h	XCMP5_ACTIVE	Additional Compare 5 Active Register		<a href="#">Go</a>
2Ah	XCMP6_ACTIVE	Additional Compare 6 Active Register		<a href="#">Go</a>
2Ch	XCMP7_ACTIVE	Additional Compare 7 Active Register		<a href="#">Go</a>
2Eh	XCMP8_ACTIVE	Additional Compare 8 Active Register		<a href="#">Go</a>
30h	XTBPRD_ACTIVE	Additional Time Base Period Active Register		<a href="#">Go</a>
34h	XAQCTLA_ACTIVE	AQCTLA Active Register		<a href="#">Go</a>
35h	XAQCTLB_ACTIVE	AQCTLB Active Register		<a href="#">Go</a>
3Eh	XMINMAX_ACTIVE	XMINMAX Active Register		<a href="#">Go</a>
40h	XCMP1_SHDW1	Additional Compare 1 Shadow 1 Register		<a href="#">Go</a>
42h	XCMP2_SHDW1	Additional Compare 2 Shadow 1 Register		<a href="#">Go</a>
44h	XCMP3_SHDW1	Additional Compare 3 Shadow 1 Register		<a href="#">Go</a>
46h	XCMP4_SHDW1	Additional Compare 4 Shadow 1 Register		<a href="#">Go</a>
48h	XCMP5_SHDW1	Additional Compare 5 Shadow 1 Register		<a href="#">Go</a>
4Ah	XCMP6_SHDW1	Additional Compare 6 Shadow 1 Register		<a href="#">Go</a>
4Ch	XCMP7_SHDW1	Additional Compare 7 Shadow 1 Register		<a href="#">Go</a>
4Eh	XCMP8_SHDW1	Additional Compare 8 Shadow 1 Register		<a href="#">Go</a>
50h	XTBPRD_SHDW1	Additional Time Base Period Shadow 1 Register		<a href="#">Go</a>
54h	XAQCTLA_SHDW1	XAQCTLA Shadow 1 Register		<a href="#">Go</a>
55h	XAQCTLB_SHDW1	XAQCTLB Shadow 1 Register		<a href="#">Go</a>
57h	CMPC_SHDW1	CMPC Shadow 1 Register		<a href="#">Go</a>
59h	CMPD_SHDW1	CMPD Shadow 1 Register		<a href="#">Go</a>
5Eh	XMINMAX_SHDW1	XMINMAX Shadow 1 Register		<a href="#">Go</a>
60h	XCMP1_SHDW2	Additional Compare 1 Shadow 2 Register		<a href="#">Go</a>
62h	XCMP2_SHDW2	Additional Compare 2 Shadow 2 Register		<a href="#">Go</a>
64h	XCMP3_SHDW2	Additional Compare 3 Shadow 2 Register		<a href="#">Go</a>
66h	XCMP4_SHDW2	Additional Compare 4 Shadow 2 Register		<a href="#">Go</a>
68h	XCMP5_SHDW2	Additional Compare 5 Shadow 2 Register		<a href="#">Go</a>
6Ah	XCMP6_SHDW2	Additional Compare 6 Shadow 2 Register		<a href="#">Go</a>
6Ch	XCMP7_SHDW2	Additional Compare 7 Shadow 2 Register		<a href="#">Go</a>

**Table 22-121. EPWM\_XCMP\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
6Eh	XCMP8_SHDW2	Additional Compare 8 Shadow 2 Register		<a href="#">Go</a>
70h	XTBPRD_SHDW2	Additional Time Base Period Shadow 2 Register		<a href="#">Go</a>
74h	XAQCTLA_SHDW2	XAQCTLA Shadow 2 Register		<a href="#">Go</a>
75h	XAQCTLB_SHDW2	XAQCTLB Shadow 2 Register		<a href="#">Go</a>
77h	CMPC_SHDW2	CMPC Shadow 2 Register		<a href="#">Go</a>
79h	CMPD_SHDW2	CMPD Shadow 2 Register		<a href="#">Go</a>
7Eh	XMINMAX_SHDW2	XMINMAX Shadow 2 Register		<a href="#">Go</a>
80h	XCMP1_SHDW3	Additional Compare 1 Shadow 3 Register		<a href="#">Go</a>
82h	XCMP2_SHDW3	Additional Compare 2 Shadow 3 Register		<a href="#">Go</a>
84h	XCMP3_SHDW3	Additional Compare 3 Shadow 3 Register		<a href="#">Go</a>
86h	XCMP4_SHDW3	Additional Compare 4 Shadow 3 Register		<a href="#">Go</a>
88h	XCMP5_SHDW3	Additional Compare 5 Shadow 3 Register		<a href="#">Go</a>
8Ah	XCMP6_SHDW3	Additional Compare 6 Shadow 3 Register		<a href="#">Go</a>
8Ch	XCMP7_SHDW3	Additional Compare 7 Shadow 3 Register		<a href="#">Go</a>
8Eh	XCMP8_SHDW3	Additional Compare 8 Shadow 3 Register		<a href="#">Go</a>
90h	XTBPRD_SHDW3	Additional Time Base Period Shadow 3 Register		<a href="#">Go</a>
94h	XAQCTLA_SHDW3	XAQCTLA Shadow 3 Register		<a href="#">Go</a>
95h	XAQCTLB_SHDW3	XAQCTLB Shadow 3 Register		<a href="#">Go</a>
97h	CMPC_SHDW3	CMPC Shadow 3 Register		<a href="#">Go</a>
99h	CMPD_SHDW3	CMPD Shadow 3 Register		<a href="#">Go</a>
9Eh	XMINMAX_SHDW3	XMINMAX Shadow 3 Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 22-122](#) shows the codes that are used for access types in this section.

**Table 22-122. EPWM\_XCMP\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 22.20.3.1 XCMPCTL1 Register (Offset = 0h) [Reset = 0000000h]

XCMPCTL1 is shown in [Figure 22-216](#) and described in [Table 22-123](#).

Return to the [Summary Table](#).

XCMP Mode Control Register

**Figure 22-216. XCMPCTL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED				XCMPB_ALLOC			
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
XCMPA_ALLOC				RESERVED		XCMPSPPLIT	XCMPEN
R/W-0h				R-0-0h		R/W-0h	R/W-0h

**Table 22-123. XCMPCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R-0	0h	Reserved
11-8	XCMPB_ALLOC	R/W	0h	XCMPn register allocation for CMPB: 0 : Reserved 1: Reserved 2 : Reserved 3: Reserved 4: Reserved 5: XCMP5 6: XCMP5, XCMP6 7: XCMP5, XCMP6, XCMP7 8: XCMP5, XCMP6, XCMP7, XCMP8 This register settings will take effect only when XCMPEN==1 And XCMPSPPLIT ==1 Reset type: SYSRSn
7-4	XCMPA_ALLOC	R/W	0h	XCMPn register allocation for CMPA: 0: No XCMP 1: XCMP1 2: XCMP1, XCMP2 3: XCMP1, XCMP2, XCMP3 4: XCMP1, XCMP2, XCMP3, XCMP4 5: XCMP1, XCMP2, XCMP3, XCMP4, XCMP5 6: XCMP1, XCMP2, XCMP3, XCMP4, XCMP5, XCMP6 7: XCMP1, XCMP2, XCMP3, XCMP4, XCMP5, XCMP6, XCMP7 8: XCMP1, XCMP2, XCMP3, XCMP4, XCMP5, XCMP6, XCMP7, XCMP8 This register settings will take effect only when XCMPEN==1 If XCMPSPPLIT ==1, this field cannot be greater than 4. If XCMPSPPLIT ==1 only lower 3 bits are used in this field. Reset type: SYSRSn
3-2	RESERVED	R-0	0h	Reserved



**Table 22-123. XCOMPCTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	XCMPSPLIT	R/W	0h	XCOMP Register Allocation Options: 0 : XCOMP1-8 --> CMPA 1 : XCOMP1-4 -->CMPA, XCOMP5-8 --> CMPB This register settings will take effect only when XCOMPEN==1 Reset type: SYSRSn
0	XCOMPEN	R/W	0h	XCOMP Compare Register Operation Enable: 0: XCOMP register operation Disabled (Operation compatible to Type-4) 1: XCOMP register operation Enabled (New CMPx registers are effective) Reset type: SYSRSn

### 22.20.3.2 XLOADCTL Register (Offset = 8h) [Reset = 0000000h]

XLOADCTL is shown in [Figure 22-217](#) and described in [Table 22-124](#).

Return to the [Summary Table](#).

XCMP Mode Load Control Register

**Figure 22-217. XLOADCTL Register**

31	30	29	28	27	26	25	24
RESERVED	RPTBUF3CNT			RESERVED	RPTBUF3PRD		
R-0-0h	R-0h			R-0-0h	R/W-0h		
23	22	21	20	19	18	17	16
RESERVED	RPTBUF2CNT			RESERVED	RPTBUF2PRD		
R-0-0h	R-0h			R-0-0h	R/W-0h		
15	14	13	12	11	10	9	8
RESERVED				SHDWBUFPTR_LOADMULTIPLE		SHDWBUFPTR_LOADONCE	
R-0-0h				R-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		SHDWLEVEL		RESERVED	LOADMODE	RESERVED	
R-0-0h		R/W-0h		R-0-0h	R/W-0h	R-0-0h	

**Table 22-124. XLOADCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0	0h	Reserved
30-28	RPTBUF3CNT	R	0h	Repeat Count Status Shadow Buffer 3: These bits indicate how many times shadow buffer 3 has been applied before moving to the next buffer I,e, shadow buffer 1. 000: Shadow buffer reset value with STARTLD and copied to Active register 001: Shadow buffer applied twice on 2 successive load strobes 010: Shadow buffer applied thrice on 3 successive load strobes . . 111: Shadow buffer applied 8 times on 8 successive load strobes These bits reset to zero every time STARTLD is initiated. Reset type: SYSRSn
27	RESERVED	R-0	0h	Reserved
26-24	RPTBUF3PRD	R/W	0h	Repeat Count Shadow Buffer 3 : These bits indicate how many times shadow buffer 3 will be applied before moving to the next buffer I,e, shadow buffer 1. 000: Apply shadow buffer once and move to the next shadow buffer on the following load pulse 001: Apply shadow buffer twice on 2 successive load strobes and move to the next shadow buffer on the following load pulse 010: Apply shadow buffer thrice on 3 successive load strobes and move to the next shadow buffer on the following load pulse . . 111: Apply shadow buffer 8 times on 8 successive load strobes and move to the next shadow buffer on the following load pulse Reset type: SYSRSn
23	RESERVED	R-0	0h	Reserved

**Table 22-124. XLOADCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22-20	RPTBUF2CNT	R	0h	Repeat Count Status Shadow Buffer 2: These bits indicate how many times shadow buffer 2 has been applied before moving to the next buffer I.e, shadow buffer 1. 000: Shadow buffer reset value with STARTLD and copied to Active register 001: Shadow buffer applied twice on 2 successive load strobes 010: Shadow buffer applied thrice on 3 successive load strobes . . 111: Shadow buffer applied 8 times on 8 successive load strobes These bits reset to zero every time STARTLD is initiated. Reset type: SYSRSn
19	RESERVED	R-0	0h	Reserved
18-16	RPTBUF2PRD	R/W	0h	Repeat Count Shadow Buffer 2 : These bits indicate how many times shadow buffer 2 will be applied before moving to the next buffer I.e, shadow buffer 1. 000: Apply shadow buffer once and move to the next shadow buffer on the following load pulse 001: Apply shadow buffer twice on 2 successive load strobes and move to the next shadow buffer on the following load pulse 010: Apply shadow buffer thrice on 3 successive load strobes and move to the next shadow buffer on the following load pulse . . 111: Apply shadow buffer 8 times on 8 successive load strobes and move to the next shadow buffer on the following load pulse Reset type: SYSRSn
15-12	RESERVED	R-0	0h	Reserved
11-10	SHDWBUFPTR_LOADMULTIPLE	R	0h	Register Load event count: These bits indicate the current shadow buffer in use. 00: Reset value 01: Shadow buffer 1 in use 10: Shadow buffer 2 in use 11: Shadow buffer 3 in use Reset type: SYSRSn
9-8	SHDWBUFPTR_LOADONCE	R/W	0h	Register Load event count: These bits indicate the current shadow buffer in use. 00: Reset value 01: Shadow buffer 1 in use 10: 2 Shadow buffer 2 in use 11: 3 Shadow buffer 3 in use Reset type: SYSRSn
7-6	RESERVED	R-0	0h	Reserved
5-4	SHDWLEVEL	R/W	0h	Shadow Register Level Allocation Options: These bits are effective only when XCOMPEN is enabled. 00 : Shadow level is set at zero. Active register is available 01 : Shadow level is set at 1. SHDW1 and Active registers are available 10 : Shadow level is set at 1. SHDW1, SHDW2 and Active registers are available 11 : Shadow level is set at 1. SHDW1, SHDW2, SHDW3 and Active registers are available Reset type: SYSRSn
3	RESERVED	R-0	0h	Reserved

**Table 22-124. XLOADCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	LOADMODE	R/W	0h	<p>Load mode selection for Shadow registers: These bits are effective only when XCOMPEN is enabled.</p> <p>0 : (LOADONCE) Load occurs at every load strobe (CNT_Zero or FRCLD) from SHDWn Active registers. And STARTLD is cleared after 1 load strobe. SHDWBUFPtr is not automatically decremented in this case. SHDWBUFPtr needs to be set for subsequent loads.</p> <p>1 : (LOADMULTIPLE) Load occurs at every load strobe (CNT_Zero or FRCLD) from SHDWn Active registers. And STARTLD is cleared after SHDWLEVEL number of load strobes. SHDWBUFPtr decrements by 1 on a load strobe, until the SHDWBUFPtr reaches 1.</p> <p>Reset type: SYSRSn</p>
1-0	RESERVED	R-0	0h	Reserved

### 22.20.3.3 XLOAD Register (Offset = Ch) [Reset = 0000000h]

XLOAD is shown in [Figure 22-218](#) and described in [Table 22-125](#).

Return to the [Summary Table](#).

XCMP Mode Load Enable Register

**Figure 22-218. XLOAD Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						FRCLD	STARTLD
R-0-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 22-125. XLOAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	FRCLD	R-0/W1S	0h	Force reload event in one shot mode : 1: Writing a 1 to this bit turn force one load event at the input of the event pre-scale counter as shown in the diagram below. This bit is intended to be used for testing and/or software force loading of the events in global load mode. 0: Writing of 0 will be ignored. Always reads back a 0. Reset type: SYSRSn
0	STARTLD	R-0/W1S	0h	Enable reload event : 1: Writing a 1 to this bit turn the one shot latch condition ON. Upon occurrence of a chosen load strobe, one shadow to active reload occurs and the latch will be cleared. Hence writing '1' to this bit would allow load strobe event to pass through and block further strobe events. 0: Writing of 0 will be ignored. Always reads back a 0. Reset type: SYSRSn

### 22.20.3.4 EPWMXLINKXLOAD Register (Offset = Eh) [Reset = 00000XXh]

EPWMXLINKXLOAD is shown in [Figure 22-219](#) and described in [Table 22-126](#).

Return to the [Summary Table](#).

Link register across PWM modules

**Figure 22-219. EPWMXLINKXLOAD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											XLOADLINK				
R-0-0h											R/W-Xh				

**Table 22-126. EPWMXLINKXLOAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R-0	0h	Reserved
4-0	XLOADLINK	R/W	Xh	XLOAD Link Bits: Writes to the XLOAD registers in the ePWM module selected by the following bit selections results in a simultaneous write to the current ePWM module's XLOAD registers 00000: ePWM1 00001: ePWM2 ... Up to the last instance of ePWM. All others are reserved. Reset type: SYSRSn

### 22.20.3.5 XREGSHDW1STS Register (Offset = 10h) [Reset = 0000000h]

XREGSHDW1STS is shown in [Figure 22-220](#) and described in [Table 22-127](#).

Return to the [Summary Table](#).

Shadow Buffer 1 Update Status Register

**Figure 22-220. XREGSHDW1STS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	XMIN_SHDW1 FULL	XMAX_SHDW1 FULL	XAQCTLB_SH DW1FULL	XAQCTLA_SH DW1FULL	CMPD_SHDW1 FULL	CMPC_SHDW1 FULL	XTBPRD_SHD W1FULL
R-0-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
XCMP8_SHDW 1FULL	XCMP7_SHDW 1FULL	XCMP6_SHDW 1FULL	XCMP5_SHDW 1FULL	XCMP4_SHDW 1FULL	XCMP3_SHDW 1FULL	XCMP2_SHDW 1FULL	XCMP1_SHDW 1FULL
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 22-127. XREGSHDW1STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R-0	0h	Reserved
14	XMIN_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
13	XMAX_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
12	XAQCTLB_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
11	XAQCTLA_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
10	CMPD_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
9	CMPC_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
8	XTBPRD_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn

**Table 22-127. XREGSHDW1STS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	XCMP8_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
6	XCMP7_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
5	XCMP6_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
4	XCMP5_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
3	XCMP4_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
2	XCMP3_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
1	XCMP2_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
0	XCMP1_SHDW1FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn



### 22.20.3.6 XREGSHDW2STS Register (Offset = 14h) [Reset = 0000000h]

XREGSHDW2STS is shown in [Figure 22-221](#) and described in [Table 22-128](#).

Return to the [Summary Table](#).

Shadow Buffer 2 Update Status Register

**Figure 22-221. XREGSHDW2STS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	XMIN_SHDW2 FULL	XMAX_SHDW2 FULL	XAQCTLB_SH DW2FULL	XAQCTLA_SH DW2FULL	CMPD_SHDW2 FULL	CMPC_SHDW2 FULL	XTBPRD_SHD W2FULL
R-0-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
XCMP8_SHDW 2FULL	XCMP7_SHDW 2FULL	XCMP6_SHDW 2FULL	XCMP5_SHDW 2FULL	XCMP4_SHDW 2FULL	XCMP3_SHDW 2FULL	XCMP2_SHDW 2FULL	XCMP1_SHDW 2FULL
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 22-128. XREGSHDW2STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R-0	0h	Reserved
14	XMIN_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
13	XMAX_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
12	XAQCTLB_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
11	XAQCTLA_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
10	CMPD_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
9	CMPC_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
8	XTBPRD_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn

**Table 22-128. XREGSHDW2STS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	XCMP8_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
6	XCMP7_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
5	XCMP6_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
4	XCMP5_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
3	XCMP4_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
2	XCMP3_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
1	XCMP2_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
0	XCMP1_SHDW2FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn

**22.20.3.7 XREGSHDW3STS Register (Offset = 18h) [Reset = 0000000h]**

 XREGSHDW3STS is shown in [Figure 22-222](#) and described in [Table 22-129](#).

 Return to the [Summary Table](#).

Shadow Buffer 3 Update Status Register

**Figure 22-222. XREGSHDW3STS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	XMIN_SHDW3 FULL	XMAX_SHDW3 FULL	XAQCTLB_SH DW3FULL	XAQCTLA_SH DW3FULL	CMPD_SHDW3 FULL	CMPC_SHDW3 FULL	XTBPRD_SHD W3FULL
R-0-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
XCMP8_SHDW 3FULL	XCMP7_SHDW 3FULL	XCMP6_SHDW 3FULL	XCMP5_SHDW 3FULL	XCMP4_SHDW 3FULL	XCMP3_SHDW 3FULL	XCMP2_SHDW 3FULL	XCMP1_SHDW 3FULL
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 22-129. XREGSHDW3STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R-0	0h	Reserved
14	XMIN_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
13	XMAX_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
12	XAQCTLB_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
11	XAQCTLA_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
10	CMPD_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
9	CMPC_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
8	XTBPRD_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn

**Table 22-129. XREGSHDW3STS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	XCMP8_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
6	XCMP7_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
5	XCMP6_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
4	XCMP5_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
3	XCMP4_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
2	XCMP3_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
1	XCMP2_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn
0	XCMP1_SHDW3FULL	R	0h	0 Shadow Register is not full yet 1 Indicates the Shadow Register is full, a CPU write will over-write current Shadow value Reset type: SYSRSn

### 22.20.3.8 XCMP1\_ACTIVE Register (Offset = 20h) [Reset = 0000000h]

XCMP1\_ACTIVE is shown in [Figure 22-223](#) and described in [Table 22-130](#).

Return to the [Summary Table](#).

Additional Compare 1 Active Register

**Figure 22-223. XCMP1\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP1_ACTIVE																XCMP1HR_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-130. XCMP1\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP1_ACTIVE	R/W	0h	XCMP1_ACTIVE Register The value in the XCMP1_ACTIVE register is loaded into CMPA/B (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP1HR_ACTIVE	R/W	0h	XCMP1HR_ACTIVE Register The value in the XCMP1HR_ACTIVE register is loaded into CMPA/BHR (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.9 XCMP2\_ACTIVE Register (Offset = 22h) [Reset = 0000000h]

XCMP2\_ACTIVE is shown in [Figure 22-224](#) and described in [Table 22-131](#).

Return to the [Summary Table](#).

Additional Compare 2 Active Register

**Figure 22-224. XCMP2\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP2_ACTIVE																XCMP2HR_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-131. XCMP2\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP2_ACTIVE	R/W	0h	XCMP2_ACTIVE Register The value in the XCMP2_ACTIVE register is loaded into CMPA/B (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP2HR_ACTIVE	R/W	0h	XCMP2HR_ACTIVE Register The value in the XCMP2HR_ACTIVE register is loaded into CMPA/BHR (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.10 XCMP3\_ACTIVE Register (Offset = 24h) [Reset = 00000000h]

XCMP3\_ACTIVE is shown in [Figure 22-225](#) and described in [Table 22-132](#).

Return to the [Summary Table](#).

Additional Compare 3 Active Register

**Figure 22-225. XCMP3\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP3_ACTIVE																XCMP3HR_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-132. XCMP3\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP3_ACTIVE	R/W	0h	XCMP3_ACTIVE Register The value in the XCMP3_ACTIVE register is loaded into CMPA/B (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP3HR_ACTIVE	R/W	0h	XCMP3HR_ACTIVE Register The value in the XCMP3HR_ACTIVE register is loaded into CMPA/BHR (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.11 XCMP4\_ACTIVE Register (Offset = 26h) [Reset = 0000000h]

XCMP4\_ACTIVE is shown in [Figure 22-226](#) and described in [Table 22-133](#).

Return to the [Summary Table](#).

Additional Compare 4 Active Register

**Figure 22-226. XCMP4\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP4_ACTIVE																XCMP4HR_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-133. XCMP4\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP4_ACTIVE	R/W	0h	XCMP4_ACTIVE Register The value in the XCMP4_ACTIVE register is loaded into CMPA/B (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP4HR_ACTIVE	R/W	0h	XCMP4HR_ACTIVE Register The value in the XCMP4HR_ACTIVE register is loaded into CMPA/BHR (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn



### 22.20.3.12 XCMP5\_ACTIVE Register (Offset = 28h) [Reset = 00000000h]

XCMP5\_ACTIVE is shown in [Figure 22-227](#) and described in [Table 22-134](#).

Return to the [Summary Table](#).

Additional Compare 5 Active Register

**Figure 22-227. XCMP5\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP5_ACTIVE																XCMP5HR_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-134. XCMP5\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP5_ACTIVE	R/W	0h	XCMP5_ACTIVE Register The value in the XCMP5_ACTIVE register is loaded into CMPA/B (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP5HR_ACTIVE	R/W	0h	XCMP5HR_ACTIVE Register The value in the XCMP5HR_ACTIVE register is loaded into CMPA/BHR (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.13 XCMP6\_ACTIVE Register (Offset = 2Ah) [Reset = 0000000h]

XCMP6\_ACTIVE is shown in [Figure 22-228](#) and described in [Table 22-135](#).

Return to the [Summary Table](#).

Additional Compare 6 Active Register

**Figure 22-228. XCMP6\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP6_ACTIVE																XCMP6HR_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-135. XCMP6\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP6_ACTIVE	R/W	0h	XCMP6_ACTIVE Register The value in the XCMP6_ACTIVE register is loaded into CMPA/B (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP6HR_ACTIVE	R/W	0h	XCMP6HR_ACTIVE Register The value in the XCMP6HR_ACTIVE register is loaded into CMPA/BHR (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.14 XCMP7\_ACTIVE Register (Offset = 2Ch) [Reset = 0000000h]

XCMP7\_ACTIVE is shown in [Figure 22-229](#) and described in [Table 22-136](#).

Return to the [Summary Table](#).

Additional Compare 7 Active Register

**Figure 22-229. XCMP7\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP7_ACTIVE																XCMP7HR_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-136. XCMP7\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP7_ACTIVE	R/W	0h	XCMP7_ACTIVE Register The value in the XCMP7_ACTIVE register is loaded into CMPA/B (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP7HR_ACTIVE	R/W	0h	XCMP7HR_ACTIVE Register The value in the XCMP7HR_ACTIVE register is loaded into CMPA/BHR (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.15 XCMP8\_ACTIVE Register (Offset = 2Eh) [Reset = 0000000h]

XCMP8\_ACTIVE is shown in [Figure 22-230](#) and described in [Table 22-137](#).

Return to the [Summary Table](#).

Additional Compare 8 Active Register

**Figure 22-230. XCMP8\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP8_ACTIVE																XCMP8HR_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-137. XCMP8\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP8_ACTIVE	R/W	0h	XCMP8_ACTIVE Register The value in the XCMP8_ACTIVE register is loaded into CMPA/B (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP8HR_ACTIVE	R/W	0h	XCMP8HR_ACTIVE Register The value in the XCMP8HR_ACTIVE register is loaded into CMPA/BHR (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.16 XTBPRD\_ACTIVE Register (Offset = 30h) [Reset = 0000000h]

XTBPRD\_ACTIVE is shown in [Figure 22-231](#) and described in [Table 22-138](#).

Return to the [Summary Table](#).

Additional Time Base Period Active Register

**Figure 22-231. XTBPRD\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XTBPRD_ACTIVE																XTBPRDHR_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-138. XTBPRD\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XTBPRD_ACTIVE	R/W	0h	The value in the XTBPRD_ACTIVE register is loaded into TBPRD (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn
15-0	XTBPRDHR_ACTIVE	R/W	0h	The value in the XTBPRDHR_ACTIVE register is loaded into TBPRDHR (shadow/active) registers when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.17 XAQCTLA\_ACTIVE Register (Offset = 34h) [Reset = 0000h]

XAQCTLA\_ACTIVE is shown in [Figure 22-232](#) and described in [Table 22-139](#).

Return to the [Summary Table](#).

XAQCTLA Active Register

**Figure 22-232. XAQCTLA\_ACTIVE Register**

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
XCMP4		XCMP3		XCMP2		XCMP1	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-139. XAQCTLA\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	XCMP8	R/W	0h	Action when Counter = CMP8 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
13-12	XCMP7	R/W	0h	Action when Counter = CMP7 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
11-10	XCMP6	R/W	0h	Action when Counter = CMP6 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
9-8	XCMP5	R/W	0h	Action when Counter = CMP5 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
7-6	XCMP4	R/W	0h	Action when Counter = CMP4 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
5-4	XCMP3	R/W	0h	Action when Counter = CMP3 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn

**Table 22-139. XAQCTLA\_ACTIVE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	XCMP2	R/W	0h	Action when Counter = CMP2 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
1-0	XCMP1	R/W	0h	Action when Counter = CMP1 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn

### 22.20.3.18 XAQCTLB\_ACTIVE Register (Offset = 35h) [Reset = 0000h]

XAQCTLB\_ACTIVE is shown in [Figure 22-233](#) and described in [Table 22-140](#).

Return to the [Summary Table](#).

XAQCTLB Active Register

**Figure 22-233. XAQCTLB\_ACTIVE Register**

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 22-140. XAQCTLB\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	XCMP8	R/W	0h	Action when Counter = CMP8 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
13-12	XCMP7	R/W	0h	Action when Counter = CMP7 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
11-10	XCMP6	R/W	0h	Action when Counter = CMP6 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
9-8	XCMP5	R/W	0h	Action when Counter = CMP5 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
7-0	RESERVED	R-0	0h	Reserved



### 22.20.3.19 XMINMAX\_ACTIVE Register (Offset = 3Eh) [Reset = 0000000h]

XMINMAX\_ACTIVE is shown in [Figure 22-234](#) and described in [Table 22-141](#).

Return to the [Summary Table](#).

XMINMAX Active Register

**Figure 22-234. XMINMAX\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XMIN_ACTIVE																XMAX_ACTIVE															
R/W-0h																R/W-0h															

**Table 22-141. XMINMAX\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XMIN_ACTIVE	R/W	0h	The value in the XMIN_ACTIVE register is used for comparison against the threshold of the capture counter at any given time. Reset type: SYSRSn
15-0	XMAX_ACTIVE	R/W	0h	The value in the XMAX_ACTIVE register is used for comparison against the threshold of the capture counter at any given time. Reset type: SYSRSn

### 22.20.3.20 XCMP1\_SHDW1 Register (Offset = 40h) [Reset = 00000000h]

XCMP1\_SHDW1 is shown in [Figure 22-235](#) and described in [Table 22-142](#).

Return to the [Summary Table](#).

Additional Compare 1 Shadow 1 Register

**Figure 22-235. XCMP1\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP1_SHDW1																XCMP1HR_SHDW1															
R/W-0h																R/W-0h															

**Table 22-142. XCMP1\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP1_SHDW1	R/W	0h	XCMP1_SHDW1 Register The value in the XCMP1_SHDW1 register is loaded into XCMP1_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP1HR_SHDW1	R/W	0h	XCMP1HR_SHDW1 Register The value in the XCMP1HR_SHDW1 register is loaded into XCMP1HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.21 XCMP2\_SHDW1 Register (Offset = 42h) [Reset = 0000000h]

XCMP2\_SHDW1 is shown in [Figure 22-236](#) and described in [Table 22-143](#).

Return to the [Summary Table](#).

Additional Compare 2 Shadow 1 Register

**Figure 22-236. XCMP2\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP2_SHDW1																XCMP2HR_SHDW1															
R/W-0h																R/W-0h															

**Table 22-143. XCMP2\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP2_SHDW1	R/W	0h	XCMP2_SHDW1 Register The value in the XCMP2_SHDW1 register is loaded into XCMP2_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP2HR_SHDW1	R/W	0h	XCMP2HR_SHDW1 Register The value in the XCMP2HR_SHDW1 register is loaded into XCMP2HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.22 XCMP3\_SHDW1 Register (Offset = 44h) [Reset = 0000000h]

XCMP3\_SHDW1 is shown in [Figure 22-237](#) and described in [Table 22-144](#).

Return to the [Summary Table](#).

Additional Compare 3 Shadow 1 Register

**Figure 22-237. XCMP3\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP3_SHDW1																XCMP3HR_SHDW1															
R/W-0h																R/W-0h															

**Table 22-144. XCMP3\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP3_SHDW1	R/W	0h	XCMP3_SHDW1 Register The value in the XCMP3_SHDW1 register is loaded into XCMP3_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP3HR_SHDW1	R/W	0h	XCMP3HR_SHDW1 Register The value in the XCMP3HR_SHDW1 register is loaded into XCMP3HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.23 XCMP4\_SHDW1 Register (Offset = 46h) [Reset = 00000000h]

XCMP4\_SHDW1 is shown in [Figure 22-238](#) and described in [Table 22-145](#).

Return to the [Summary Table](#).

Additional Compare 4 Shadow 1 Register

**Figure 22-238. XCMP4\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP4_SHDW1																XCMP4HR_SHDW1															
R/W-0h																R/W-0h															

**Table 22-145. XCMP4\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP4_SHDW1	R/W	0h	XCMP4_SHDW1 Register The value in the XCMP4_SHDW1 register is loaded into XCMP4_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP4HR_SHDW1	R/W	0h	XCMP4HR_SHDW1 Register The value in the XCMP4HR_SHDW1 register is loaded into XCMP4HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.24 XCMP5\_SHDW1 Register (Offset = 48h) [Reset = 0000000h]

XCMP5\_SHDW1 is shown in [Figure 22-239](#) and described in [Table 22-146](#).

Return to the [Summary Table](#).

Additional Compare 5 Shadow 1 Register

**Figure 22-239. XCMP5\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP5_SHDW1																XCMP5HR_SHDW1															
R/W-0h																R/W-0h															

**Table 22-146. XCMP5\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP5_SHDW1	R/W	0h	XCMP5_SHDW1 Register The value in the XCMP5_SHDW1 register is loaded into XCMP5_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP5HR_SHDW1	R/W	0h	XCMP5HR_SHDW1 Register The value in the XCMP5HR_SHDW1 register is loaded into XCMP5HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.25 XCMP6\_SHDW1 Register (Offset = 4Ah) [Reset = 0000000h]

XCMP6\_SHDW1 is shown in [Figure 22-240](#) and described in [Table 22-147](#).

Return to the [Summary Table](#).

Additional Compare 6 Shadow 1 Register

**Figure 22-240. XCMP6\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP6_SHDW1																XCMP6HR_SHDW1															
R/W-0h																R/W-0h															

**Table 22-147. XCMP6\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP6_SHDW1	R/W	0h	XCMP6_SHDW1 Register The value in the XCMP6_SHDW1 register is loaded into XCMP6_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP6HR_SHDW1	R/W	0h	XCMP6HR_SHDW1 Register The value in the XCMP6HR_SHDW1 register is loaded into XCMP6HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.26 XCMP7\_SHDW1 Register (Offset = 4Ch) [Reset = 0000000h]

XCMP7\_SHDW1 is shown in [Figure 22-241](#) and described in [Table 22-148](#).

Return to the [Summary Table](#).

Additional Compare 7 Shadow 1 Register

**Figure 22-241. XCMP7\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP7_SHDW1																XCMP7HR_SHDW1															
R/W-0h																R/W-0h															

**Table 22-148. XCMP7\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP7_SHDW1	R/W	0h	XCMP7_SHDW1 Register The value in the XCMP7_SHDW1 register is loaded into XCMP7_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP7HR_SHDW1	R/W	0h	XCMP7HR_SHDW1 Register The value in the XCMP7HR_SHDW1 register is loaded into XCMP7HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn



### 22.20.3.27 XCMP8\_SHDW1 Register (Offset = 4Eh) [Reset = 0000000h]

XCMP8\_SHDW1 is shown in [Figure 22-242](#) and described in [Table 22-149](#).

Return to the [Summary Table](#).

Additional Compare 8 Shadow 1 Register

**Figure 22-242. XCMP8\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP8_SHDW1																XCMP8HR_SHDW1															
R/W-0h																R/W-0h															

**Table 22-149. XCMP8\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP8_SHDW1	R/W	0h	XCMP8_SHDW1 Register The value in the XCMP8_SHDW1 register is loaded into XCMP8_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP8HR_SHDW1	R/W	0h	XCMP8HR_SHDW1 Register The value in the XCMP8HR_SHDW1 register is loaded into XCMP8HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.28 XTBPRD\_SHDW1 Register (Offset = 50h) [Reset = 0000000h]

XTBPRD\_SHDW1 is shown in [Figure 22-243](#) and described in [Table 22-150](#).

Return to the [Summary Table](#).

Additional Time Base Period Shadow 1 Register

**Figure 22-243. XTBPRD\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XTBPRD_SHDW1																XTBPRDHR_SHDW1															
R/W-0h																R/W-0h															

**Table 22-150. XTBPRD\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XTBPRD_SHDW1	R/W	0h	The value in the XTBPRD_SHDW1 register is loaded into XTBPRD_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XTBPRDHR_SHDW1	R/W	0h	The value in the XTBPRDHR_SHDW1 register is loaded into XTBPRDHR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.29 XAQCTLA\_SHDW1 Register (Offset = 54h) [Reset = 0000h]

XAQCTLA\_SHDW1 is shown in [Figure 22-244](#) and described in [Table 22-151](#).

Return to the [Summary Table](#).

XAQCTLA Shadow 1 Register

**Figure 22-244. XAQCTLA\_SHDW1 Register**

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
XCMP4		XCMP3		XCMP2		XCMP1	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-151. XAQCTLA\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	XCMP8	R/W	0h	Action when Counter = CMP8 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
13-12	XCMP7	R/W	0h	Action when Counter = CMP7 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
11-10	XCMP6	R/W	0h	Action when Counter = CMP6 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
9-8	XCMP5	R/W	0h	Action when Counter = CMP5 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
7-6	XCMP4	R/W	0h	Action when Counter = CMP4 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
5-4	XCMP3	R/W	0h	Action when Counter = CMP3 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn

**Table 22-151. XAQCTLA\_SHDW1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	XCMP2	R/W	0h	Action when Counter = CMP2 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
1-0	XCMP1	R/W	0h	Action when Counter = CMP1 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn

### 22.20.3.30 XAQCTLB\_SHDW1 Register (Offset = 55h) [Reset = 0000h]

XAQCTLB\_SHDW1 is shown in [Figure 22-245](#) and described in [Table 22-152](#).

Return to the [Summary Table](#).

XAQCTLB Shadow 1 Register

**Figure 22-245. XAQCTLB\_SHDW1 Register**

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 22-152. XAQCTLB\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	XCMP8	R/W	0h	Action when Counter = CMP8 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
13-12	XCMP7	R/W	0h	Action when Counter = CMP7 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
11-10	XCMP6	R/W	0h	Action when Counter = CMP6 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
9-8	XCMP5	R/W	0h	Action when Counter = CMP5 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
7-0	RESERVED	R-0	0h	Reserved

### 22.20.3.31 CMPC\_SHDW1 Register (Offset = 57h) [Reset = 0000h]

CMPC\_SHDW1 is shown in [Figure 22-246](#) and described in [Table 22-153](#).

Return to the [Summary Table](#).

CMPC Shadow 1 Register

**Figure 22-246. CMPC\_SHDW1 Register**

15	14	13	12	11	10	9	8
CMPC_SHDW1							
R/W-0h							
7	6	5	4	3	2	1	0
CMPC_SHDW1							
R/W-0h							

**Table 22-153. CMPC\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPC_SHDW1	R/W	0h	The value in the CMPC_SHDW1 register is loaded into CMPC_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.32 CMPD\_SHDW1 Register (Offset = 59h) [Reset = 0000h]

CMPD\_SHDW1 is shown in [Figure 22-247](#) and described in [Table 22-154](#).

Return to the [Summary Table](#).

CMPD Shadow 1 Register

**Figure 22-247. CMPD\_SHDW1 Register**

15	14	13	12	11	10	9	8
CMPD_SHDW1							
R/W-0h							
7	6	5	4	3	2	1	0
CMPD_SHDW1							
R/W-0h							

**Table 22-154. CMPD\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPD_SHDW1	R/W	0h	The value in the CMPD_SHDW1 register is loaded into CMPD_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.33 XMINMAX\_SHDW1 Register (Offset = 5Eh) [Reset = 0000000h]

XMINMAX\_SHDW1 is shown in [Figure 22-248](#) and described in [Table 22-155](#).

Return to the [Summary Table](#).

XMINMAX Shadow 1 Register

**Figure 22-248. XMINMAX\_SHDW1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XMIN_SHDW1																XMAX_SHDW1															
R/W-0h																R/W-0h															

**Table 22-155. XMINMAX\_SHDW1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XMIN_SHDW1	R/W	0h	The value in the XMIN_SHDW1 register is loaded into XMIN_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XMAX_SHDW1	R/W	0h	The value in the XMAX_SHDW1 register is loaded into XMAX_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn



### 22.20.3.34 XCMP1\_SHDW2 Register (Offset = 60h) [Reset = 00000000h]

XCMP1\_SHDW2 is shown in [Figure 22-249](#) and described in [Table 22-156](#).

Return to the [Summary Table](#).

Additional Compare 1 Shadow 2 Register

**Figure 22-249. XCMP1\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP1_SHDW2																XCMP1HR_SHDW2															
R/W-0h																R/W-0h															

**Table 22-156. XCMP1\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP1_SHDW2	R/W	0h	XCMP1_SHDW2 Register The value in the XCMP1_SHDW2 register is loaded into XCMP1_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP1HR_SHDW2	R/W	0h	XCMP1HR_SHDW2 Register The value in the XCMP1HR_SHDW2 register is loaded into XCMP1HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.35 XCMP2\_SHDW2 Register (Offset = 62h) [Reset = 0000000h]

XCMP2\_SHDW2 is shown in [Figure 22-250](#) and described in [Table 22-157](#).

Return to the [Summary Table](#).

Additional Compare 2 Shadow 2 Register

**Figure 22-250. XCMP2\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP2_SHDW2																XCMP2HR_SHDW2															
R/W-0h																R/W-0h															

**Table 22-157. XCMP2\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP2_SHDW2	R/W	0h	XCMP2_SHDW2 Register The value in the XCMP2_SHDW2 register is loaded into XCMP2_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP2HR_SHDW2	R/W	0h	XCMP2HR_SHDW2 Register The value in the XCMP2HR_SHDW2 register is loaded into XCMP2HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.36 XCMP3\_SHDW2 Register (Offset = 64h) [Reset = 0000000h]

XCMP3\_SHDW2 is shown in [Figure 22-251](#) and described in [Table 22-158](#).

Return to the [Summary Table](#).

Additional Compare 3 Shadow 2 Register

**Figure 22-251. XCMP3\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP3_SHDW2																XCMP3HR_SHDW2															
R/W-0h																R/W-0h															

**Table 22-158. XCMP3\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP3_SHDW2	R/W	0h	XCMP3_SHDW2 Register The value in the XCMP3_SHDW2 register is loaded into XCMP3_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP3HR_SHDW2	R/W	0h	XCMP3HR_SHDW2 Register The value in the XCMP3HR_SHDW2 register is loaded into XCMP3HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.37 XCMP4\_SHDW2 Register (Offset = 66h) [Reset = 0000000h]

XCMP4\_SHDW2 is shown in [Figure 22-252](#) and described in [Table 22-159](#).

Return to the [Summary Table](#).

Additional Compare 4 Shadow 2 Register

**Figure 22-252. XCMP4\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP4_SHDW2																XCMP4HR_SHDW2															
R/W-0h																R/W-0h															

**Table 22-159. XCMP4\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP4_SHDW2	R/W	0h	XCMP4_SHDW2 Register The value in the XCMP4_SHDW2 register is loaded into XCMP4_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP4HR_SHDW2	R/W	0h	XCMP4HR_SHDW2 Register The value in the XCMP4HR_SHDW2 register is loaded into XCMP4HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.38 XCMP5\_SHDW2 Register (Offset = 68h) [Reset = 0000000h]

XCMP5\_SHDW2 is shown in [Figure 22-253](#) and described in [Table 22-160](#).

Return to the [Summary Table](#).

Additional Compare 5 Shadow 2 Register

**Figure 22-253. XCMP5\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP5_SHDW2																XCMP5HR_SHDW2															
R/W-0h																R/W-0h															

**Table 22-160. XCMP5\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP5_SHDW2	R/W	0h	XCMP5_SHDW2 Register The value in the XCMP5_SHDW2 register is loaded into XCMP5_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP5HR_SHDW2	R/W	0h	XCMP5HR_SHDW2 Register The value in the XCMP5HR_SHDW2 register is loaded into XCMP5HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.39 XCMP6\_SHDW2 Register (Offset = 6Ah) [Reset = 0000000h]

XCMP6\_SHDW2 is shown in [Figure 22-254](#) and described in [Table 22-161](#).

Return to the [Summary Table](#).

Additional Compare 6 Shadow 2 Register

**Figure 22-254. XCMP6\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP6_SHDW2																XCMP6HR_SHDW2															
R/W-0h																R/W-0h															

**Table 22-161. XCMP6\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP6_SHDW2	R/W	0h	XCMP6_SHDW2 Register The value in the XCMP6_SHDW2 register is loaded into XCMP6_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP6HR_SHDW2	R/W	0h	XCMP6HR_SHDW2 Register The value in the XCMP6HR_SHDW2 register is loaded into XCMP6HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.40 XCMP7\_SHDW2 Register (Offset = 6Ch) [Reset = 0000000h]

XCMP7\_SHDW2 is shown in [Figure 22-255](#) and described in [Table 22-162](#).

Return to the [Summary Table](#).

Additional Compare 7 Shadow 2 Register

**Figure 22-255. XCMP7\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP7_SHDW2																XCMP7HR_SHDW2															
R/W-0h																R/W-0h															

**Table 22-162. XCMP7\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP7_SHDW2	R/W	0h	XCMP7_SHDW2 Register The value in the XCMP7_SHDW2 register is loaded into XCMP7_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP7HR_SHDW2	R/W	0h	XCMP7HR_SHDW2 Register The value in the XCMP7HR_SHDW2 register is loaded into XCMP7HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.41 XCMP8\_SHDW2 Register (Offset = 6Eh) [Reset = 0000000h]

XCMP8\_SHDW2 is shown in [Figure 22-256](#) and described in [Table 22-163](#).

Return to the [Summary Table](#).

Additional Compare 8 Shadow 2 Register

**Figure 22-256. XCMP8\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP8_SHDW2																XCMP8HR_SHDW2															
R/W-0h																R/W-0h															

**Table 22-163. XCMP8\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP8_SHDW2	R/W	0h	XCMP8_SHDW2 Register The value in the XCMP8_SHDW2 register is loaded into XCMP8_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP8HR_SHDW2	R/W	0h	XCMP8HR_SHDW2 Register The value in the XCMP8HR_SHDW2 register is loaded into XCMP8HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn



### 22.20.3.42 XTBPRD\_SHDW2 Register (Offset = 70h) [Reset = 0000000h]

XTBPRD\_SHDW2 is shown in [Figure 22-257](#) and described in [Table 22-164](#).

Return to the [Summary Table](#).

Additional Time Base Period Shadow 2 Register

**Figure 22-257. XTBPRD\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XTBPRD_SHDW2																XTBPRDHR_SHDW2															
R/W-0h																R/W-0h															

**Table 22-164. XTBPRD\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XTBPRD_SHDW2	R/W	0h	The value in the XTBPRD_SHDW2 register is loaded into XTBPRD_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XTBPRDHR_SHDW2	R/W	0h	The value in the XTBPRDHR_SHDW2 register is loaded into XTBPRDHR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.43 XAQCTLA\_SHDW2 Register (Offset = 74h) [Reset = 0000h]

XAQCTLA\_SHDW2 is shown in [Figure 22-258](#) and described in [Table 22-165](#).

Return to the [Summary Table](#).

XAQCTLA Shadow 2 Register

**Figure 22-258. XAQCTLA\_SHDW2 Register**

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
XCMP4		XCMP3		XCMP2		XCMP1	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-165. XAQCTLA\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	XCMP8	R/W	0h	Action when Counter = CMP8 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
13-12	XCMP7	R/W	0h	Action when Counter = CMP7 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
11-10	XCMP6	R/W	0h	Action when Counter = CMP6 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
9-8	XCMP5	R/W	0h	Action when Counter = CMP5 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
7-6	XCMP4	R/W	0h	Action when Counter = CMP4 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
5-4	XCMP3	R/W	0h	Action when Counter = CMP3 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn

**Table 22-165. XAQCTLA\_SHDW2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	XCMP2	R/W	0h	Action when Counter = CMP2 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
1-0	XCMP1	R/W	0h	Action when Counter = CMP1 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn

### 22.20.3.44 XAQCTLB\_SHDW2 Register (Offset = 75h) [Reset = 0000h]

XAQCTLB\_SHDW2 is shown in [Figure 22-259](#) and described in [Table 22-166](#).

Return to the [Summary Table](#).

XAQCTLB Shadow 2 Register

**Figure 22-259. XAQCTLB\_SHDW2 Register**

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 22-166. XAQCTLB\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	XCMP8	R/W	0h	Action when Counter = CMP8 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
13-12	XCMP7	R/W	0h	Action when Counter = CMP7 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
11-10	XCMP6	R/W	0h	Action when Counter = CMP6 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
9-8	XCMP5	R/W	0h	Action when Counter = CMP5 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
7-0	RESERVED	R-0	0h	Reserved

### 22.20.3.45 CMPC\_SHDW2 Register (Offset = 77h) [Reset = 0000h]

CMPC\_SHDW2 is shown in [Figure 22-260](#) and described in [Table 22-167](#).

Return to the [Summary Table](#).

CMPC Shadow 2 Register

**Figure 22-260. CMPC\_SHDW2 Register**

15	14	13	12	11	10	9	8
CMPC_SHDW2							
R/W-0h							
7	6	5	4	3	2	1	0
CMPC_SHDW2							
R/W-0h							

**Table 22-167. CMPC\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPC_SHDW2	R/W	0h	The value in the CMPC_SHDW2 register is loaded into CMPC_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.46 CMPD\_SHDW2 Register (Offset = 79h) [Reset = 0000h]

CMPD\_SHDW2 is shown in [Figure 22-261](#) and described in [Table 22-168](#).

Return to the [Summary Table](#).

CMPD Shadow 2 Register

**Figure 22-261. CMPD\_SHDW2 Register**

15	14	13	12	11	10	9	8
CMPD_SHDW2							
R/W-0h							
7	6	5	4	3	2	1	0
CMPD_SHDW2							
R/W-0h							

**Table 22-168. CMPD\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPD_SHDW2	R/W	0h	The value in the CMPD_SHDW2 register is loaded into CMPD_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.47 XMINMAX\_SHDW2 Register (Offset = 7Eh) [Reset = 0000000h]

XMINMAX\_SHDW2 is shown in [Figure 22-262](#) and described in [Table 22-169](#).

Return to the [Summary Table](#).

XMINMAX Shadow 2 Register

**Figure 22-262. XMINMAX\_SHDW2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XMIN_SHDW2																XMAX_SHDW2															
R/W-0h																R/W-0h															

**Table 22-169. XMINMAX\_SHDW2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XMIN_SHDW2	R/W	0h	The value in the XMIN_SHDW2 register is loaded into XMIN_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XMAX_SHDW2	R/W	0h	The value in the XMAX_SHDW2 register is loaded into XMAX_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.48 XCMP1\_SHDW3 Register (Offset = 80h) [Reset = 00000000h]

XCMP1\_SHDW3 is shown in [Figure 22-263](#) and described in [Table 22-170](#).

Return to the [Summary Table](#).

Additional Compare 1 Shadow 3 Register

**Figure 22-263. XCMP1\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP1_SHDW3																XCMP1HR_SHDW3															
R/W-0h																R/W-0h															

**Table 22-170. XCMP1\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP1_SHDW3	R/W	0h	XCMP1_SHDW3 Register The value in the XCMP1_SHDW3 register is loaded into XCMP1_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP1HR_SHDW3	R/W	0h	XCMP1HR_SHDW3 Register The value in the XCMP1HR_SHDW3 register is loaded into XCMP1HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn



### 22.20.3.49 XCMP2\_SHDW3 Register (Offset = 82h) [Reset = 0000000h]

XCMP2\_SHDW3 is shown in [Figure 22-264](#) and described in [Table 22-171](#).

Return to the [Summary Table](#).

Additional Compare 2 Shadow 3 Register

**Figure 22-264. XCMP2\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP2_SHDW3																XCMP2HR_SHDW3															
R/W-0h																R/W-0h															

**Table 22-171. XCMP2\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP2_SHDW3	R/W	0h	XCMP2_SHDW3 Register The value in the XCMP2_SHDW3 register is loaded into XCMP2_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP2HR_SHDW3	R/W	0h	XCMP2HR_SHDW3 Register The value in the XCMP2HR_SHDW3 register is loaded into XCMP2HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.50 XCMP3\_SHDW3 Register (Offset = 84h) [Reset = 0000000h]

XCMP3\_SHDW3 is shown in [Figure 22-265](#) and described in [Table 22-172](#).

Return to the [Summary Table](#).

Additional Compare 3 Shadow 3 Register

**Figure 22-265. XCMP3\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP3_SHDW3																XCMP3HR_SHDW3															
R/W-0h																R/W-0h															

**Table 22-172. XCMP3\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP3_SHDW3	R/W	0h	XCMP3_SHDW3 Register The value in the XCMP3_SHDW3 register is loaded into XCMP3_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP3HR_SHDW3	R/W	0h	XCMP3HR_SHDW3 Register The value in the XCMP3HR_SHDW3 register is loaded into XCMP3HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.51 XCMP4\_SHDW3 Register (Offset = 86h) [Reset = 0000000h]

XCMP4\_SHDW3 is shown in [Figure 22-266](#) and described in [Table 22-173](#).

Return to the [Summary Table](#).

Additional Compare 4 Shadow 3 Register

**Figure 22-266. XCMP4\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP4_SHDW3																XCMP4HR_SHDW3															
R/W-0h																R/W-0h															

**Table 22-173. XCMP4\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP4_SHDW3	R/W	0h	XCMP4_SHDW3 Register The value in the XCMP4_SHDW3 register is loaded into XCMP4_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP4HR_SHDW3	R/W	0h	XCMP4HR_SHDW3 Register The value in the XCMP4HR_SHDW3 register is loaded into XCMP4HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.52 XCMP5\_SHDW3 Register (Offset = 88h) [Reset = 0000000h]

XCMP5\_SHDW3 is shown in [Figure 22-267](#) and described in [Table 22-174](#).

Return to the [Summary Table](#).

Additional Compare 5 Shadow 3 Register

**Figure 22-267. XCMP5\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP5_SHDW3																XCMP5HR_SHDW3															
R/W-0h																R/W-0h															

**Table 22-174. XCMP5\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP5_SHDW3	R/W	0h	XCMP5_SHDW3 Register The value in the XCMP5_SHDW3 register is loaded into XCMP5_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP5HR_SHDW3	R/W	0h	XCMP5HR_SHDW3 Register The value in the XCMP5HR_SHDW3 register is loaded into XCMP5HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.53 XCMP6\_SHDW3 Register (Offset = 8Ah) [Reset = 0000000h]

XCMP6\_SHDW3 is shown in [Figure 22-268](#) and described in [Table 22-175](#).

Return to the [Summary Table](#).

Additional Compare 6 Shadow 3 Register

**Figure 22-268. XCMP6\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP6_SHDW3																XCMP6HR_SHDW3															
R/W-0h																R/W-0h															

**Table 22-175. XCMP6\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP6_SHDW3	R/W	0h	XCMP6_SHDW3 Register The value in the XCMP6_SHDW3 register is loaded into XCMP6_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP6HR_SHDW3	R/W	0h	XCMP6HR_SHDW3 Register The value in the XCMP6HR_SHDW3 register is loaded into XCMP6HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.54 XCMP7\_SHDW3 Register (Offset = 8Ch) [Reset = 0000000h]

XCMP7\_SHDW3 is shown in [Figure 22-269](#) and described in [Table 22-176](#).

Return to the [Summary Table](#).

Additional Compare 7 Shadow 3 Register

**Figure 22-269. XCMP7\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP7_SHDW3																XCMP7HR_SHDW3															
R/W-0h																R/W-0h															

**Table 22-176. XCMP7\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP7_SHDW3	R/W	0h	XCMP7_SHDW3 Register The value in the XCMP7_SHDW3 register is loaded into XCMP7_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP7HR_SHDW3	R/W	0h	XCMP7HR_SHDW3 Register The value in the XCMP7HR_SHDW3 register is loaded into XCMP7HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.55 XCMP8\_SHDW3 Register (Offset = 8Eh) [Reset = 0000000h]

XCMP8\_SHDW3 is shown in [Figure 22-270](#) and described in [Table 22-177](#).

Return to the [Summary Table](#).

Additional Compare 8 Shadow 3 Register

**Figure 22-270. XCMP8\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XCMP8_SHDW3																XCMP8HR_SHDW3															
R/W-0h																R/W-0h															

**Table 22-177. XCMP8\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XCMP8_SHDW3	R/W	0h	XCMP8_SHDW3 Register The value in the XCMP8_SHDW3 register is loaded into XCMP8_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XCMP8HR_SHDW3	R/W	0h	XCMP8HR_SHDW3 Register The value in the XCMP8HR_SHDW3 register is loaded into XCMP8HR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.56 XTBPRD\_SHDW3 Register (Offset = 90h) [Reset = 0000000h]

XTBPRD\_SHDW3 is shown in [Figure 22-271](#) and described in [Table 22-178](#).

Return to the [Summary Table](#).

Additional Time Base Period Shadow 3 Register

**Figure 22-271. XTBPRD\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XTBPRD_SHDW3																XTBPRDHR_SHDW3															
R/W-0h																R/W-0h															

**Table 22-178. XTBPRD\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XTBPRD_SHDW3	R/W	0h	The value in the XTBPRD_SHDW3 register is loaded into XTBPRD_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XTBPRDHR_SHDW3	R/W	0h	The value in the XTBPRDHR_SHDW3 register is loaded into XTBPRDHR_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn



**22.20.3.57 XAQCTLA\_SHDW3 Register (Offset = 94h) [Reset = 0000h]**

 XAQCTLA\_SHDW3 is shown in [Figure 22-272](#) and described in [Table 22-179](#).

 Return to the [Summary Table](#).

XAQCTLA Shadow 3 Register

**Figure 22-272. XAQCTLA\_SHDW3 Register**

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
XCMP4		XCMP3		XCMP2		XCMP1	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**Table 22-179. XAQCTLA\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	XCMP8	R/W	0h	Action when Counter = CMP8 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
13-12	XCMP7	R/W	0h	Action when Counter = CMP7 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
11-10	XCMP6	R/W	0h	Action when Counter = CMP6 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
9-8	XCMP5	R/W	0h	Action when Counter = CMP5 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
7-6	XCMP4	R/W	0h	Action when Counter = CMP4 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
5-4	XCMP3	R/W	0h	Action when Counter = CMP3 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn

**Table 22-179. XAQCTLA\_SHDW3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-2	XCMP2	R/W	0h	Action when Counter = CMP2 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
1-0	XCMP1	R/W	0h	Action when Counter = CMP1 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn

### 22.20.3.58 XAQCTLB\_SHDW3 Register (Offset = 95h) [Reset = 0000h]

XAQCTLB\_SHDW3 is shown in [Figure 22-273](#) and described in [Table 22-180](#).

Return to the [Summary Table](#).

XAQCTLB Shadow 3 Register

**Figure 22-273. XAQCTLB\_SHDW3 Register**

15	14	13	12	11	10	9	8
XCMP8		XCMP7		XCMP6		XCMP5	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 22-180. XAQCTLB\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	XCMP8	R/W	0h	Action when Counter = CMP8 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
13-12	XCMP7	R/W	0h	Action when Counter = CMP7 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
11-10	XCMP6	R/W	0h	Action when Counter = CMP6 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
9-8	XCMP5	R/W	0h	Action when Counter = CMP5 00: Do nothing (action disabled) 01: Clear (low) 10: Set (high) 11: Toggle (Low -> High, High -> Low) Reset type: SYSRSn
7-0	RESERVED	R-0	0h	Reserved

### 22.20.3.59 CMPC\_SHDW3 Register (Offset = 97h) [Reset = 0000h]

CMPC\_SHDW3 is shown in [Figure 22-274](#) and described in [Table 22-181](#).

Return to the [Summary Table](#).

CMPC Shadow 3 Register

**Figure 22-274. CMPC\_SHDW3 Register**

15	14	13	12	11	10	9	8
CMPC_SHDW3							
R/W-0h							
7	6	5	4	3	2	1	0
CMPC_SHDW3							
R/W-0h							

**Table 22-181. CMPC\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPC_SHDW3	R/W	0h	The value in the CMPC_SHDW3 register is loaded into CMPC_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.60 CMPD\_SHDW3 Register (Offset = 99h) [Reset = 0000h]

CMPD\_SHDW3 is shown in [Figure 22-275](#) and described in [Table 22-182](#).

Return to the [Summary Table](#).

CMPD Shadow 3 Register

**Figure 22-275. CMPD\_SHDW3 Register**

15	14	13	12	11	10	9	8
CMPD_SHDW3							
R/W-0h							
7	6	5	4	3	2	1	0
CMPD_SHDW3							
R/W-0h							

**Table 22-182. CMPD\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	CMPD_SHDW3	R/W	0h	The value in the CMPD_SHDW3 register is loaded into CMPD_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.3.61 XMINMAX\_SHDW3 Register (Offset = 9Eh) [Reset = 0000000h]

XMINMAX\_SHDW3 is shown in [Figure 22-276](#) and described in [Table 22-183](#).

Return to the [Summary Table](#).

XMINMAX Shadow 3 Register

**Figure 22-276. XMINMAX\_SHDW3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
XMIN_SHDW3																XMAX_SHDW3															
R/W-0h																R/W-0h															

**Table 22-183. XMINMAX\_SHDW3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	XMIN_SHDW3	R/W	0h	The value in the XMIN_SHDW3 register is loaded into XMIN_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn
15-0	XMAX_SHDW3	R/W	0h	The value in the XMAX_SHDW3 register is loaded into XMAX_ACTIVE register when shadow to active load occurs. Reset type: SYSRSn

### 22.20.4 DE\_REGS Registers

Table 22-184 lists the memory-mapped registers for the DE\_REGS registers. All register offset addresses not listed in Table 22-184 should be considered as reserved locations and the register contents should not be modified.

**Table 22-184. DE\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	DECTL	DE control register		<a href="#">Go</a>
2h	DECOMPSEL	DE comparator source select register		<a href="#">Go</a>
4h	DEACTCTL	DE Action Control		<a href="#">Go</a>
6h	DESTS	DE Status register		<a href="#">Go</a>
8h	DEFRC	DE Status force register		<a href="#">Go</a>
Ah	DECLR	DE Status clear register		<a href="#">Go</a>
10h	DEMONCNT	DE trip monitor counter		<a href="#">Go</a>
12h	DEMONCTL	DE monitor mode control		<a href="#">Go</a>
14h	DEMONSTEP	DE monitor counter step		<a href="#">Go</a>
16h	DEMONTHRES	DE monitor counter threshold		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 22-185 shows the codes that are used for access types in this section.

**Table 22-185. DE\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 22.20.4.1 DECTL Register (Offset = 0h) [Reset = 0000000h]

DECTL is shown in [Figure 22-277](#) and described in [Table 22-186](#).

Return to the [Summary Table](#).

DE control register

**Figure 22-277. DECTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
REENTRYDLY							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED						MODE	ENABLE
R-0h						R/W-0h	R/W-0h

**Table 22-186. DECTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	REENTRYDLY	R/W	0h	Determines the blocking window after DEACTIVE flag is cleared in which setting of DEACTIVE flag is prevented from being set. 0 : No blocking 1 : Blocked until 1 EPWMSYNCPER event 2 : Blocked until 2 EPWMSYNCPER events . . 255 : Blocked until 255 EPWMSYNCPER events Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	MODE	R/W	0h	0 : DEACTIVE flag works in cycle by cycle mode. On every EPWMSYNCPER, set condition of DEACTIVE flag is evaluated. If the set condition is not present the flag is cleared. 1 : DEACTIVE flag works in one shot mode (hardware set) and software clear. Reset type: SYSRSn
0	ENABLE	R/W	0h	DE function enable 0 : Diode Emulation mode functionality is disabled. DEACTIVE flag is not set on a TRIPH_OR_TRIPL event. 1 : Diode Emulation mode functionality is enabled. DEACTIVE flag is set on a TRIPH_OR_TRIPL event. Note: ENABLE bit is cleared on a EPWMTRIPOUT event. Software has to re-enable this bit after EPWMTRIPOUT condition is serviced. Reset type: SYSRSn



### 22.20.4.2 DECOMPSEL Register (Offset = 2h) [Reset = 0000000h]

DECOMPSEL is shown in [Figure 22-278](#) and described in [Table 22-187](#).

Return to the [Summary Table](#).

Used to configure the comparator whose trip sources will be used.

**Figure 22-278. DECOMPSEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										TRIPH						RESERVED						TRIPL									
R-0h										R/W-0h						R-0h						R/W-0h									

**Table 22-187. DECOMPSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21-16	TRIPH	R/W	0h	These bits determine the source of the TRIPH signal. Other Values defined in the 'ePWM DE TripH Selection' table Note: All the reserved encodings result in TRIPH being 0. Reset type: SYSRSn
15-6	RESERVED	R	0h	Reserved
5-0	TRIPL	R/W	0h	These bits determine the source of the TRIPL signal. Other Values defined in the 'ePWM DE TripL Selection' table Note: All the reserved encodings result in TRIPL being 0. Reset type: SYSRSn

### 22.20.4.3 DEACTCTL Register (Offset = 4h) [Reset = 0000000h]

DEACTCTL is shown in [Figure 22-279](#) and described in [Table 22-188](#).

Return to the [Summary Table](#).

Used to configure the PWM controls when in DE mode.

**Figure 22-279. DEACTCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							TRIPENABLE
R-0h							R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	TRIPSELB	PWMB		RESERVED	TRIPSELA	PWMA	
R-0h	R/W-0h	R/W-0h		R-0h	R/W-0h	R/W-0h	

**Table 22-188. DEACTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	RESERVED	R	0h	Reserved
16	TRIPENABLE	R/W	0h	0 : EPWMTRIPOUT does not bypass the diode emulation logic. 1 : EPWMTRIPOUT bypasses the diode emulation ePWM generation logic (not complete bypass of module) Reset type: SYSRSn
15-7	RESERVED	R	0h	Reserved
6	TRIPSELB	R/W	0h	0 : TRIPH 1 : TRIPL Reset type: SYSRSn
5-4	PWMB	R/W	0h	00 : synchronized version of TRIPH or TRIPL signal as selected by the TRIPSELB 01 : synchronized and inverted version of TRIPH or TRIPL signal as selected by the TRIPSELB 10 : A constant 0 drives PWMB when DEACTIVE flag is set. 11 : A constant 1 drives PWMB when DEACTIVE flag is set. Reset type: SYSRSn
3	RESERVED	R	0h	Reserved
2	TRIPSELA	R/W	0h	0 : TRIPH 1 : TRIPL Reset type: SYSRSn
1-0	PWMA	R/W	0h	00 : synchronized version of TRIPH or TRIPL signal as selected by the TRIPSELA 01 : synchronized and inverted version of TRIPH or TRIPL signal as selected by the TRIPSELA 10 : A constant 0 drives PWMA when DEACTIVE flag is set. 11 : A constant 1 drives PWMA when DEACTIVE flag is set. Reset type: SYSRSn

#### 22.20.4.4 DESTS Register (Offset = 6h) [Reset = 0000000h]

DESTS is shown in [Figure 22-280](#) and described in [Table 22-189](#).

Return to the [Summary Table](#).

DE Status register

**Figure 22-280. DESTS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							DEACTIVE
R-0h							R-0h

**Table 22-189. DESTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	DEACTIVE	R	0h	0 : Diode emulation mode is not active 1 : Diode emulation mode is active Reset type: SYSRSn

### 22.20.4.5 DEFRC Register (Offset = 8h) [Reset = 0000000h]

DEFRC is shown in [Figure 22-281](#) and described in [Table 22-190](#).

Return to the [Summary Table](#).

DE Status force register

**Figure 22-281. DEFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							DEACTIVE
R-0h							R-0/W1S-0h

**Table 22-190. DEFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	DEACTIVE	R-0/W1S	0h	0 : No effect. 1 : Forces DEACTIVE flag to 1. Reset type: SYSRSn

### 22.20.4.6 DECLR Register (Offset = Ah) [Reset = 0000000h]

DECLR is shown in [Figure 22-282](#) and described in [Table 22-191](#).

Return to the [Summary Table](#).

DE Status clear register

**Figure 22-282. DECLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							DEACTIVE
R-0h							R-0/W1S-0h

**Table 22-191. DECLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	DEACTIVE	R-0/W1S	0h	0 : No effect. 1 : Clears DEACTIVE flag. Reset type: SYSRSn

### 22.20.4.7 DEMONCNT Register (Offset = 10h) [Reset = 00000000h]

DEMONCNT is shown in [Figure 22-283](#) and described in [Table 22-192](#).

Return to the [Summary Table](#).

DE trip monitor counter

**Figure 22-283. DEMONCNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CNT															
R-0h																R-0h															

**Table 22-192. DEMONCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	CNT	R	0h	An 16-bit counter which monitors the frequency of diode mode trip events. When TripHorTripL is active: Increment CNT (increment INCSTEP on every EPWMxSYNC) When TripHorTripL is in-active: Decrement CNT (decrement DECSTEP on every EPWMxSYNC) If( CNT > THRESHOLD) then generate DETRIP and clear the counter. If( (CNT - DECSTEP) < 0) then CNT = 0 If( (CNT + INCSTEP) >= 0xFFFF) then CNT = 0xFFFF Note : CNT is cleared when DECTL.ENABLE is 0 Note: DEMONTHRES == 0x0 should not generate trip as the DEMONTHRES and DEMONCNT registers have reset value of 0x0 Reset type: SYSRSn

### 22.20.4.8 DEMONCTL Register (Offset = 12h) [Reset = 0000000h]

DEMONCTL is shown in [Figure 22-284](#) and described in [Table 22-193](#).

Return to the [Summary Table](#).

DE monitor mode control

**Figure 22-284. DEMONCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							ENABLE
R-0h							R/W-0h

**Table 22-193. DEMONCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	ENABLE	R/W	0h	Enable bit for DE Mode Monitor counter function. 0: DE Mode Monitor counter function is disabled 1: DE Mode Monitor counter function is enabled Reset type: SYSRSn

### 22.20.4.9 DEMONSTEP Register (Offset = 14h) [Reset = 0000000h]

DEMONSTEP is shown in [Figure 22-285](#) and described in [Table 22-194](#).

Return to the [Summary Table](#).

DE monitor counter step

**Figure 22-285. DEMONSTEP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								DECSTEP								RESERVED								INCSTEP							
R-0h								R/W-0h								R-0h								R/W-0h							

**Table 22-194. DEMONSTEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	DECSTEP	R/W	0h	Defines the decrement step of DEMONCNT[CNT] counter. Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	INCSTEP	R/W	0h	Defines the increment step of DEMONCNT[CNT] counter. Reset type: SYSRSn



### 22.20.4.10 DEMONTHRES Register (Offset = 16h) [Reset = 0000000h]

DEMONTHRES is shown in [Figure 22-286](#) and described in [Table 22-195](#).

Return to the [Summary Table](#).

DE monitor counter threshold

**Figure 22-286. DEMONTHRES Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																THRESHOLD															
R-0h																R/W-0h															

**Table 22-195. DEMONTHRES Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	THRESHOLD	R/W	0h	Defines the threshold of DE monitor counter. Reset type: SYSRSn

### 22.20.5 MINDB\_LUT\_REGS Registers

Table 22-196 lists the memory-mapped registers for the MINDB\_LUT\_REGS registers. All register offset addresses not listed in Table 22-196 should be considered as reserved locations and the register contents should not be modified.

**Table 22-196. MINDB\_LUT\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MINDBCFCG	Minimum dead band configuration register.		<a href="#">Go</a>
2h	MINDBDLY	Minimum dead band delay register		<a href="#">Go</a>
10h	LUTCTLA	LUT control register on PWMA		<a href="#">Go</a>
12h	LUTCTLB	LUT control register on PWMB		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 22-197 shows the codes that are used for access types in this section.

**Table 22-197. MINDB\_LUT\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 22.20.5.1 MINBCFG Register (Offset = 0h) [Reset = 0000000h]

MINBCFG is shown in [Figure 22-287](#) and described in [Table 22-198](#).

Return to the [Summary Table](#).

Minimum dead band configuration register.

**Figure 22-287. MINBCFG Register**

31	30	29	28	27	26	25	24
RESERVED							POLSELB
R-0h							R/W-0h
23	22	21	20	19	18	17	16
SELB				SELBLOCKB	INVERTB	RESERVED	ENABLEB
R/W-0h				R/W-0h	R/W-0h	R-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							POLSELA
R-0h							R/W-0h
7	6	5	4	3	2	1	0
SELA				SELBLOCKA	INVERTA	RESERVED	ENABLEA
R/W-0h				R/W-0h	R/W-0h	R-0h	R/W-0h

**Table 22-198. MINBCFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	RESERVED	R	0h	Reserved
24	POLSELB	R/W	0h	Select signal for the AND OR logic of BLOCKB (output of SELBLOCKB mux) and PWMB signals 0 : Select BLOCKB is inverted and ANDed with PWMB. 1 : Select BLOCKB is Ored with PWMB. Reset type: SYSRSn
23-20	SELB	R/W	0h	PWMB min dead band reference 0x0 : EPWMxB_DB_NO_HR 0x1 : Output 1 from MINDB XBAR 0x2 : Output 2 from MINDB XBAR . 0xf : Output 15 from MINDB XBAR Reset type: SYSRSn
19	SELBLOCKB	R/W	0h	0 : Select BLOCKB as the blocking signal on PWMB. 1 : Select BLOCKA as the blocking signal on PWMB. Reset type: SYSRSn
18	INVERTB	R/W	0h	0 : No inversion on the selected reference signal which is used in the min deadband logic on PWMB. 1 : Invert the selected reference signal which is used in the min deadband logic on PWMB. Reset type: SYSRSn
17	RESERVED	R	0h	Reserved
16	ENABLEB	R/W	0h	0 : Minimum dead band logic is disabled 1 : Minimum dead band logic is enabled Reset type: SYSRSn
15-9	RESERVED	R	0h	Reserved

**Table 22-198. MINDBCFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	POLSELA	R/W	0h	Select signal for the AND OR logic of BLOCKA (output of SELBLOCKA mux) and PWMA signals 0 : Select BLOCKA is inverted and ANDed with PWMA. 1 : Select BLOCKA is Ored with PWMA. Reset type: SYSRSn
7-4	SELA	R/W	0h	PWMA min dead band reference 0x0 : EPWMxA_DB_NO_HR 0x1 : Output 1 from MINDB XBAR 0x2 : Output 2 from MINDB XBAR . . 0xf : Output 15 from MINDB XBAR Reset type: SYSRSn
3	SELBLOCKA	R/W	0h	0 : Select BLOCKA as the blocking signal on PWMA. 1 : Select BLOCKB as the blocking signal on PWMB. Reset type: SYSRSn
2	INVERTA	R/W	0h	0 : No inversion on the selected reference signal which is used in the min deadband logic on PWMA. 1 : Invert the selected reference signal which is used in the min deadband logic on PWMA. Reset type: SYSRSn
1	RESERVED	R	0h	Reserved
0	ENABLEA	R/W	0h	0 : Minimum dead band logic is disabled 1 : Minimum dead band logic is enabled Reset type: SYSRSn

### 22.20.5.2 MINDBDLY Register (Offset = 2h) [Reset = 0000000h]

MINDBDLY is shown in [Figure 22-288](#) and described in [Table 22-199](#).

Return to the [Summary Table](#).

Minimum dead band delay register

**Figure 22-288. MINDBDLY Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DELAYB																DELAYA															
R/W-0h																R/W-0h															

**Table 22-199. MINDBDLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DELAYB	R/W	0h	Minimum dead band delay on PWMB in terms of SYSCLK cycles. For delay value of 0, MINDBCFG[ENABLEA/B] = '0' should be configured. If MINDBCFG[ENABLEA/B] = '1' and MINDBDLY[DELAYA/B]='0' then delay is '1' cycle is applied. Reset type: SYSRSn
15-0	DELAYA	R/W	0h	Minimum dead band delay on PWMA in terms of SYSCLK cycles. For delay value of 0, MINDBCFG[ENABLEA/B] = '0' should be configured. If MINDBCFG[ENABLEA/B] = '1' and MINDBDLY[DELAYA/B]='0' then delay is '1' cycle is applied. Reset type: SYSRSn

### 22.20.5.3 LUTCTLA Register (Offset = 10h) [Reset = 0000001h]

LUTCTLA is shown in [Figure 22-289](#) and described in [Table 22-200](#).

Return to the [Summary Table](#).

LUT control register on PWMA

**Figure 22-289. LUTCTLA Register**

31								30								29								28								27								26								25								24															
RESERVED																																																																							
R-0h																																																																							
23								22								21								20								19								18								17								16															
LUTDEC7								LUTDEC6								LUTDEC5								LUTDEC4								LUTDEC3								LUTDEC2								LUTDEC1								LUTDEC0															
R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h								R/W-0h																							
15								14								13								12								11								10								9								8															
RESERVED																																																																							
R-0h																																																																							
7								6								5								4								3								2								1								0															
SELXBAR																																RESERVED																																BYPASS							
R/W-0h																																R-0h																																R/W-1h							

**Table 22-200. LUTCTLA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	LUTDEC7	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
22	LUTDEC6	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
21	LUTDEC5	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
20	LUTDEC4	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
19	LUTDEC3	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
18	LUTDEC2	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
17	LUTDEC1	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
16	LUTDEC0	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-4	SELXBAR	R/W	0h	Selects one of the 16 outputs of ICL XBAR to feed into IN3 of LUTA Reset type: SYSRSn
3-1	RESERVED	R	0h	Reserved

**Table 22-200. LUTCTLA Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	BYPASS	R/W	1h	1 : Bypass LUT logic on PWMA 0 : PWMA driven by LUTA Reset type: SYSRSn

### 22.20.5.4 LUTCTLB Register (Offset = 12h) [Reset = 0000001h]

LUTCTLB is shown in [Figure 22-290](#) and described in [Table 22-201](#).

Return to the [Summary Table](#).

LUT control register on PWMB

**Figure 22-290. LUTCTLB Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
LUTDEC7	LUTDEC6	LUTDEC5	LUTDEC4	LUTDEC3	LUTDEC2	LUTDEC1	LUTDEC0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
SELXBAR				RESERVED			BYPASS
R/W-0h				R-0h			R/W-1h

**Table 22-201. LUTCTLB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	LUTDEC7	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
22	LUTDEC6	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
21	LUTDEC5	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
20	LUTDEC4	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
19	LUTDEC3	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
18	LUTDEC2	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
17	LUTDEC1	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
16	LUTDEC0	R/W	0h	0 : Force 0 1 : Force 1 Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-4	SELXBAR	R/W	0h	Selects one of the 16 outputs of ICL XBAR to feed into IN3 of LUTB Reset type: SYSRSn
3-1	RESERVED	R	0h	Reserved



**Table 22-201. LUTCTLB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	BYPASS	R/W	1h	1 : Bypass LUT logic on PWMB 0 : PWMB driven by LUTB Reset type: SYSRSn

### 22.20.6 HRPWMCAL\_REGS Registers

Table 22-202 lists the memory-mapped registers for the HRPWMCAL\_REGS registers. All register offset addresses not listed in Table 22-202 should be considered as reserved locations and the register contents should not be modified.

**Table 22-202. HRPWMCAL\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
21h	HRPWR	HRPWM Power Register	EALLOW	<a href="#">Go</a>
26h	HRMSTEP	HRPWM MEP Step Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 22-203 shows the codes that are used for access types in this section.

**Table 22-203. HRPWMCAL\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 22.20.6.1 HRPWR Register (Offset = 21h) [Reset = 0000h]

HRPWR is shown in [Figure 22-291](#) and described in [Table 22-204](#).

Return to the [Summary Table](#).

HRPWM Power Register

This register is only accessible on EPWM modules with HRPWM capabilities.

**Figure 22-291. HRPWR Register**

15	14	13	12	11	10	9	8
CALPWRON	RESERVED					RESERVED	
R/W-0h	R-0-0h					R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	
R/W-0h		R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	

**Table 22-204. HRPWR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CALPWRON	R/W	0h	MEP Calibration Power Bits (only available on ePWM1) 0: Disables MEP calibration logic in the HRPWM and reduces power consumption. 1: Enables MEP calibration logic Reset type: SYSRSn
14-10	RESERVED	R-0	0h	Reserved
9-6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 22.20.6.2 HRMSTEP Register (Offset = 26h) [Reset = 0000h]

HRMSTEP is shown in [Figure 22-292](#) and described in [Table 22-205](#).

Return to the [Summary Table](#).

#### HRPWM MEP Step Register

This register is only accessible on EPWM modules with HRPWM capabilities. Only 16 bit accesses are allowed for this register. Debugger access in 32 bit mode may display incorrect values.

**Figure 22-292. HRMSTEP Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
HRMSTEP							
R/W-0h							

**Table 22-205. HRMSTEP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7-0	HRMSTEP	R/W	0h	High Resolution MEP Step When auto-conversion is enabled (HRCNFG[AUTOCONV] = 1), This 8-bit field contains the MEP_ScaleFactor (number of MEP steps per coarse steps) used by the hardware to automatically convert the value in the CMPAHR, CMPBHR, DBFEDHR, DBREDHR, TBPHSHR, or TBPRDHR register to a scaled micro-edge delay on the high-resolution ePWM output. The value in this register is written by the SFO calibration software at the end of each calibration run. Reset type: SYSRSn

## 22.20.7 Register to Driverlib Function Mapping

### 22.20.7.1 EPWM Registers to Driverlib Functions

**Table 22-206. EPWM Registers to Driverlib Functions**

File	Driverlib Function
<b>TBCTL</b>	
epwm.c	EPWM_setEmulationMode
epwm.h	EPWM_setCountModeAfterSync
epwm.h	EPWM_setClockPrescaler
epwm.h	EPWM_forceSyncPulse
epwm.h	EPWM_setOneShotSyncOutTrigger
epwm.h	EPWM_setPeriodLoadMode
epwm.h	EPWM_enablePhaseShiftLoad
epwm.h	EPWM_disablePhaseShiftLoad
epwm.h	EPWM_setTimeBaseCounterMode
epwm.h	EPWM_selectPeriodLoadEvent
epwm.h	EPWM_enableOneShotSync
epwm.h	EPWM_disableOneShotSync
epwm.h	EPWM_startOneShotSync
<b>TBCTL2</b>	
epwm.h	EPWM_selectPeriodLoadEvent
epwm.h	EPWM_enableOneShotSync
epwm.h	EPWM_disableOneShotSync
epwm.h	EPWM_startOneShotSync
<b>SYNCINSEL</b>	
epwm.h	EPWM_setSyncInPulseSource
<b>TBCTR</b>	
epwm.h	EPWM_setTimeBaseCounter
epwm.h	EPWM_getTimeBaseCounterValue
<b>TBSTS</b>	
epwm.h	EPWM_getTimeBaseCounterOverflowStatus
epwm.h	EPWM_clearTimeBaseCounterOverflowEvent
epwm.h	EPWM_getSyncStatus
epwm.h	EPWM_clearSyncEvent
epwm.h	EPWM_getTimeBaseCounterDirection
<b>SYNCOUTEN</b>	
epwm.h	EPWM_enableSyncOutPulseSource
epwm.h	EPWM_disableSyncOutPulseSource
<b>TBCTL3</b>	
epwm.h	EPWM_setOneShotSyncOutTrigger
<b>CMPCTL</b>	
epwm.h	EPWM_setCounterCompareShadowLoadMode
epwm.h	EPWM_disableCounterCompareShadowLoadMode
epwm.h	EPWM_getCounterCompareShadowStatus
epwm.h	EPWM_enableLinkDutyHR
epwm.h	EPWM_disableLinkDutyHR
<b>CMPCTL2</b>	

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
epwm.h	EPWM_setCounterCompareShadowLoadMode
epwm.h	EPWM_disableCounterCompareShadowLoadMode
<b>DBCTL</b>	
epwm.h	EPWM_setDeadBandOutputSwapMode
epwm.h	EPWM_setDeadBandDelayMode
epwm.h	EPWM_setDeadBandDelayPolarity
epwm.h	EPWM_setRisingEdgeDeadBandDelayInput
epwm.h	EPWM_setFallingEdgeDeadBandDelayInput
epwm.h	EPWM_setDeadBandControlShadowLoadMode
epwm.h	EPWM_disableDeadBandControlShadowLoadMode
epwm.h	EPWM_setRisingEdgeDelayCountShadowLoadMode
epwm.h	EPWM_disableRisingEdgeDelayCountShadowLoadMode
epwm.h	EPWM_setFallingEdgeDelayCountShadowLoadMode
epwm.h	EPWM_disableFallingEdgeDelayCountShadowLoadMode
epwm.h	EPWM_setDeadBandCounterClock
<b>DBCTL2</b>	
epwm.h	EPWM_setDeadBandControlShadowLoadMode
epwm.h	EPWM_disableDeadBandControlShadowLoadMode
<b>AQCTL</b>	
epwm.h	EPWM_setActionQualifierShadowLoadMode
epwm.h	EPWM_disableActionQualifierShadowLoadMode
epwm.h	EPWM_setActionQualifierAction
epwm.h	EPWM_setActionQualifierActionComplete
epwm.h	EPWM_setAdditionalActionQualifierActionComplete
<b>AQTSRCSEL</b>	
epwm.h	EPWM_setActionQualifierT1TriggerSource
epwm.h	EPWM_setActionQualifierT2TriggerSource
<b>PCCTL</b>	
epwm.h	EPWM_enableChopper
epwm.h	EPWM_disableChopper
epwm.h	EPWM_setChopperDutyCycle
epwm.h	EPWM_setChopperFreq
epwm.h	EPWM_setChopperFirstPulseWidth
<b>VCAPCTL</b>	
epwm.h	EPWM_enableValleyCapture
epwm.h	EPWM_disableValleyCapture
epwm.h	EPWM_startValleyCapture
epwm.h	EPWM_setValleyTriggerSource
epwm.h	EPWM_enableValleyHWDelay
epwm.h	EPWM_disableValleyHWDelay
epwm.h	EPWM_setValleyDelayDivider
<b>VCNTCFG</b>	
epwm.h	EPWM_setValleyTriggerEdgeCounts
epwm.h	EPWM_getValleyEdgeStatus
<b>HRCNFG</b>	

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>HRCNFG2</b>	
-	
<b>HRPCTL</b>	
-	
<b>TRREM</b>	
-	
<b>GLDCTL</b>	
epwm.h	EPWM_enableGlobalLoad
epwm.h	EPWM_disableGlobalLoad
epwm.h	EPWM_setGlobalLoadTrigger
epwm.h	EPWM_setGlobalLoadEventPrescale
epwm.h	EPWM_getGlobalLoadEventCount
epwm.h	EPWM_disableGlobalLoadOneShotMode
epwm.h	EPWM_enableGlobalLoadOneShotMode
epwm.h	EPWM_setGlobalLoadOneShotLatch
epwm.h	EPWM_forceGlobalLoadOneShotEvent
<b>GLDCFG</b>	
epwm.h	EPWM_enableGlobalLoadRegisters
epwm.h	EPWM_disableGlobalLoadRegisters
<b>XLINK</b>	
epwm.h	EPWM_setupEPWMLinks
<b>XLINK2</b>	
epwm.h	EPWM_setupEPWMLinks
<b>AQCTLA</b>	
epwm.h	EPWM_setActionQualifierAction
epwm.h	EPWM_setActionQualifierActionComplete
epwm.h	EPWM_setAdditionalActionQualifierActionComplete
<b>AQCTLA2</b>	
epwm.h	EPWM_setActionQualifierAction
epwm.h	EPWM_setAdditionalActionQualifierActionComplete
<b>AQCTLB</b>	
-	See AQCTLA
<b>AQCTLB2</b>	
-	See AQCTLA2
<b>AQSFRC</b>	
epwm.h	EPWM_setActionQualifierContSWForceShadowMode
epwm.h	EPWM_setActionQualifierSWAction
epwm.h	EPWM_forceActionQualifierSWAction
<b>AQCSFRC</b>	
epwm.h	EPWM_setActionQualifierContSWForceAction
<b>DBREDHR</b>	
-	
<b>DBRED</b>	
epwm.h	EPWM_setRisingEdgeDelayCount

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>DBFEDHR</b>	
-	
<b>DBFED</b>	
epwm.h	EPWM_setFallingEdgeDelayCount
<b>TBPHS</b>	
epwm.h	EPWM_setPhaseShift
<b>TBPRDHR</b>	
-	
<b>TBPRD</b>	
epwm.h	EPWM_setTimeBasePeriod
epwm.h	EPWM_getTimeBasePeriod
<b>CMPA</b>	
epwm.h	EPWM_setCounterCompareValue
epwm.h	EPWM_getCounterCompareValue
<b>CMPB</b>	
-	See CMPA
<b>CMPC</b>	
epwm.h	EPWM_setCounterCompareShadowLoadMode
epwm.h	EPWM_disableCounterCompareShadowLoadMode
epwm.h	EPWM_getCounterCompareShadowStatus
epwm.h	EPWM_enableLinkDutyHR
epwm.h	EPWM_disableLinkDutyHR
epwm.h	EPWM_setCMPShadowRegValue
<b>CMPD</b>	
-	See CMPC
<b>GLDCTL2</b>	
epwm.h	EPWM_setGlobalLoadOneShotLatch
epwm.h	EPWM_forceGlobalLoadOneShotEvent
<b>SWVDELVAL</b>	
epwm.h	EPWM_setValleySWDelayValue
<b>TZSEL</b>	
epwm.h	EPWM_enableTripZoneSignals
epwm.h	EPWM_disableTripZoneSignals
<b>TZSEL2</b>	
-	
<b>TZDCSEL</b>	
epwm.h	EPWM_setTripZoneDigitalCompareEventCondition
<b>TZCTL</b>	
epwm.h	EPWM_enableTripZoneAdvAction
epwm.h	EPWM_disableTripZoneAdvAction
epwm.h	EPWM_setTripZoneAction
epwm.h	EPWM_setTripZoneAdvAction
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionA
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionB
<b>TZCTL2</b>	



**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
epwm.h	EPWM_enableTripZoneAdvAction
epwm.h	EPWM_disableTripZoneAdvAction
epwm.h	EPWM_setTripZoneAdvAction
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionA
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionB
<b>TZCTLDCA</b>	
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionA
<b>TZCTLDCB</b>	
epwm.h	EPWM_setTripZoneAdvDigitalCompareActionB
<b>TZEINT</b>	
epwm.h	EPWM_enableTripZoneInterrupt
epwm.h	EPWM_disableTripZoneInterrupt
<b>TZFLG</b>	
epwm.h	EPWM_getTripZoneFlagStatus
<b>TZCBCFLG</b>	
epwm.h	EPWM_getCycleByCycleTripZoneFlagStatus
<b>TZOSTFLG</b>	
epwm.h	EPWM_getOneShotTripZoneFlagStatus
<b>TZCLR</b>	
epwm.h	EPWM_selectCycleByCycleTripZoneClearEvent
epwm.h	EPWM_clearTripZoneFlag
<b>TZCBCCLR</b>	
epwm.h	EPWM_clearCycleByCycleTripZoneFlag
<b>TZOSTCLR</b>	
epwm.h	EPWM_clearOneShotTripZoneFlag
<b>TZFRC</b>	
epwm.h	EPWM_forceTripZoneEvent
<b>TZTRIPOUTSEL</b>	
epwm.h	EPWM_enableTripOutSource
epwm.h	EPWM_disableTripOutSource
<b>ETSEL</b>	
epwm.h	EPWM_enableInterrupt
epwm.h	EPWM_disableInterrupt
epwm.h	EPWM_setInterruptSource
epwm.h	EPWM_enableADCTrigger
epwm.h	EPWM_disableADCTrigger
epwm.h	EPWM_setADCTriggerSource
<b>ETPS</b>	
epwm.h	EPWM_setInterruptEventCount
epwm.h	EPWM_setADCTriggerEventPrescale
<b>ETFLG</b>	
epwm.h	EPWM_getEventTriggerInterruptStatus
epwm.h	EPWM_getADCTriggerFlagStatus
<b>ETCLR</b>	
epwm.h	EPWM_clearEventTriggerInterruptFlag

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
epwm.h	EPWM_clearADCTriggerFlag
<b>ETFRC</b>	
epwm.h	EPWM_forceEventTriggerInterrupt
epwm.h	EPWM_forceADCTrigger
<b>ETINTPS</b>	
epwm.h	EPWM_setInterruptEventCount
epwm.h	EPWM_getInterruptEventCount
<b>ETSOCPS</b>	
epwm.h	EPWM_setADCTriggerEventPrescale
epwm.h	EPWM_getADCTriggerEventCount
<b>ETCNTINITCTL</b>	
epwm.h	EPWM_enableInterruptEventCountInit
epwm.h	EPWM_disableInterruptEventCountInit
epwm.h	EPWM_forceInterruptEventCountInit
epwm.h	EPWM_enableADCTriggerEventCountInit
epwm.h	EPWM_disableADCTriggerEventCountInit
epwm.h	EPWM_forceADCTriggerEventCountInit
<b>ETCNTINIT</b>	
epwm.h	EPWM_enableInterruptEventCountInit
epwm.h	EPWM_disableInterruptEventCountInit
epwm.h	EPWM_forceInterruptEventCountInit
epwm.h	EPWM_setInterruptEventCountInitValue
epwm.h	EPWM_enableADCTriggerEventCountInit
epwm.h	EPWM_disableADCTriggerEventCountInit
epwm.h	EPWM_forceADCTriggerEventCountInit
epwm.h	EPWM_setADCTriggerEventCountInitValue
<b>ETINTMIXEN</b>	
epwm.h	EPWM_setMixEvtTriggerSource
<b>ETSOCAMIXEN</b>	
-	
<b>ETSOCBMIXEN</b>	
-	
<b>DCTRIPSEL</b>	
epwm.h	EPWM_selectDigitalCompareTripInput
epwm.h	EPWM_enableDigitalCompareTripCombinationInput
<b>DCACTL</b>	
epwm.h	EPWM_setDigitalCompareEventSource
epwm.h	EPWM_setDigitalCompareEventSyncMode
epwm.h	EPWM_enableDigitalCompareADCTrigger
epwm.h	EPWM_disableDigitalCompareADCTrigger
epwm.h	EPWM_enableDigitalCompareSyncEvent
epwm.h	EPWM_disableDigitalCompareSyncEvent
epwm.h	EPWM_setDigitalCompareCBCLatchMode
epwm.h	EPWM_selectDigitalCompareCBCLatchClearEvent
epwm.h	EPWM_getDigitalCompareCBCLatchStatus

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>DCBCTL</b>	
-	See DCACTL
<b>DCFCTL</b>	
epwm.h	EPWM_enableDigitalCompareBlankingWindow
epwm.h	EPWM_disableDigitalCompareBlankingWindow
epwm.h	EPWM_enableDigitalCompareWindowInverseMode
epwm.h	EPWM_disableDigitalCompareWindowInverseMode
epwm.h	EPWM_setDigitalCompareBlankingEvent
epwm.h	EPWM_setDigitalCompareFilterInput
epwm.h	EPWM_enableDigitalCompareEdgeFilter
epwm.h	EPWM_disableDigitalCompareEdgeFilter
epwm.h	EPWM_setDigitalCompareEdgeFilterMode
epwm.h	EPWM_setDigitalCompareEdgeFilterEdgeCount
epwm.h	EPWM_getDigitalCompareEdgeFilterEdgeCount
epwm.h	EPWM_getDigitalCompareEdgeFilterEdgeStatus
<b>DCCAPCTL</b>	
epwm.h	EPWM_enableDigitalCompareCounterCapture
epwm.h	EPWM_disableDigitalCompareCounterCapture
epwm.h	EPWM_setDigitalCompareCounterShadowMode
epwm.h	EPWM_getDigitalCompareCaptureStatus
epwm.h	EPWM_clearDigitalCompareCaptureStatusFlag
epwm.h	EPWM_configureDigitalCompareCounterCaptureMode
<b>DCFOFFSET</b>	
epwm.h	EPWM_setDigitalCompareWindowOffset
epwm.h	EPWM_getDigitalCompareBlankingWindowOffsetCount
<b>DCFOFFSETCNT</b>	
epwm.h	EPWM_getDigitalCompareBlankingWindowOffsetCount
<b>DCFWINDOW</b>	
epwm.h	EPWM_setDigitalCompareWindowLength
epwm.h	EPWM_getDigitalCompareBlankingWindowLengthCount
<b>DCFWINDOWCNT</b>	
epwm.h	EPWM_getDigitalCompareBlankingWindowLengthCount
<b>BLANKPULSEMIXSEL</b>	
-	
<b>DCCAPMIXSEL</b>	
-	
<b>DCCAP</b>	
epwm.h	EPWM_enableDigitalCompareCounterCapture
epwm.h	EPWM_disableDigitalCompareCounterCapture
epwm.h	EPWM_setDigitalCompareCounterShadowMode
epwm.h	EPWM_getDigitalCompareCaptureStatus
epwm.h	EPWM_clearDigitalCompareCaptureStatusFlag
epwm.h	EPWM_configureDigitalCompareCounterCaptureMode
epwm.h	EPWM_getDigitalCompareCaptureCount
<b>DCAHTRIPSEL</b>	

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
epwm.h	EPWM_enableDigitalCompareTripCombinationInput
epwm.h	EPWM_disableDigitalCompareTripCombinationInput
<b>DCALTRIPSEL</b>	
-	See DCAHTRIPSEL
<b>DCBHTRIPSEL</b>	
-	See DCAHTRIPSEL
<b>DCBLTRIPSEL</b>	
-	See DCAHTRIPSEL
<b>CAPCTL</b>	
epwm.h	EPWM_enableCaptureInEvent
epwm.h	EPWM_disableCaptureInEvent
epwm.h	EPWM_configCaptureGateInputPolarity
epwm.h	EPWM_invertCaptureInputPolarity
epwm.h	EPWM_enableIndependentPulseLogic
epwm.h	EPWM_disableIndependentPulseLogic
epwm.h	EPWM_forceCaptureEventLoad
<b>CAPGATETRIPSEL</b>	
epwm.h	EPWM_enableCaptureTripCombinationInput
epwm.h	EPWM_disableCaptureTripCombinationInput
<b>CAPINTRIPSEL</b>	
-	
<b>CAPTRIPSEL</b>	
epwm.h	EPWM_selectCaptureTripInput
epwm.h	EPWM_enableCaptureTripCombinationInput
<b>LOCK</b>	
epwm.h	EPWM_lockRegisters
<b>HWVDELVAL</b>	
epwm.h	EPWM_getValleyHWDelay
<b>VCNTVAL</b>	
epwm.h	EPWM_getValleyCount
<b>XCMPCTL1</b>	
epwm.h	EPWM_enableXCMPMode
epwm.h	EPWM_disableXCMPMode
epwm.h	EPWM_enableSplitXCMP
epwm.h	EPWM_disableSplitXCMP
epwm.h	EPWM_allocXCMP
epwm.h	EPWM_allocBXCMP
<b>XLOADCTL</b>	
epwm.h	EPWM_setXCMPLoadMode
epwm.h	EPWM_setXCMPShadowLevel
epwm.h	EPWM_setXCMPShadowBufPtrLoadOnce
epwm.h	EPWM_setXCMPShadowRepeatBufxCount
<b>XLOAD</b>	
epwm.h	EPWM_enableXLoad
epwm.h	EPWM_disableXLoad

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
epwm.h	EPWM_forceXLoad
epwm.h	EPWM_setXCMPLoadMode
epwm.h	EPWM_setXCMPShadowLevel
epwm.h	EPWM_setXCMPShadowBufPtrLoadOnce
epwm.h	EPWM_setXCMPShadowRepeatBufxCount
<b>XLINKXLOAD</b>	
epwm.h	EPWM_setupEPWMLinks
<b>XREGSHDW1STS</b>	
-	
<b>XREGSHDW2STS</b>	
-	
<b>XREGSHDW3STS</b>	
-	
<b>XCMP1_ACTIVE</b>	
epwm.h	EPWM_setXCMPRegValue
hrpwm.h	HRPWM_setXCMPRegValue
hrpwm.h	HRPWM_setHiResXCMPRegValueOnly
<b>XCMP2_ACTIVE</b>	
-	
<b>XCMP3_ACTIVE</b>	
-	
<b>XCMP4_ACTIVE</b>	
-	
<b>XCMP5_ACTIVE</b>	
-	
<b>XCMP6_ACTIVE</b>	
-	
<b>XCMP7_ACTIVE</b>	
-	
<b>XCMP8_ACTIVE</b>	
-	
<b>XTBPRD_ACTIVE</b>	
-	
<b>XAQCTLA_ACTIVE</b>	
epwm.h	EPWM_setXCMPActionQualifierAction
<b>XAQCTLB_ACTIVE</b>	
-	
<b>XMINMAX_ACTIVE</b>	
epwm.h	EPWM_setXMINMAXRegValue
<b>XCMP1_SHDW1</b>	
-	
<b>XCMP2_SHDW1</b>	
-	
<b>XCMP3_SHDW1</b>	
-	

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>XCMP4_SHDW1</b>	
-	
<b>XCMP5_SHDW1</b>	
-	
<b>XCMP6_SHDW1</b>	
-	
<b>XCMP7_SHDW1</b>	
-	
<b>XCMP8_SHDW1</b>	
-	
<b>XTBPRD_SHDW1</b>	
-	
<b>XAQCTLA_SHDW1</b>	
epwm.h	EPWM_setXCMPActionQualifierAction
<b>XAQCTLB_SHDW1</b>	
-	
<b>CMPC_SHDW1</b>	
epwm.h	EPWM_setCMPShadowRegValue
<b>CMPD_SHDW1</b>	
-	
<b>XMINMAX_SHDW1</b>	
-	
<b>XCMP1_SHDW2</b>	
-	
<b>XCMP2_SHDW2</b>	
-	
<b>XCMP3_SHDW2</b>	
-	
<b>XCMP4_SHDW2</b>	
-	
<b>XCMP5_SHDW2</b>	
-	
<b>XCMP6_SHDW2</b>	
-	
<b>XCMP7_SHDW2</b>	
-	
<b>XCMP8_SHDW2</b>	
-	
<b>XTBPRD_SHDW2</b>	
-	
<b>XAQCTLA_SHDW2</b>	
epwm.h	EPWM_setXCMPActionQualifierAction
<b>XAQCTLB_SHDW2</b>	
-	
<b>CMPC_SHDW2</b>	

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>CMPD_SHDW2</b>	
-	
<b>XMINMAX_SHDW2</b>	
-	
<b>XCMP1_SHDW3</b>	
-	
<b>XCMP2_SHDW3</b>	
-	
<b>XCMP3_SHDW3</b>	
-	
<b>XCMP4_SHDW3</b>	
-	
<b>XCMP5_SHDW3</b>	
-	
<b>XCMP6_SHDW3</b>	
-	
<b>XCMP7_SHDW3</b>	
-	
<b>XCMP8_SHDW3</b>	
-	
<b>XTBPRD_SHDW3</b>	
-	
<b>XAQCTLA_SHDW3</b>	
epwm.h	EPWM_setXCMPActionQualifierAction
<b>XAQCTLB_SHDW3</b>	
-	
<b>CMPC_SHDW3</b>	
-	
<b>CMPD_SHDW3</b>	
-	
<b>XMINMAX_SHDW3</b>	
-	
<b>DECTL</b>	
epwm.h	EPWM_enableDiodeEmulationMode
epwm.h	EPWM_disableDiodeEmulationMode
epwm.h	EPWM_setDiodeEmulationMode
epwm.h	EPWM_setDiodeEmulationReentryDelay
<b>DECOMPSEL</b>	
epwm.h	EPWM_configureDiodeEmulationTripLowSources
epwm.h	EPWM_configureDiodeEmulationTripHighSources
<b>DEACTCTL</b>	
epwm.h	EPWM_selectDiodeEmulationPWMSignal
epwm.h	EPWM_selectDiodeEmulationTripSignal
epwm.h	EPWM_nobypassDiodeEmulationLogic

**Table 22-206. EPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
epwm.h	EPWM_bypassDiodeEmulationLogic
<b>DESTS</b>	
-	
<b>DEFRC</b>	
epwm.h	EPWM_forceDiodeEmulationActive
<b>DECLR</b>	
epwm.h	EPWM_clearDiodeEmulationActiveFlag
<b>DEMONCNT</b>	
-	
<b>DEMONCTL</b>	
epwm.h	EPWM_enableDiodeEmulationMonitorModeControl
epwm.h	EPWM_disableDiodeEmulationMonitorModeControl
<b>DEMONSTEP</b>	
epwm.h	EPWM_setDiodeEmulationMonitorModeStep
<b>DEMONTRES</b>	
epwm.h	EPWM_setDiodeEmulationMonitorCounterThreshold
<b>MINDBCFCG</b>	
epwm.h	EPWM_enableMinimumDeadBand
epwm.h	EPWM_invertMinimumDeadBandSignal
epwm.h	EPWM_selectMinimumDeadBandAndOrLogic
epwm.h	EPWM_selectMinimumDeadBandBlockingSignal
epwm.h	EPWM_selectMinimumDeadBandReferenceSignal
<b>MINDBDLY</b>	
epwm.h	EPWM_getMinDeadBandDelay
epwm.h	EPWM_setMinDeadBandDelay
<b>LUTCTLA</b>	
epwm.h	EPWM_enableIllegalComboLogic
epwm.h	EPWM_disableIllegalComboLogic
epwm.h	EPWM_selectXbarInput
epwm.h	EPWM_setLutDecX
<b>LUTCTLB</b>	
epwm.h	EPWM_enableIllegalComboLogic
epwm.h	EPWM_disableIllegalComboLogic
epwm.h	EPWM_selectXbarInput
epwm.h	EPWM_setLutDecX

**22.20.7.2 HRPWM Registers to Driverlib Functions****Table 22-207. HRPWM Registers to Driverlib Functions**

File	Driverlib Function
<b>TBCTL</b>	
-	
<b>TBCTL2</b>	
-	
<b>EPWMSYNCINSEL</b>	
-	



**Table 22-207. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TBCTR</b>	
-	
<b>TBSTS</b>	
-	
<b>EPWMSYNCOUTEN</b>	
-	
<b>TBCTL3</b>	
-	
<b>CMPCTL</b>	
-	
<b>CMPCTL2</b>	
-	
<b>DBCTL</b>	
-	
<b>DBCTL2</b>	
-	
<b>AQCTL</b>	
-	
<b>AQTSRCSEL</b>	
-	
<b>PCCTL</b>	
-	
<b>VCAPCTL</b>	
-	
<b>VCNTCFG</b>	
-	
<b>HRCNFG</b>	
hrpwm.h	HRPWM_setMEPEdgeSelect
hrpwm.h	HRPWM_setMEPControlMode
hrpwm.h	HRPWM_setCounterCompareShadowLoadEvent
hrpwm.h	HRPWM_setOutputSwapMode
hrpwm.h	HRPWM_setChannelBOutputPath
hrpwm.h	HRPWM_enableAutoConversion
hrpwm.h	HRPWM_disableAutoConversion
hrpwm.h	HRPWM_setDeadbandMEPEdgeSelect
hrpwm.h	HRPWM_setRisingEdgeDelayLoadMode
hrpwm.h	HRPWM_setFallingEdgeDelayLoadMode
<b>HRCNFG2</b>	
hrpwm.h	HRPWM_setDeadbandMEPEdgeSelect
hrpwm.h	HRPWM_setRisingEdgeDelayLoadMode
hrpwm.h	HRPWM_setFallingEdgeDelayLoadMode
<b>HRPCTL</b>	
hrpwm.h	HRPWM_enablePeriodControl
hrpwm.h	HRPWM_disablePeriodControl
hrpwm.h	HRPWM_enablePhaseShiftLoad

**Table 22-207. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
hrpwm.h	HRPWM_disablePhaseShiftLoad
hrpwm.h	HRPWM_setSyncPulseSource
<b>TRREM</b>	
hrpwm.h	HRPWM_setTranslatorRemainder
<b>GLDCTL</b>	
-	
<b>GLDCFG</b>	
-	
<b>EPWMXLINK</b>	
-	
<b>EPWMXLINK2</b>	
-	
<b>AQCTLA</b>	
-	
<b>AQCTLA2</b>	
-	
<b>AQCTLB</b>	
-	
<b>AQCTLB2</b>	
-	
<b>AQSFR</b>	
-	
<b>AQCSFR</b>	
-	
<b>DBREDHR</b>	
hrpwm.h	HRPWM_setRisingEdgeDelay
hrpwm.h	HRPWM_setHiResRisingEdgeDelayOnly
<b>DBRED</b>	
hrpwm.h	HRPWM_setRisingEdgeDelay
hrpwm.h	HRPWM_setHiResRisingEdgeDelayOnly
<b>DBFEDHR</b>	
hrpwm.h	HRPWM_setFallingEdgeDelay
hrpwm.h	HRPWM_setHiResFallingEdgeDelayOnly
<b>DBFED</b>	
hrpwm.h	HRPWM_setFallingEdgeDelay
hrpwm.h	HRPWM_setHiResFallingEdgeDelayOnly
<b>TBPHS</b>	
hrpwm.h	HRPWM_setPhaseShift
hrpwm.h	HRPWM_setHiResPhaseShiftOnly
<b>TBPRDHR</b>	
hrpwm.h	HRPWM_setTimeBasePeriod
hrpwm.h	HRPWM_setHiResTimeBasePeriodOnly
hrpwm.h	HRPWM_getTimeBasePeriod
hrpwm.h	HRPWM_getHiResTimeBasePeriodOnly
<b>TBPRD</b>	

**Table 22-207. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
hrpwm.h	HRPWM_setTimeBasePeriod
hrpwm.h	HRPWM_setHiResTimeBasePeriodOnly
hrpwm.h	HRPWM_getTimeBasePeriod
hrpwm.h	HRPWM_getHiResTimeBasePeriodOnly
<b>CMPA</b>	
hrpwm.h	HRPWM_setCounterCompareValue
hrpwm.h	HRPWM_setHiResCounterCompareValueOnly
hrpwm.h	HRPWM_getCounterCompareValue
hrpwm.h	HRPWM_getHiResCounterCompareValueOnly
<b>CMPB</b>	
hrpwm.h	HRPWM_setCounterCompareValue
hrpwm.h	HRPWM_setHiResCounterCompareValueOnly
hrpwm.h	HRPWM_getCounterCompareValue
hrpwm.h	HRPWM_getHiResCounterCompareValueOnly
<b>CMPC</b>	
-	
<b>CPD</b>	
-	
<b>GLDCTL2</b>	
-	
<b>SWVDELVAL</b>	
-	
<b>TZSEL</b>	
-	
<b>TZSEL2</b>	
-	
<b>TZDCSEL</b>	
-	
<b>TZCTL</b>	
-	
<b>TZCTL2</b>	
-	
<b>TZCTLDCA</b>	
-	
<b>TZCTLDCB</b>	
-	
<b>TZEINT</b>	
-	
<b>TZFLG</b>	
-	
<b>TZCBCFLG</b>	
-	
<b>TZOSTFLG</b>	
-	
<b>TZCLR</b>	

**Table 22-207. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>TZCBCCLR</b>	
-	
<b>TZOSTCLR</b>	
-	
<b>TZFRC</b>	
-	
<b>TZTRIPOUTSEL</b>	
-	
<b>ETSEL</b>	
-	
<b>ETPS</b>	
-	
<b>ETFLG</b>	
-	
<b>ETCLR</b>	
-	
<b>ETFRC</b>	
-	
<b>ETINTPS</b>	
-	
<b>ETSOCPS</b>	
-	
<b>ETCNTINITCTL</b>	
-	
<b>ETCNTINIT</b>	
-	
<b>ETINTMIXEN</b>	
-	
<b>ETSOCAMIXEN</b>	
-	
<b>ETSOCBMIXEN</b>	
-	
<b>DCTRIPSEL</b>	
-	
<b>DCACTL</b>	
-	
<b>DCBCTL</b>	
-	
<b>DCFCTL</b>	
-	
<b>DCCAPCTL</b>	
-	
<b>DCFOFFSET</b>	
-	

**Table 22-207. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>DCOFFSETCNT</b>	
-	
<b>DCFWINDOW</b>	
-	
<b>DCFWINDOWCNT</b>	
-	
<b>BLANKPULSEMIXSEL</b>	
-	
<b>DCCAPMIXSEL</b>	
-	
<b>DCCAP</b>	
-	
<b>DCAHTRIPSEL</b>	
-	
<b>DCALTRIPSEL</b>	
-	
<b>DCBHTRIPSEL</b>	
-	
<b>DCBLTRIPSEL</b>	
-	
<b>CAPCTL</b>	
-	
<b>CAPGATETRIPSEL</b>	
-	
<b>CAPINTRIPSEL</b>	
-	
<b>CAPTRIPSEL</b>	
-	
<b>EPWMLOCK</b>	
hrpwm.h	HRPWM_lockRegisters
<b>HWVDELVAL</b>	
-	
<b>VCNTVAL</b>	
-	
<b>XCMPCTL1</b>	
-	
<b>XLOADCTL</b>	
-	
<b>XLOAD</b>	
-	
<b>EPWMXLINKXLOAD</b>	
-	
<b>XREGSHDW1STS</b>	
-	
<b>XREGSHDW2STS</b>	

**Table 22-207. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
XREGSHDW3STS	
-	
XCMP1_ACTIVE	
-	
XCMP2_ACTIVE	
-	
XCMP3_ACTIVE	
-	
XCMP4_ACTIVE	
-	
XCMP5_ACTIVE	
-	
XCMP6_ACTIVE	
-	
XCMP7_ACTIVE	
-	
XCMP8_ACTIVE	
-	
XTBPRD_ACTIVE	
-	
XAQCTLA_ACTIVE	
-	
XAQCTLB_ACTIVE	
-	
XMINMAX_ACTIVE	
-	
XCMP1_SHDW1	
-	
XCMP2_SHDW1	
-	
XCMP3_SHDW1	
-	
XCMP4_SHDW1	
-	
XCMP5_SHDW1	
-	
XCMP6_SHDW1	
-	
XCMP7_SHDW1	
-	
XCMP8_SHDW1	
-	
XTBPRD_SHDW1	
-	

**Table 22-207. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>XAQCTLA_SHDW1</b>	
-	
<b>XAQCTLB_SHDW1</b>	
-	
<b>CMPC_SHDW1</b>	
-	
<b>CMPD_SHDW1</b>	
-	
<b>XMINMAX_SHDW1</b>	
-	
<b>XCMP1_SHDW2</b>	
-	
<b>XCMP2_SHDW2</b>	
-	
<b>XCMP3_SHDW2</b>	
-	
<b>XCMP4_SHDW2</b>	
-	
<b>XCMP5_SHDW2</b>	
-	
<b>XCMP6_SHDW2</b>	
-	
<b>XCMP7_SHDW2</b>	
-	
<b>XCMP8_SHDW2</b>	
-	
<b>XTBPRD_SHDW2</b>	
-	
<b>XAQCTLA_SHDW2</b>	
-	
<b>XAQCTLB_SHDW2</b>	
-	
<b>CMPC_SHDW2</b>	
-	
<b>CMPD_SHDW2</b>	
-	
<b>XMINMAX_SHDW2</b>	
-	
<b>XCMP1_SHDW3</b>	
-	
<b>XCMP2_SHDW3</b>	
-	
<b>XCMP3_SHDW3</b>	
-	
<b>XCMP4_SHDW3</b>	

**Table 22-207. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>XCMP5_SHDW3</b>	
-	
<b>XCMP6_SHDW3</b>	
-	
<b>XCMP7_SHDW3</b>	
-	
<b>XCMP8_SHDW3</b>	
-	
<b>XTBPRD_SHDW3</b>	
-	
<b>XAQCTLA_SHDW3</b>	
-	
<b>XAQCTLB_SHDW3</b>	
-	
<b>CMPC_SHDW3</b>	
-	
<b>CMPD_SHDW3</b>	
-	
<b>XMINMAX_SHDW3</b>	
-	
<b>DECTL</b>	
-	
<b>DECOMPSEL</b>	
-	
<b>DEACTCTL</b>	
-	
<b>DESTS</b>	
-	
<b>DEFRC</b>	
-	
<b>DECLR</b>	
-	
<b>DEMONCNT</b>	
-	
<b>DEMONCTL</b>	
-	
<b>DEMONSTEP</b>	
-	
<b>DEMONTHRES</b>	
-	
<b>MINDBCFG</b>	
-	
<b>MINDBDLY</b>	
-	



**Table 22-207. HRPWM Registers to Driverlib Functions (continued)**

File	Driverlib Function
LUTCTLA	
-	
LUTCTLB	
-	

**22.20.7.3 HRPWMCAL Registers to Driverlib Functions**
**Table 22-208. HRPWMCAL Registers to Driverlib Functions**

File	Driverlib Function
HRPWR	
-	
HRMSTEP	
hrpwm.h	HRPWM_setMEPStep

Chapter 23

## Enhanced Quadrature Encoder Pulse (eQEP)

---



The enhanced Quadrature Encoder Pulse (eQEP) module described here is a Type 2 eQEP. See the [C2000 Real-Time Control Peripheral Reference Guide](#) for a list of all devices with a module of the same type to determine the differences between types and for a list of device-specific differences within a type.

The enhanced quadrature encoder pulse (eQEP) module is used for direct interface with a linear or rotary incremental encoder to get position, direction, and speed information from a rotating machine for use in a high-performance motion and position-control system.

<b>23.1 Introduction</b> .....	<b>4176</b>
<b>23.2 Configuring Device Pins</b> .....	<b>4178</b>
<b>23.3 Description</b> .....	<b>4179</b>
<b>23.4 Quadrature Decoder Unit (QDU)</b> .....	<b>4184</b>
<b>23.5 Position Counter and Control Unit (PCCU)</b> .....	<b>4187</b>
<b>23.6 eQEP Edge Capture Unit</b> .....	<b>4195</b>
<b>23.7 eQEP Watchdog</b> .....	<b>4199</b>
<b>23.8 eQEP Unit Timer Base</b> .....	<b>4199</b>
<b>23.9 QMA Module</b> .....	<b>4200</b>
<b>23.10 eQEP Interrupt Structure</b> .....	<b>4203</b>
<b>23.11 Software</b> .....	<b>4204</b>
<b>23.12 eQEP Registers</b> .....	<b>4205</b>

### 23.1 Introduction

An incremental encoder disk is patterned with a track of slots along the periphery, as shown in Figure 23-1. These slots create an alternating pattern of dark and light lines. The disk count is defined as the number of dark and light line pairs that occur per revolution (lines per revolution). As a rule, a second track is added to generate a signal that occurs once per revolution (index signal: QEPI), which can be used to indicate an absolute position. Encoder manufacturers identify the index pulse using different terms such as index, marker, home position, and zero reference




Figure 23-1. Optical Encoder Disk

To derive direction information, the lines on the disk are read out by two different photo-elements that "look" at the disk pattern with a mechanical shift of 1/4 the pitch of a line pair between them. This shift is detected with a reticle or mask that restricts the view of the photo-element to the desired part of the disk lines. As the disk rotates, the two photo-elements generate signals that are shifted 90° out of phase from each other. These are commonly called the quadrature QEPA and QEPB signals. The clockwise direction for most encoders is defined as the QEPA channel going positive before the QEPB channel and conversely, as shown in Figure 23-2.





Figure 23-2. QEP Encoder Output Signal for Forward/Reverse Movement

The encoder wheel typically makes one revolution for every revolution of the motor, or the wheel can be at a geared rotation ratio with respect to the motor. Therefore, the frequency of the digital signal coming from the QEPA and QEPB outputs varies proportionally with the velocity of the motor. For example, a 2000-line encoder

directly coupled to a motor running at 5000 revolutions-per-minute (rpm) results in a frequency of 166.6kHz, so by measuring the frequency of either the QEPA or QEPB output, the processor can determine the velocity of the motor.

Quadrature encoders from different manufacturers come with two forms of index pulse (gated index pulse or ungated index pulse) as shown in Figure 23-3. A nonstandard form of index pulse is ungated. In the ungated configuration, the index edges are not necessarily coincident with A and B signals. The gated index pulse is aligned to any of the four quadrature edges and width of the index pulse and can be equal to a quarter, half, or full period of the quadrature signal.



**Figure 23-3. Index Pulse Example**

Some typical applications of shaft encoders include robotics and computer input in the form of a mouse. Inside your mouse you can see where the mouse ball spins a pair of axles (a left/right, and an up/down axle). These axles are connected to optical shaft encoders that effectively tell the computer how fast and in what direction the mouse is moving.

**General Issues:** Estimating velocity from a digital position sensor is a cost-effective strategy in motor control. Two different first order approximations for velocity can be written as:

$$v(k) \approx \frac{x(k) - x(k - 1)}{T} = \frac{\Delta X}{T} \quad (24)$$

$$v(k) \approx \frac{X}{t(k) - t(k - 1)} = \frac{X}{\Delta T} \quad (25)$$

where:

- $v(k)$  = Velocity at time instant  $k$
- $x(k)$  = Position at time instant  $k$
- $x(k-1)$  = Position at time instant  $k-1$
- $T$  = Fixed unit time or inverse of velocity calculation rate
- $\Delta X$  = Incremental position movement in unit time
- $t(k)$  = Time instant " $k$ "
- $t(k-1)$  = Time instant " $k-1$ "
- $X$  = Fixed unit position
- $\Delta T$  = Incremental time elapsed for unit position movement

[Equation 24](#) is the conventional approach to velocity estimation and requires a time base to provide a unit time event for velocity calculation. Unit time is basically the inverse of the velocity calculation rate.

The encoder count (position) is read once during each unit time event. The quantity  $[x(k) - x(k-1)]$  is formed by subtracting the previous reading from the current reading. Then the velocity estimate is computed by multiplying by the known constant  $1/T$  (where  $T$  is the constant time between unit time events and is known in advance).

Estimation based on [Equation 24](#) has an inherent accuracy limit directly related to the resolution of the position sensor and the unit time period  $T$ . For example, consider a 500 line-per-revolution quadrature encoder with a velocity calculation rate of 400Hz. When used for position, the quadrature encoder gives a four-fold increase in resolution; in this case, 2000 counts-per-revolution. The minimum rotation that can be detected is, therefore, 0.0005 revolutions, which gives a velocity resolution of 12rpm when sampled at 400Hz. While this resolution can be satisfactory at moderate or high speeds, for example 1% error at 1200rpm, this resolution clearly proves inadequate at low speeds. In fact, at speeds below 12rpm, the speed estimate is erroneously zero much of the time.

At low speed, [Equation 25](#) provides a more accurate approach. It requires a position sensor that outputs a fixed interval pulse train, such as the aforementioned quadrature encoder. The width of each pulse is defined by motor speed for a given sensor resolution. [Equation 25](#) can be used to calculate motor speed by measuring the elapsed time between successive quadrature pulse edges. However, this method suffers from the opposite limitation, as does [Equation 24](#). A combination of relatively large motor speeds and high sensor resolution makes the time interval  $\Delta T$  small, and thus more greatly influenced by the timer resolution. This can introduce considerable error into high-speed estimates.

For systems with a large speed range (that is, speed estimation is needed at both low and high speeds), one approach is to use [Equation 25](#) at low speed and have the DSP software switch over to [Equation 24](#) when the motor speed rises above some specified threshold.

### **23.1.1 EQEP Related Collateral**

#### **Foundational Materials**

- [C2000 Academy - EQEP](#)
- [Interfacing with Quadrature Encoders \(Video\)](#)
- [Real-Time Control Reference Guide](#)
  - Refer to the Encoders section

#### **Getting Started Materials**

- [C2000™ Position Manager PTO API Reference Guide Application Report](#)

#### **Expert Materials**

- [CW/CCW Support on the C2000 eQEP Module Application Report](#)

## **23.2 Configuring Device Pins**

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

For proper operation of the eQEP module, input GPIO pins must be configured using the GPxQSELn registers for synchronous input mode (with or without qualification). The asynchronous mode cannot be used for eQEP input pins. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

## 23.3 Description

This section provides the eQEP inputs, memory map, and functional description.

### 23.3.1 EQEP Inputs

The eQEP inputs include two pins for quadrature-clock mode or direction-count mode, an index (or 0 marker), and a strobe input. The eQEP module requires that the QEPA, QEPB, and QEPI inputs are synchronized to SYCLK prior to entering the module. The application code can enable the synchronous GPIO input feature on any eQEP-enabled GPIO pins (see the *General-Purpose Input/Output (GPIO)* chapter for more details).

- **QEPA/XCLK and QEPB/XDIR:** These two pins can be used in quadrature-clock mode or direction-count mode.
  - Quadrature-clock Mode: The eQEP encoders provide two square wave signals (A and B) 90 electrical degrees out of phase. This phase relationship is used to determine the direction of rotation of the input shaft and number of eQEP pulses from the index position to derive the relative position information. For forward or clockwise rotation, QEPA signal leads QEPB signal and conversely. The quadrature decoder uses these two inputs to generate quadrature-clock and direction signals.
  - Direction-count Mode: In direction-count mode, direction and clock signals are provided directly from the external source. Some position encoders have this type of output instead of quadrature output. The QEPA pin provides the clock input and the QEPB pin provides the direction input.
- **QEPI: Index or Zero Marker:** The eQEP encoder uses an index signal to assign an absolute start position from which position information is incrementally encoded using quadrature pulses. This pin is connected to the index output of the eQEP encoder to optionally reset the position counter for each revolution. This signal can be used to initialize or latch the position counter on the occurrence of a desired event on the index pin.
- **QEPS: Strobe Input:** This general-purpose strobe signal can initialize or latch the position counter on the occurrence of a desired event on the strobe pin. This signal is typically connected to a sensor or limit switch to notify that the motor has reached a defined position.

Input signals to the eQEP (QEPA, QEPB, QEPI and QEPS) can come from multiple sources; that is, device pin, CMPSSx, or PWMXBARx. One typical use case is if SinCos transducers are used in the motor control system to estimate the position of motor shaft and Index signal is coming from traditional rotary encoder, source of the eQEP signals (QEPA, QEPB and QEPI) can be configured as output of CMPSSx that decodes the Sin, Cos, and Index signals. [Figure 23-4](#) illustrates the use case.

Selection of the source of Input signals (QEPA, QEPB, and QEPI) is user-configurable through the QEPSRCSEL register as shown in [Table 23-1](#).




Figure 23-4. Using eQEP to Decode Signals from SinCos Transducer

**Table 23-1. eQEP Input Source Select Table**

QEPASEL, QEPBSEL, QEPISEL	Input Signal
0	INPUTXBAR
1	CMPSS1_CTRIPH
2	CMPSS2_CTRIPH
3	CMPSS3_CTRIPH
4	CMPSS4_CTRIPH
5	CMPSS5_CTRIPH
6	CMPSS6_CTRIPH
7	CMPSS7_CTRIPH
8	CMPSS8_CTRIPH
9	EPWMXBAR1
10	EPWMXBAR2
11	EPWMXBAR3
12	EPWMXBAR4
13	EPWMXBAR5
14	EPWMXBAR6
15	EPWMXBAR7

---

**Note**

Configuration of QEPSRCSEL register to select the source of QEPA, QEPB, and QEPI signals can lead to unexpected transition on these signals, which can cause an undesirable outcome if eQEP is already running. Make sure that the eQEP is disabled before configuring the QEPSRCSEL register for input signals.


---



### 23.3.2 Functional Description

The eQEP peripheral contains the following major functional units (as shown in Figure 23-5):

- Programmable input qualification for each pin (part of the GPIO MUX)
- Quadrature decoder unit (QDU)
- Position counter and control unit for position measurement (PCCU)
- Quadrature edge-capture unit for low-speed measurement (QCAP)
- Unit time base for speed/frequency measurement (UTIME)
- Watchdog timer for detecting stalls (QWDOG)
- Quadrature Mode Adapter (QMA)



Copyright © 2017, Texas Instruments Incorporated

Figure 23-5. Functional Block Diagram of the eQEP Peripheral

### 23.3.3 eQEP Memory Map

Table 23-2 lists the registers with the memory locations, sizes, and reset values.

**Table 23-2. EQEP Memory Map**

Name	Offset	Size(x16)/ #shadow	Reset	Register Description
QPOSCNT	0x00	2/0	0x0000 0000	eQEP Position Counter
QPOSINIT	0x02	2/0	0x0000 0000	eQEP Initialization Position Count
QPOSMAX	0x04	2/0	0x0000 0000	eQEP Maximum Position Count
QPOSCMP	0x06	2/1	0x0000 0000	eQEP Position-compare
QPOSILAT	0x08	2/0	0x0000 0000	eQEP Index Position Latch
QPOSSLAT	0x0A	2/0	0x0000 0000	eQEP Strobe Position Latch
QPOSLAT	0x0C	2/0	0x0000 0000	eQEP Position Latch
QUTMR	0x0E	2/0	0x0000 0000	eQEP Unit Timer
QUPRD	0x10	2/0	0x0000 0000	eQEP Unit Period Register
QWDTMR	0x12	1/0	0x0000	eQEP Watchdog Timer
QWDPRD	0x13	1/0	0x0000	eQEP Watchdog Period Register
QDECCTL	0x14	1/0	0x0000	eQEP Decoder Control Register
QEPCTL	0x15	1/0	0x0000	eQEP Control Register
QCAPCTL	0x16	1/0	0x0000	eQEP Capture Control Register
QPOSCCTL	0x17	1/0	0x0000	eQEP Position-compare Control Register
QEINT	0x18	1/0	0x0000	eQEP Interrupt Enable Register
QFLG	0x19	1/0	0x0000	eQEP Interrupt Flag Register
QCLR	0x1A	1/0	0x0000	eQEP Interrupt Clear Register
QFRC	0x1B	1/0	0x0000	eQEP Interrupt Force Register
QEPSTS	0x1C	1/0	0x0000	eQEP Status Register
QCTMR	0x1D	1/0	0x0000	eQEP Capture Timer
QCPRD	0x1E	1/0	0x0000	eQEP Capture Period Register
QCTMRLAT	0x1F	1/0	0x0000	eQEP Capture Timer Latch
QCPRDLAT	0x20	1/0	0x0000	eQEP Capture Period Latch
Reserved	0x21 to 0x2F	15/0		
REV	0x30	2/0	0x0000	eQEP Revision Number
QEPSTROBESEL	0x32	2/0	0x0000	eQEP Strobe select register
QMACTRL	0x34	2/0	0x0000	eQEP QMA Control register
QEPSRCSEL	0x36	2/0	0x0000	eQEP Source Select Register
Reserved	0x38 to 0x3F	8/0		

### 23.4 Quadrature Decoder Unit (QDU)

Figure 23-6 shows a functional block diagram of the QDU.




Figure 23-6. Functional Block Diagram of Decoder Unit

#### 23.4.1 Position Counter Input Modes

Clock and direction input to the position counter is selected using QDECCTL[QSRC] bits, based on interface input requirement as follows:

- Quadrature-count mode
- Direction-count mode
- UP-count mode
- DOWN-count mode


**23.4.1.1 Quadrature Count Mode**

The quadrature decoder generates the direction and clock to the position counter in quadrature count mode.


**Direction Decoding** The direction decoding logic of the eQEP circuit determines which one of the sequences (QEPA, QEPB) is the leading sequence and accordingly updates the direction information in the QEPSTS[QDF] bit. [Table 23-3](#) and [Figure 23-7](#) show the direction decoding logic in truth table and state machine form. Both edges of the QEPA and QEPB signals are sensed to generate count pulses for the position counter. Therefore, the frequency of the clock generated by the eQEP logic is four times that of each input sequence. [Figure 23-8](#) shows the direction decoding and clock generation from the eQEP input signals.

**Table 23-3. Quadrature Decoder Truth Table**

Previous Edge	Present Edge	QDIR	QPOSCNT
QA↑	QB↑	UP	Increment
	QB↓	DOWN	Decrement
	QA↓	TOGGLE	Increment or Decrement
QA↓	QB↓	UP	Increment
	QB↑	DOWN	Decrement
	QA↑	TOGGLE	Increment or Decrement
QB↑	QA↑	DOWN	Decrement
	QA↓	UP	Increment
	QB↓	TOGGLE	Increment or Decrement
QB↓	QA↓	DOWN	Decrement
	QA↑	UP	Increment
	QB↑	TOGGLE	Increment or Decrement



**Figure 23-7. Quadrature Decoder State Machine**


**Figure 23-8. Quadrature-clock and Direction Decoding**

**Phase Error Flag** In normal operating conditions, quadrature inputs QEPA and QEPB is 90 degrees out of phase. The phase error flag (PHE) is set in the QFLG register and the QPOSCNT value can be incorrect and offset by multiples of 1 or 3. That is, when edge transition is detected simultaneously on the QEPA and QEPB signals to optionally generate interrupts. State transitions marked by dashed lines in [Figure 23-7](#) are invalid transitions that generate a phase error.

**Count Multiplication** The eQEP position counter provides 4x times the resolution of an input clock by generating a quadrature-clock (QCLK) on the rising/falling edges of both eQEP input clocks (QEPA and QEPB) as shown in [Figure 23-8](#).

**Reverse Count** In normal quadrature count operation, QEPA input is applied to the QA input of the quadrature decoder and the QEPB input is applied to the QB input of the quadrature decoder. Reverse counting is enabled by setting the SWAP bit in the QDECCTL register. This swaps the input to the quadrature decoder; thereby, reversing the counting direction.

### 23.4.1.2 Direction-Count Mode

Some position encoders provide direction and clock outputs, instead of quadrature outputs. In such cases, direction-count mode can be used. The QEPA input provides the clock for the position counter and the QEPB input has the direction information. The position counter is incremented on every rising edge of a QEPA input when the direction input is high, and decremented when the direction input is low.

### 23.4.1.3 Up-Count Mode

The counter direction signal is hard-wired for up-count and the position counter is used to measure the frequency of the QEPA input. Clearing the QDECCTL[XCR] bit enables clock generation to the position counter on both edges of the QEPA input; thereby, increasing the measurement resolution by a factor of 2x. In up-count mode, we recommend that the application not configure QEPB as a GPIO mux option, or make sure that a signal edge is not generated on the QEPB input.

### 23.4.1.4 Down-Count Mode

The counter direction signal is hardwired for a down-count and the position counter is used to measure the frequency of the QEPA input. Clearing the QDECCTL[XCR] bit enables clock generation to the position counter on both edges of a QEPA input, thereby increasing the measurement resolution by a factor of 2x. In down-count mode, the application must not configure QEPB as a GPIO mux option or make sure that a signal edge is not generated on the QEPB input.

### 23.4.2 eQEP Input Polarity Selection

Each eQEP input can be inverted using QDECCTL[8:5] control bits. As an example, setting the QDECCTL[QIP] bit inverts the index input.

### 23.4.3 Position-Compare Sync Output

The enhanced eQEP peripheral includes a position-compare unit that is used to generate the position-compare sync signal on compare match between the position-counter register (QPOSCNT) and the position-compare register (QPOSCMP). This sync signal can be output using an index pin or strobe pin of the EQEP peripheral.

Setting the QDECCTL[SOEN] bit enables the position-compare sync output and the QDECCTL[SPSEL] bit selects either an eQEP index pin or an eQEP strobe pin.

## 23.5 Position Counter and Control Unit (PCCU)

The position-counter and control unit provides two configuration registers (QEPCTL and QPOSCTL) for setting up position-counter operational modes, position-counter initialization/latch modes and position-compare logic for sync signal generation.

### 23.5.1 Position Counter Operating Modes

Position-counter data can be captured in different manners. In some systems, the position counter is accumulated continuously for multiple revolutions and the position-counter value provides the position information with respect to the known reference. An example of this is the quadrature encoder mounted on the motor controlling the print head in the printer. Here the position counter is reset by moving the print head to the home position and then the position counter provides absolute position information with respect to home position.

In other systems, the position counter is reset on every revolution using index pulse, and the position counter provides a rotor angle with respect to the index pulse position.

The position counter can be configured to operate in following four modes

- Position-Counter Reset on Index Event
- Position-Counter Reset on Maximum Position
- Position-Counter Reset on the first Index Event
- Position-Counter Reset on Unit Time Out Event (Frequency Measurement)

In all the above operating modes, the position counter is reset to 0 on overflow and to the QPOSMAX register value on underflow. Overflow occurs when the position counter counts up after the QPOSMAX value. Underflow occurs when the position counter counts down after 0. The Interrupt flag is set to indicate overflow/underflow in QFLG register.

### 23.5.1.1 Position Counter Reset on Index Event (QEPCTL[PCRM] = 00)


If the index event occurs during the forward movement, then the position counter is reset to 0 on the next eQEP clock. If the index event occurs during the reverse movement, then the position counter is reset to the value in the QPOS MAX register on the next eQEP clock.

The first index marker is defined as the quadrature edge following the first index edge. The eQEP peripheral records the occurrence of the first index marker (QEPSTS[FIMF]) and direction on the first index event marker (QEPSTS[FIDF]) in QEPSTS registers, the eQEP peripheral also remembers the quadrature edge on the first index marker so that same relative quadrature transition is used for index event reset operation.

For example, if the first reset operation occurs on the falling edge of QEPB during the forward direction, then all the subsequent reset must be aligned with the falling edge of QEPB for the forward rotation and on the rising edge of QEPB for the reverse rotation as shown in Figure 23-9.

The position-counter value is latched to the QPOSILAT register and direction information is recorded in the QEPSTS[QDLF] bit on every index event marker. The position-counter error flag (QEPSTS[PCEF]) and error interrupt flag (QFLG[PCE]) are set if the latched value is not equal to 0 or QPOS MAX. The position-counter error flag (QEPSTS[PCEF]) is updated on every index event marker and an interrupt flag (QFLG[PCE]) is set on error that can be cleared only through software.

The index event latch configuration QEPCTL[IEL] must be configured to 00 or 11 when pcrm = 0 and the position counter error flag/interrupt flag are generated only in index event reset mode. The position counter value is latched into the IPOS LAT register on every index marker.



**Figure 23-9. Position Counter Reset by Index Pulse for 1000-Line Encoder (QPOS MAX = 3999 or 0xF9F)**


#### Note

In case of a boundary condition where the time period between the Index Event and the previous QCLK edge is less than SYSCLK period, then QPOSCNT gets reset to zero or QPOS MAX in the same SYSCLK cycle and does not wait for the next QCLK edge to occur.

**23.5.1.2 Position Counter Reset on Maximum Position (QEPCTL[PCRM] = 01)**

If the position counter is equal to QPOS MAX, then the position counter is reset to 0 on the next eQEP clock for forward movement and position counter overflow flag is set. If the position counter is equal to ZERO, then the position counter is reset to QPOS MAX on the next QEP clock for reverse movement and position-counter underflow flag is set. Figure 23-10 shows the position-counter reset operation in this mode.

The first index marker fields (QEPSTS[FIDF] and QEPSTS[FIMF]) are not applicable in this mode.



**Figure 23-10. Position Counter Underflow/Overflow (QPOS MAX = 4)**

**23.5.1.3 Position Counter Reset on the First Index Event (QEPCTL[PCRM] = 10)**

If the index event occurs during forward movement, then the position counter is reset to 0 on the next eQEP clock. If the index event occurs during the reverse movement, then the position counter is reset to the value in the QPOS MAX register on the next eQEP clock. Note that this is done only on the first occurrence and subsequently the position-counter value is not reset on an index event; rather, the position-counter value is reset based on the maximum position as described in Section 23.5.1.2.

The first index marker fields (QEPSTS[FIDF] and QEPSTS[FIMF]) are not applicable in this mode.



### 23.5.1.4 Position Counter Reset on Unit Time-out Event (QEPCTL[PCRM] = 11)

In this mode, QPOSCNT is set to 0 or QPOMAX, depending on the direction mode selected by QDECCTL[QSRC] bits on a unit time event. This is useful for frequency measurement.

### 23.5.2 Position Counter Latch

The eQEP index and strobe input can be configured to latch the position counter (QPOSCNT) into QPOSILAT and QPOSSLAT, respectively, on occurrence of a definite event on these pins.

#### 23.5.2.1 Index Event Latch

In some applications, it is not desirable to reset the position counter on every index event and instead it can be required to operate the position counter in full 32-bit mode (QEPCTL[PCRM] = 01 and QEPCTL[PCRM] = 10 modes).

In such cases, the eQEP position counter can be configured to latch on the following events and direction information is recorded in the QEPSTS[QDLF] bit on every index event marker.

- Latch on Rising edge (QEPCTL[IEL] = 01)
- Latch on Falling edge (QEPCTL[IEL] = 10)
- Latch on Index Event Marker (QEPCTL[IEL] = 11)

This is particularly useful as an error checking mechanism to check if the position counter accumulated the correct number of counts between index events. As an example, the 1000-line encoder must count 4000 times when moving in the same direction between the index events.

The index event latch interrupt flag (QFLG[IEL]) is set when the position counter is latched to the QPOSILAT register. The index event latch configuration bits (QEPCTL[IEL]) are ignored when QEPCTL[PCRM] = 00.

#### Latch on Rising Edge (QEPCTL[IEL] = 01)

The position-counter value (QPOSCNT) is latched to the QPOSILAT register on every rising edge of an index input.

#### Latch on Falling Edge (QEPCTL[IEL] = 10)

The position-counter value (QPOSCNT) is latched to the QPOSILAT register on every falling edge of index input.

#### Latch on Index Event Marker/Software Index Marker (QEPCTL[IEL] = 11)

The first index marker is defined as the quadrature edge following the first index edge. The eQEP peripheral records the occurrence of the first index marker (QEPSTS[FIMF]) and the direction on the first index event marker (QEPSTS[FIDF]) in the QEPSTS registers. The eQEP peripheral also remembers the quadrature edge on the first index marker so that the same relative quadrature transition is used for latching the position counter (QEPCTL[IEL] = 11).

Figure 23-11 shows the position counter latch using an index event marker.




Figure 23-11. Software Index Marker for 1000-line Encoder (QEPCTL[IEL] = 1)

### 23.5.2.2 Strobe Event Latch

The position-counter value is latched to the QPOSSLAT register on the rising edge of the strobe input by clearing the QEPCTL[SEL] bit.

If the QEPCTL[SEL] bit is set, then the position-counter value is latched to the QPOSSLAT register on the rising edge of the strobe input for forward direction, and on the falling edge of the strobe input for reverse direction as shown in Figure 23-12.

The strobe event latch interrupt flag (QFLG[SEL]) is set when the position counter is latched to the QPOSSLAT register.





Figure 23-12. Strobe Event Latch (QEPCTL[SEL] = 1)

There is an added feature on Type 2.0 eQEP where position-counter value can also be latched on ADCSOCA and ADCSOCB events by configuring the register QEPSTROBESEL.STROBESEL as shown in Figure 23-13. To use the ADCSOCA/B events for the QS signal, configuration of the QEPSRCSEL.QEPSSEL to be non-zero is needed..



**Figure 23-13. Latching Position Counter on ADCSOCA/ADCSOCB Event**

### 23.5.3 Position Counter Initialization

The position counter can be initialized using the following events:

- Index event
- Strobe event
- Software initialization

<b>Index Event Initialization (IEI)</b>	The QEPI index input can be used to trigger the initialization of the position counter at the rising or falling edge of the index input. If the QEPCTL[IEI] bits are 10, then the position counter (QPOSCNT) is initialized with a value in the QPOSINIT register on the rising edge of index input. Conversely, if the QEPCTL[IEI] bits are 11, initialization is on the falling edge of the index input.
<b>Strobe Event Initialization (SEI)</b>	If the QEPCTL[SEI] bits are 10, then the position counter is initialized with a value in the QPOSINIT register on the rising edge of strobe input.  If QEPCTL[SEL] bits are 11, then the position counter is initialized with a value in the QPOSINIT register on the rising edge of strobe input for forward direction and on the falling edge of strobe input for reverse direction.
<b>Software Initialization (SWI)</b>	The position counter can be initialized in software by writing a 1 to the QEPCTL[SWI] bit. This bit is not automatically cleared. While the bit is still set, if a 1 is written to the bit again, the position counter is re-initialized.

### 23.5.4 eQEP Position-compare Unit

The eQEP peripheral includes a position-compare unit that is used to generate a sync output and interrupt on a position-compare match. Figure 23-14 shows a diagram. The position-compare (QPOSCMP) register is shadowed and shadow mode can be enabled or disabled using the QPOSCTL[PSSHDW] bit. If the shadow mode is not enabled, the CPU writes directly to the active position compare register.




Figure 23-14. eQEP Position-compare Unit


In shadow mode, you can configure the position-compare unit (QPOSCTL[PCLOAD]) to load the shadow register value into the active register on the following events, and to generate the position-compare ready (QFLG[PCR]) interrupt after loading.

- Load on compare match
- Load on position-counter zero event

The position-compare match (QFLG[PCM]) is set when the position-counter value (QPOSCNT) matches with the active position-compare register (QPOSCMP) and the position-compare sync output of the programmable pulse width is generated on compare-match to trigger an external device.


For example, if QPOSCMP = 2, the position-compare unit generates a position-compare event on 1 to 2 transitions of the eQEP position counter for forward counting direction and on 3 to 2 transitions of the eQEP position counter for reverse counting direction (see Figure 23-15).

See the register section for the layout of the eQEP Position-Compare Control Register (QPOSCTL) and description of the QPOSCTL bit fields.



**Figure 23-15. eQEP Position-compare Event Generation Points**

The pulse stretcher logic in the position-compare unit generates a programmable position-compare sync pulse output on the position-compare match. In the event of a new position-compare match while a previous position-compare pulse is still active, then the pulse stretcher generates a pulse of specified duration from the new position-compare event as shown in [Figure 23-16](#).



**Figure 23-16. eQEP Position-compare Sync Output Pulse Stretcher**

## 23.6 eQEP Edge Capture Unit

The eQEP peripheral includes an integrated edge capture unit to measure the elapsed time between the unit position events as shown in [Figure 23-17](#). This feature is typically used for low-speed measurement using the following formula:

$$v(k) = \frac{X}{t(k) - t(k - 1)} = \frac{X}{\Delta T} \quad (26)$$

where:

- X = Unit position is defined by integer multiple of quadrature edges (see [Figure 23-18](#))
- $\Delta T$  = Elapsed time between unit position events
- v(k) = Velocity at time instant "k"

The eQEP capture timer (QCTMR) runs from prescaled SYSCLKOUT and the prescaler is programmed by the QCAPCTL[CCPS] bits. The capture timer (QCTMR) value is latched into the capture period register (QCPRD) on every unit position event and then the capture timer is reset, a flag is set in QEPSTS:UPEVNT to indicate that new value is latched into the QCPRD register. Software can check this status flag before reading the period register for low speed measurement, and clear the flag by writing 1.

Time measurement ( $\Delta T$ ) between unit position events is correct if the following conditions are met:

- No more than 65,535 counts have occurred between unit position events.
- No direction change between unit position events.

If the QEP capture timer overflows between unit position events, then the timer sets the QEP capture overflow flag (QEPSTS[COEF]) in the status register and the QCPRDLAT register is set to 0xFFFF. If direction change occurs between the unit position events, then the error flag is set in the status register (QEPSTS[CDEF]) and the QCPRDLAT register is set to 0xFFFF.

The Capture Timer (QCTMR) and Capture Period register (QCPRD) can be configured to latch on the following events:

- CPU read of QPOSCNT register
- Unit time-out event

If the QEPCTL[QCLM] bit is cleared, then the capture timer and capture period values are latched into the QCTMRLAT and QCPRDLAT registers, respectively, when the CPU reads the position counter (QPOSCNT).

If the QEPCTL[QCLM] bit is set, then the position counter, capture timer, and capture period values are latched into the QPOSLAT, QCTMRLAT and QCPRDLAT registers, respectively, on unit time out.

[Figure 23-19](#) shows the capture unit operation along with the position counter.





Figure 23-17. eQEP Edge Capture Unit

**CAUTION**

The QCAPCTL[UPPS] prescaler cannot be modified dynamically (such as switching the unit event prescaler from QCLK/4 to QCLK/8). Doing so can result in undefined behavior. The QCAPCTL[CCPS] prescaler can be modified dynamically (such as switching CAPCLK prescaling mode from SYSCLK/4 to SYSCLK/8) only after the capture unit is disabled.



N = Number of quadrature periods selected using QCAPCTL[UPPS] bits

Figure 23-18. Unit Position Event for Low Speed Measurement (QCAPCTL[UPPS] = 0010)




Figure 23-19. eQEP Edge Capture Unit - Timing Details



Velocity calculation equation:

$$v(k) = \frac{x(k) - x(k - 1)}{T} = \frac{\Delta X}{T} \quad (27)$$

where:

- $v(k)$  = Velocity at time instant  $k$
- $x(k)$  = Position at time instant  $k$
- $x(k-1)$  = Position at time instant  $k-1$
- $T$  = Fixed unit time or inverse of velocity calculation rate
- $\Delta X$  = Incremental position movement in unit time
- $X$  = Fixed unit position
- $\Delta T$  = Incremental time elapsed for unit position movement
- $t(k)$  = Time instant " $k$ "
- $t(k-1)$  = Time instant " $k-1$ "

Unit time ( $T$ ) and unit period ( $X$ ) are configured using the QUPRD and QCAPCTL[UPPS] registers. Incremental position output and incremental time output is available in the QOSLAT and QCPRDLAT registers.

Parameter	Relevant Register to Configure or Read the Information
$T$	Unit Period Register (QUPRD)
$\Delta X$	Incremental Position = QOSLAT( $k$ ) - QOSLAT( $k-1$ )
$X$	Fixed-unit position defined by sensor resolution and QCAPCTL[UPPS] bits
$\Delta T$	Capture Period Latch (QCPRDLAT)

### 23.7 eQEP Watchdog

The eQEP peripheral contains a 16-bit watchdog timer (Figure 23-20) that monitors the quadrature clock to indicate proper operation of the motion-control system. The eQEP watchdog timer is clocked from SYSCLKOUT/64 and the quadrature clock event (pulse) resets the watchdog timer. If no quadrature clock event is detected until a period match (QWDPRD = QWDTMR), then the watchdog timer times out and the watchdog interrupt flag is set (QFLG[WTO]). The time-out value is programmable through the watchdog period register (QWDPRD).




Figure 23-20. eQEP Watchdog Timer

### 23.8 eQEP Unit Timer Base

The eQEP peripheral includes a 32-bit timer (QUTMR) that is clocked by SYSCLKOUT to generate periodic interrupts for velocity calculations, see Figure 23-21. Whenever the unit timer (QUTMR) matches the unit period register (QUPRD), the eQEP peripheral resets the unit timer (QUTMR) and also generates the unit time out interrupt flag (QFLG[UTO]). The unit timer gets reset whenever timer value equals to configured period value.

The eQEP peripheral can be configured to latch the position counter, capture timer, and capture period values on a unit time out event so that latched values are used for velocity calculation as described in Section 23.6.




Figure 23-21. eQEP Unit Timer Base


## 23.9 QMA Module

The QEP Mode Adapter (QMA) is designed to extend the C2000™ eQEP module capabilities to support the additional modes described. [Figure 23-22](#) depicts how the QMA module is integrated into the eQEP module.

At reset, by default QMA logic is bypassed and the EQEPA and EQEPB inputs from the pins go directly into the eQEP module. When QMA module is enabled by configuring the QMACTRL[MODE] register, the EQEPA and EQEPB input are processed by this module and modified version of EQEPA and EQEPB signals are sent to the eQEP module. The QMA module requires the eQEP module to be configured in the Direction-Count mode and generates a clock signal on EQEPA input and direction signal on EQEPB input as needed for the proper operation of the intended mode.

- The xCLKMOD block inside the QMA module looks at the transitions on external EQEPA and EQEPB signals to generate the clock signal on the EQEPA input to the eQEP module.
- The xDIRMOD block inside the QMA module looks at the transitions on external EQEPA and EQEPB signals to generate the direction signal on the EQEPB input to the eQEP module.

The QMA module has error detection logic to detect illegal transitions on EQEPA and EQEPB input signals. The QMA module's error and interrupt are integrated inside the eQEP module as described in [Section 23.10](#). In addition, the QMACTRL register configuration can be locked using the QMALOCK register. Refer to the register description for more details.



**Figure 23-22. QMA Module Block Diagram**

### 23.9.1 Modes of Operation


The QMA module can be operated in the following modes by configuring the QMACTRL register:

- QMA Mode-1 (QMACTRL[MODE] = 1)
- QMA Mode-2 (QMACTRL[MODE] = 2)

#### 23.9.1.1 QMA Mode-1 (QMACTRL[MODE] = 1)

This mode is used when the default state of EQEPA and EQEPB inputs is high. In this mode, outputs of QMA correspond to the following as shown in [Figure 23-23](#):

- EQEPA Output of QMA is the AND of EQEPA and EQEPB inputs coming from the pin
- EQEPB Output of QMA is the direction signal generated by QMA based on EQEPA and EQEPB inputs



**Figure 23-23. QMA Mode-1**

### 23.9.1.2 QMA Mode-2 (QMACTRL[MODE] = 2)

This mode is used when the default state of EQEPA and EQEPB inputs is low. In this mode, outputs of QMA correspond to the following as shown in Figure 23-24:

- EQEPA Output of QMA is the OR of EQEPA and EQEPB inputs coming from the pin
- EQEPB Output of QMA is the direction signal generated by QMA based on EQEPA and EQEPB inputs




Figure 23-24. QMA Mode-2

### 23.9.2 Interrupt and Error Generation

The error detection logic detects illegal transitions on EQEPA and EQEPB signals and generates an error signal. This error signal can be used to generate eQEP interrupt and error output. Refer to Section 23.10 for details.

### 23.10 eQEP Interrupt Structure

Figure 23-25 shows how the interrupt mechanism works in the eQEP module.




Figure 23-25. eQEP Interrupt Generation

Eleven interrupt events (PCE, PHE, QDC, WTO, PCU, PCO, PCR, PCM, SEL, IEL and UTO) can be generated. The interrupt control register (QEINT) is used to enable/disable individual interrupt event sources. The interrupt flag register (QFLG) indicates if any interrupt event has been latched and contains the global interrupt flag bit (INT).

An interrupt pulse is generated to PIE when:

1. Interrupt is enabled for eQEP event inside QEINT register
2. Interrupt flag for eQEP event inside QFLG register is set, and
3. Global interrupt status flag bit QFLG[INT] had been cleared for previously generated interrupt event. The interrupt service routine needs to clear the global interrupt flag bit and the serviced event, by way of the interrupt clear register (QCLR), before any other interrupt pulses are generated. If either flags inside the QFLG register are not cleared, further interrupt events do not generate an interrupt to PIE. You can force an interrupt event by way of the interrupt force register (QFRC), which is useful for test purposes.

## 23.11 Software

### 23.11.1 EQEP Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
 C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/eqep

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 23.11.1.1 Frequency Measurement Using eQEP via unit timeout interrupt - SINGLE\_CORE

FILE: eqep\_ex2\_freq\_cal\_interrupt.c

This example will calculate the frequency of an input signal using the eQEP module. ePWM1A is configured to generate this input signal with a frequency of 5 kHz. EQEP unit timeout is set which will generate an interrupt every *UNIT\_PERIOD* microseconds and frequency calculation occurs continuously

The configuration for this example is as follows

- PWM frequency is specified as 5000Hz
- UNIT\_PERIOD is specified as 10000 us
- Min frequency is  $(1/(2*10ms))$  i.e 50Hz
- Highest frequency can be  $(2^{32}/((2*10ms)))$
- Resolution of frequency measurement is 50hz

*freq* : Frequency Measurement is obtained by counting the external input pulses for UNIT\_PERIOD (unit timer set to 10 ms).

#### External Connections

- Connect GPIO20/eQEP1A to GPIO0/ePWM1A

#### Watch Variables

- *freq* - Frequency measurement using position counter/unit time out
- *pass* - If measured frequency matches with PWM frequency then pass = 1 else 0

#### 23.11.1.2 Motor speed and direction measurement using eQEP via unit timeout interrupt - SINGLE\_CORE

FILE: eqep\_ex5\_speed\_dir\_motor.c

This example can be used to sense the speed and direction of motor using eQEP in quadrature encoder mode. ePWM1A is configured to simulate motor encoder signals with frequency of 5 kHz on both A and B pins with 90 degree phase shift (so as to run this example without motor). EQEP unit timeout is set which will generate an interrupt every *UNIT\_PERIOD* microseconds and speed calculation occurs continuously based on the direction of motor

The configuration for this example is as follows

- PWM frequency is specified as 5000Hz
- UNIT\_PERIOD is specified as 10000 us
- Simulated quadrature signal frequency is 20000Hz (4 \* 5000)
- Encoder holes assumed as 1000
- Thus Simulated motor speed is 300rpm (5000 \* (60 / 1000))

*freq* : Simulated quadrature signal frequency measured by counting the external input pulses for UNIT\_PERIOD (unit timer set to 10 ms). *speed* : Measure motor speed in rpm *dir* : Indicates clockwise (1) or anticlockwise (-1)

#### External Connections (if motor encoder signals are simulated by ePWM)

- Connect GPIO20/eQEP1A to GPIO0/ePWM1A
- Connect GPIO21/eQEP1B to GPIO1/ePWM1B With motor
- Comment in "MOTOR" in includes
- Connect GPIO20/eQEP1A to encoder A output
- Connect GPIO21/eQEP1B to encoder B output

#### Watch Variables

- *freq* : Simulated motor frequency measurement is obtained by counting the external input pulses for UNIT\_PERIOD (unit timer set to 10 ms).
- *speed* : Measure motor speed in rpm
- *dir* : Indicates clockwise (1) or anticlockwise (-1)
- *pass* - If measured quadrature frequency matches with i.e. input quadrature frequency (4 \* PWM frequency) then pass = 1 else fail = 1 (\*\* only when "MOTOR" is commented out)

## 23.12 eQEP Registers

This section describes the Enhanced Quadrature Encoder Pulse Registers.

### 23.12.1 EQEP Base Address Table

**Table 23-4. EQEP Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
EQep1Regs	<a href="#">EQEP_REGS</a>	EQEP1_BASE	0x0000_5080	YES	YES	YES	YES	YES	YES
EQep2Regs	<a href="#">EQEP_REGS</a>	EQEP2_BASE	0x0000_50C0	YES	YES	YES	YES	YES	YES
EQep3Regs	<a href="#">EQEP_REGS</a>	EQEP3_BASE	0x0000_5100	YES	YES	YES	YES	YES	YES
EQep4Regs	<a href="#">EQEP_REGS</a>	EQEP4_BASE	0x0000_5140	YES	YES	YES	YES	YES	YES
EQep5Regs	<a href="#">EQEP_REGS</a>	EQEP5_BASE	0x0000_5180	YES	YES	YES	YES	YES	YES
EQep6Regs	<a href="#">EQEP_REGS</a>	EQEP6_BASE	0x0000_51C0	YES	YES	YES	YES	YES	YES



### 23.12.2 EQEP\_REGS Registers

Table 23-5 lists the memory-mapped registers for the EQEP\_REGS registers. All register offset addresses not listed in Table 23-5 should be considered as reserved locations and the register contents should not be modified.

**Table 23-5. EQEP\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	QPOSCNT	Position Counter		<a href="#">Go</a>
2h	QPOSINIT	Position Counter Init		<a href="#">Go</a>
4h	QPOSMAX	Maximum Position Count		<a href="#">Go</a>
6h	QPOSCMP	Position Compare		<a href="#">Go</a>
8h	QPOSILAT	Index Position Latch		<a href="#">Go</a>
Ah	QPOSSLAT	Strobe Position Latch		<a href="#">Go</a>
Ch	QPOSLAT	Position Latch		<a href="#">Go</a>
Eh	QUTMR	QEP Unit Timer		<a href="#">Go</a>
10h	QUPRD	QEP Unit Period		<a href="#">Go</a>
12h	QWDTMR	QEP Watchdog Timer		<a href="#">Go</a>
13h	QWDPRD	QEP Watchdog Period		<a href="#">Go</a>
14h	QDECCTL	Quadrature Decoder Control		<a href="#">Go</a>
15h	QEPCTL	QEP Control		<a href="#">Go</a>
16h	QCAPCTL	Quadrature Capture Control		<a href="#">Go</a>
17h	QPOSCTL	Position Compare Control		<a href="#">Go</a>
18h	QEINT	QEP Interrupt Control		<a href="#">Go</a>
19h	QFLG	QEP Interrupt Flag		<a href="#">Go</a>
1Ah	QCLR	QEP Interrupt Clear		<a href="#">Go</a>
1Bh	QFRC	QEP Interrupt Force		<a href="#">Go</a>
1Ch	QEPSTS	QEP Status		<a href="#">Go</a>
1Dh	QCTMR	QEP Capture Timer		<a href="#">Go</a>
1Eh	QCPRD	QEP Capture Period		<a href="#">Go</a>
1Fh	QCTMRLAT	QEP Capture Latch		<a href="#">Go</a>
20h	QCPRDLAT	QEP Capture Period Latch		<a href="#">Go</a>
30h	REV	QEP Revision Number		<a href="#">Go</a>
32h	QEPSTROBESEL	QEP Strobe select register		<a href="#">Go</a>
34h	QMACTRL	QMA Control register		<a href="#">Go</a>
36h	QEPRCSEL	QEP Source Select Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 23-6 shows the codes that are used for access types in this section.

**Table 23-6. EQEP\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear

**Table 23-6. EQEP\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 23.12.2.1 QPOSCNT Register (Offset = 0h) [Reset = 0000000h]

QPOSCNT is shown in [Figure 23-26](#) and described in [Table 23-7](#).

Return to the [Summary Table](#).

Position Counter

**Figure 23-26. QPOSCNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSCNT																															
R/W-0h																															

**Table 23-7. QPOSCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSCNT	R/W	0h	Position Counter This 32-bit position counter register counts up/down on every eQEP pulse based on direction input. This counter acts as a position integrator whose count value is proportional to position from a give reference point. This Register acts as a Read ONLY register while counter is counting up/down. Note: It is recommended to only write to the position counter register (QPOSCNT) during initialization, i.e. when the eQEP position counter is disabled (QPEN bit of QEPCTL is zero). Once the position counter is enabled (QPEN bit is one), writing to the eQEP position counter register (QPOSCNT) may cause unexpected results. Reset type: SYSRSn

### 23.12.2.2 QPOSINIT Register (Offset = 2h) [Reset = 0000000h]

QPOSINIT is shown in [Figure 23-27](#) and described in [Table 23-8](#).

Return to the [Summary Table](#).

Position Counter Init

**Figure 23-27. QPOSINIT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSINIT																															
R/W-0h																															

**Table 23-8. QPOSINIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSINIT	R/W	0h	Position Counter Init This register contains the position value that is used to initialize the position counter based on external strobe or index event. The position counter can be initialized through software. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn

### 23.12.2.3 QPOSMAX Register (Offset = 4h) [Reset = 0000000h]

QPOSMAX is shown in [Figure 23-28](#) and described in [Table 23-9](#).

Return to the [Summary Table](#).

Maximum Position Count

**Figure 23-28. QPOSMAX Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSMAX																															
R/W-0h																															

**Table 23-9. QPOSMAX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSMAX	R/W	0h	Maximum Position Count This register contains the maximum position counter value. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn

### 23.12.2.4 QPOSCMP Register (Offset = 6h) [Reset = 00000000h]

QPOSCMP is shown in [Figure 23-29](#) and described in [Table 23-10](#).

Return to the [Summary Table](#).

Position Compare

**Figure 23-29. QPOSCMP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSCMP																															
R/W-0h																															

**Table 23-10. QPOSCMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSCMP	R/W	0h	Position Compare The position-compare value in this register is compared with the position counter (QPOSCNT) to generate sync output and/or interrupt on compare match. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn

### 23.12.2.5 QPOSILAT Register (Offset = 8h) [Reset = 00000000h]

QPOSILAT is shown in [Figure 23-30](#) and described in [Table 23-11](#).

Return to the [Summary Table](#).

Index Position Latch

**Figure 23-30. QPOSILAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSILAT																															
R-0h																															

**Table 23-11. QPOSILAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSILAT	R	0h	Index Position Latch The position-counter value is latched into this register on an index event as defined by the QEPCTL[IEL] bits. Reset type: SYSRSn

### 23.12.2.6 QPOSSLAT Register (Offset = Ah) [Reset = 0000000h]

QPOSSLAT is shown in [Figure 23-31](#) and described in [Table 23-12](#).

Return to the [Summary Table](#).

Strobe Position Latch

**Figure 23-31. QPOSSLAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSSLAT																															
R-0h																															

**Table 23-12. QPOSSLAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSSLAT	R	0h	Strobe Position Latch The position-counter value is latched into this register on a strobe event as defined by the QEPCTL[SEL] bits. Reset type: SYSRSn



### 23.12.2.7 QPOSLAT Register (Offset = Ch) [Reset = 0000000h]

QPOSLAT is shown in [Figure 23-32](#) and described in [Table 23-13](#).

Return to the [Summary Table](#).

Position Latch

**Figure 23-32. QPOSLAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QPOSLAT																															
R-0h																															

**Table 23-13. QPOSLAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QPOSLAT	R	0h	Position Latch The position-counter value is latched into this register on a unit time out event. Reset type: SYSRSn

### 23.12.2.8 QUTMR Register (Offset = Eh) [Reset = 0000000h]

QUTMR is shown in [Figure 23-33](#) and described in [Table 23-14](#).

Return to the [Summary Table](#).

QEP Unit Timer

**Figure 23-33. QUTMR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUTMR																															
R/W-0h																															

**Table 23-14. QUTMR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QUTMR	R/W	0h	QEP Unit Timer This register acts as time base for unit time event generation. When this timer value matches the unit time period value a unit time event is generated. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn

### 23.12.2.9 QUPRD Register (Offset = 10h) [Reset = 0000000h]

QUPRD is shown in [Figure 23-34](#) and described in [Table 23-15](#).

Return to the [Summary Table](#).

QEP Unit Period

**Figure 23-34. QUPRD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUPRD																															
R/W-0h																															

**Table 23-15. QUPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	QUPRD	R/W	0h	QEP Unit Period This register contains the period count for the unit timer to generate periodic unit time events. These events latch the eQEP position information at periodic intervals and optionally generate an interrupt. Writes to this register should always be full 32-bit writes. Reset type: SYSRSn

### 23.12.2.10 QWDTMR Register (Offset = 12h) [Reset = 0000h]

QWDTMR is shown in [Figure 23-35](#) and described in [Table 23-16](#).

Return to the [Summary Table](#).

QEP Watchdog Timer

**Figure 23-35. QWDTMR Register**

15	14	13	12	11	10	9	8
QWDTMR							
R/W-0h							
7	6	5	4	3	2	1	0
QWDTMR							
R/W-0h							

**Table 23-16. QWDTMR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QWDTMR	R/W	0h	QEP Watchdog Timer This register acts as time base for the watchdog to detect motor stalls. When this timer value matches with the watchdog's period value a watchdog timeout interrupt is generated. This register is reset upon edge transition in quadrature-clock indicating the motion. Reset type: SYSRSn

### 23.12.2.11 QWDPRD Register (Offset = 13h) [Reset = 0000h]

QWDPRD is shown in [Figure 23-36](#) and described in [Table 23-17](#).

Return to the [Summary Table](#).

QEP Watchdog Period

**Figure 23-36. QWDPRD Register**

15	14	13	12	11	10	9	8
QWDPRD							
R/W-0h							
7	6	5	4	3	2	1	0
QWDPRD							
R/W-0h							

**Table 23-17. QWDPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QWDPRD	R/W	0h	QEP Watchdog Period This register contains the time-out count for the eQEP peripheral watch dog timer. When the watchdog timer value matches the watchdog period value, a watchdog timeout interrupt is generated. Reset type: SYSRSn

### 23.12.2.12 QDECCTL Register (Offset = 14h) [Reset = 0000h]

QDECCTL is shown in [Figure 23-37](#) and described in [Table 23-18](#).

Return to the [Summary Table](#).

Quadrature Decoder Control

**Figure 23-37. QDECCTL Register**

15	14	13	12	11	10	9	8
QSRC		SOEN	SPSEL	XCR	SWAP	IGATE	QAP
R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
QBP	QIP	QSP	RESERVED				QIDIRE
R/W-0h	R/W-0h	R/W-0h	R-0h				R/W-0h

**Table 23-18. QDECCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	QSRC	R/W	0h	Position-counter source selection Reset type: SYSRSn 0h (R/W) = Quadrature count mode (QCLK = iCLK, QDIR = iDIR) 1h (R/W) = Direction-count mode (QCLK = xCLK, QDIR = xDIR) 2h (R/W) = UP count mode for frequency measurement (QCLK = xCLK, QDIR = 1) 3h (R/W) = DOWN count mode for frequency measurement (QCLK = xCLK, QDIR = 0)
13	SOEN	R/W	0h	Sync output-enable Reset type: SYSRSn 0h (R/W) = Disable position-compare sync output 1h (R/W) = Enable position-compare sync output
12	SPSEL	R/W	0h	Sync output pin selection Reset type: SYSRSn 0h (R/W) = Index pin is used for sync output 1h (R/W) = Strobe pin is used for sync output
11	XCR	R/W	0h	External Clock Rate Reset type: SYSRSn 0h (R/W) = 2x resolution: Count the rising/falling edge 1h (R/W) = 1x resolution: Count the rising edge only
10	SWAP	R/W	0h	CLK/DIR Signal Source for Position Counter Reset type: SYSRSn 0h (R/W) = Quadrature-clock inputs are not swapped 1h (R/W) = Quadrature-clock inputs are swapped
9	IGATE	R/W	0h	Index pulse gating option Reset type: SYSRSn 0h (R/W) = Disable gating of Index pulse 1h (R/W) = Gate the index pin with strobe
8	QAP	R/W	0h	QEPA input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPA input
7	QBP	R/W	0h	QEPB input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPB input
6	QIP	R/W	0h	QEPI input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPI input

**Table 23-18. QDECCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	QSP	R/W	0h	QEPS input polarity Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Negates QEPS input
4-1	RESERVED	R	0h	Reserved
0	QIDIRE	R/W	0h	0 - Compatible mode, Behavior same as existing devices 1 - Enhancement for Direction change during Index will be enabled: On QEPI direction change, the incoming posedge of QA can erroneously update/reset the position counter of the eQEP. This bit only needs to be enabled if the application requires a direction change occurring at the same time as an incoming QEPI signal, or when erroneous PC resets are observed. Reset type: SYSRSn

### 23.12.2.13 QEPCNTL Register (Offset = 15h) [Reset = 0000h]

QEPCNTL is shown in [Figure 23-38](#) and described in [Table 23-19](#).

Return to the [Summary Table](#).

QEP Control

**Figure 23-38. QEPCNTL Register**

15	14	13	12	11	10	9	8
FREE_SOFT		PCRM		SEI		IEI	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
SWI	SEL	IEL		QPEN	QCLM	UTE	WDE
R/W-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 23-19. QEPCNTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	FREE_SOFT	R/W	0h	Emulation mode Reset type: SYSRSn 0h (R/W) = QPOSCNT behavior Position counter stops immediately on emulation suspend 0h (R/W) = QWDTMR behavior Watchdog counter stops immediately 0h (R/W) = QUTMR behavior Unit timer stops immediately 0h (R/W) = QCTMR behavior Capture Timer stops immediately 1h (R/W) = QPOSCNT behavior Position counter continues to count until the rollover 1h (R/W) = QWDTMR behavior Watchdog counter counts until WD period match roll over 1h (R/W) = QUTMR behavior Unit timer counts until period rollover 1h (R/W) = QCTMR behavior Capture Timer counts until next unit period event 2h (R/W) = QPOSCNT behavior Position counter is unaffected by emulation suspend 2h (R/W) = QWDTMR behavior Watchdog counter is unaffected by emulation suspend 2h (R/W) = QUTMR behavior Unit timer is unaffected by emulation suspend 2h (R/W) = QCTMR behavior Capture Timer is unaffected by emulation suspend 3h (R/W) = Same as FREE_SOFT_2
13-12	PCRM	R/W	0h	Position counter reset Reset type: SYSRSn 0h (R/W) = Position counter reset on an index event 1h (R/W) = Position counter reset on the maximum position 2h (R/W) = Position counter reset on the first index event 3h (R/W) = Position counter reset on a unit time event
11-10	SEI	R/W	0h	Strobe event initialization of position counter Reset type: SYSRSn 0h (R/W) = Does nothing (action disabled) 1h (R/W) = Does nothing (action disabled) 2h (R/W) = Initializes the position counter on rising edge of the QEPS signal 3h (R/W) = Clockwise Direction: Initializes the position counter on the rising edge of QEPS strobe Counter Clockwise Direction: Initializes the position counter on the falling edge of QEPS strobe



**Table 23-19. QEPCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9-8	IEI	R/W	0h	Index event init of position count Reset type: SYSRSn 0h (R/W) = Do nothing (action disabled) 1h (R/W) = Do nothing (action disabled) 2h (R/W) = Initializes the position counter on the rising edge of the QEPI signal (QPOSCNT = QPOSINIT) 3h (R/W) = Initializes the position counter on the falling edge of QEPI signal (QPOSCNT = QPOSINIT)
7	SWI	R/W	0h	Software init position counter Reset type: SYSRSn 0h (R/W) = Do nothing (action disabled) 1h (R/W) = Initialize position counter (QPOSCNT=QPOSINIT). This bit is not cleared automatically
6	SEL	R/W	0h	Strobe event latch of position counter Reset type: SYSRSn 0h (R/W) = The position counter is latched on the rising edge of QEPS strobe (QPOSSLAT = POSCCNT). Latching on the falling edge can be done by inverting the strobe input using the QSP bit in the QDECCTL register 1h (R/W) = Clockwise Direction: Position counter is latched on rising edge of QEPS strobe Counter Clockwise Direction: Position counter is latched on falling edge of QEPS strobe
5-4	IEL	R/W	0h	Index event latch of position counter (software index marker) Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Latches position counter on rising edge of the index signal 2h (R/W) = Latches position counter on falling edge of the index signal 3h (R/W) = Software index marker. Latches the position counter and quadrature direction flag on index event marker. The position counter is latched to the QPOSILAT register and the direction flag is latched in the QEPSTS[QDLF] bit. This mode is useful for software index marking.
3	QPEN	R/W	0h	Quadrature position counter enable/software reset Reset type: SYSRSn 0h (R/W) = Reset the eQEP peripheral internal operating flags/read-only registers. Control/configuration registers are not disturbed by a software reset. When QPEN is disabled, some flags in the QFLG register do not get reset or cleared and show the actual state of that flag. 1h (R/W) = eQEP position counter is enabled
2	QCLM	R/W	0h	QEP capture latch mode Reset type: SYSRSn 0h (R/W) = Latch on position counter read by CPU. Capture timer and capture period values are latched into QCTMRLAT and QCPRDLAT registers when CPU reads the QPOSCNT register. 1h (R/W) = Latch on unit time out. Position counter, capture timer and capture period values are latched into QPOSILAT, QCTMRLAT and QCPRDLAT registers on unit time out.
1	UTE	R/W	0h	QEP unit timer enable Reset type: SYSRSn 0h (R/W) = Disable eQEP unit timer 1h (R/W) = Enable unit timer
0	WDE	R/W	0h	QEP watchdog enable Reset type: SYSRSn 0h (R/W) = Disable the eQEP watchdog timer 1h (R/W) = Enable the eQEP watchdog timer

**23.12.2.14 QCAPCTL Register (Offset = 16h) [Reset = 0000h]**

 QCAPCTL is shown in [Figure 23-39](#) and described in [Table 23-20](#).

 Return to the [Summary Table](#).

Quadrature Capture Control

**Figure 23-39. QCAPCTL Register**

15	14	13	12	11	10	9	8
CEN		RESERVED					
R/W-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED		CCPS			UPPS		
R-0h		R/W-0h			R/W-0h		

**Table 23-20. QCAPCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	CEN	R/W	0h	Enable eQEP capture Reset type: SYSRSn 0h (R/W) = eQEP capture unit is disabled 1h (R/W) = eQEP capture unit is enabled
14-7	RESERVED	R	0h	Reserved
6-4	CCPS	R/W	0h	eQEP capture timer clock prescaler Reset type: SYSRSn 0h (R/W) = CAPCLK = SYSCLKOUT/1 1h (R/W) = CAPCLK = SYSCLKOUT/2 2h (R/W) = CAPCLK = SYSCLKOUT/4 3h (R/W) = CAPCLK = SYSCLKOUT/8 4h (R/W) = CAPCLK = SYSCLKOUT/16 5h (R/W) = CAPCLK = SYSCLKOUT/32 6h (R/W) = CAPCLK = SYSCLKOUT/64 7h (R/W) = CAPCLK = SYSCLKOUT/128
3-0	UPPS	R/W	0h	Unit position event prescaler Reset type: SYSRSn 0h (R/W) = UPEVNT = QCLK/1 1h (R/W) = UPEVNT = QCLK/2 2h (R/W) = UPEVNT = QCLK/4 3h (R/W) = UPEVNT = QCLK/8 4h (R/W) = UPEVNT = QCLK/16 5h (R/W) = UPEVNT = QCLK/32 6h (R/W) = UPEVNT = QCLK/64 7h (R/W) = UPEVNT = QCLK/128 8h (R/W) = UPEVNT = QCLK/256 9h (R/W) = UPEVNT = QCLK/512 Ah (R/W) = UPEVNT = QCLK/1024 Bh (R/W) = UPEVNT = QCLK/2048 Ch (R/W) = Reserved Dh (R/W) = Reserved Eh (R/W) = Reserved Fh (R/W) = Reserved

### 23.12.2.15 QPOSCTL Register (Offset = 17h) [Reset = 0000h]

QPOSCTL is shown in [Figure 23-40](#) and described in [Table 23-21](#).

Return to the [Summary Table](#).

Position Compare Control

**Figure 23-40. QPOSCTL Register**

15	14	13	12	11	10	9	8
PCSHDW	PCLOAD	PCPOL	PCE	PCSPW			
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h			
7	6	5	4	3	2	1	0
PCSPW							
R/W-0h							

**Table 23-21. QPOSCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	PCSHDW	R/W	0h	Position compare of shadow enable Reset type: SYSRSn 0h (R/W) = Shadow disabled, load Immediate 1h (R/W) = Shadow enabled
14	PCLOAD	R/W	0h	Position compare of shadow load Reset type: SYSRSn 0h (R/W) = Load on QPOSCNT = 0 1h (R/W) = Load when QPOSCNT = QPOSCMP
13	PCPOL	R/W	0h	Polarity of sync output Reset type: SYSRSn 0h (R/W) = Active HIGH pulse output 1h (R/W) = Active LOW pulse output
12	PCE	R/W	0h	Position compare enable/disable Reset type: SYSRSn 0h (R/W) = Disable position compare unit 1h (R/W) = Enable position compare unit
11-0	PCSPW	R/W	0h	Select-position-compare sync output pulse width Reset type: SYSRSn 0h (R/W) = 1 * 4 * SYSCLKOUT cycles 1h (R/W) = 2 * 4 * SYSCLKOUT cycles FFFh (R/W) = 4096 * 4 * SYSCLKOUT cycles

### 23.12.2.16 QEINT Register (Offset = 18h) [Reset = 0000h]

QEINT is shown in [Figure 23-41](#) and described in [Table 23-22](#).

Return to the [Summary Table](#).

QEP Interrupt Control

**Figure 23-41. QEINT Register**

15	14	13	12	11	10	9	8
RESERVED			QMAE	UTO	IEL	SEL	PCM
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	QPE	PCE	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 23-22. QEINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	QMAE	R/W	0h	QMA Error Interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
11	UTO	R/W	0h	Unit time out interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
10	IEL	R/W	0h	Index event latch interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
9	SEL	R/W	0h	Strobe event latch interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
8	PCM	R/W	0h	Position-compare match interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
7	PCR	R/W	0h	Position-compare ready interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
6	PCO	R/W	0h	Position counter overflow interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
5	PCU	R/W	0h	Position counter underflow interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
4	WTO	R/W	0h	Watchdog time out interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled

**Table 23-22. QEINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	QDC	R/W	0h	Quadrature direction change interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
2	QPE	R/W	0h	Quadrature phase error interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
1	PCE	R/W	0h	Position counter error interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt is disabled 1h (R/W) = Interrupt is enabled
0	RESERVED	R	0h	Reserved

### 23.12.2.17 QFLG Register (Offset = 19h) [Reset = 0000h]

QFLG is shown in [Figure 23-42](#) and described in [Table 23-23](#).

Return to the [Summary Table](#).

QEP Interrupt Flag

**Figure 23-42. QFLG Register**

15	14	13	12	11	10	9	8
RESERVED			QMAE	UTO	IEL	SEL	PCM
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	PHE	PCE	INT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 23-23. QFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	QMAE	R	0h	QMA Error interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Interrupt was generated
11	UTO	R	0h	Unit time out interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Set by eQEP unit timer period match
10	IEL	R	0h	Index event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set after latching the QPOSCNT to QPOSILAT
9	SEL	R	0h	Strobe event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set after latching the QPOSCNT to QPOSSLAT
8	PCM	R	0h	eQEP compare match event interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set on position-compare match
7	PCR	R	0h	Position-compare ready interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set after transferring the shadow register value to the active position compare register
6	PCO	R	0h	Position counter overflow interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set on position counter overflow.
5	PCU	R	0h	Position counter underflow interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = This bit is set on position counter underflow.
4	WTO	R	0h	Watchdog timeout interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Set by watchdog timeout

**Table 23-23. QFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	QDC	R	0h	Quadrature direction change interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Interrupt was generated
2	PHE	R	0h	Quadrature phase error interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Set on simultaneous transition of QEPA and QEPB
1	PCE	R	0h	Position counter error interrupt flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Position counter error
0	INT	R	0h	Global interrupt status flag Reset type: SYSRSn 0h (R/W) = No interrupt generated 1h (R/W) = Interrupt was generated

### 23.12.2.18 QCLR Register (Offset = 1Ah) [Reset = 0000h]

QCLR is shown in [Figure 23-43](#) and described in [Table 23-24](#).

Return to the [Summary Table](#).

QEP Interrupt Clear

**Figure 23-43. QCLR Register**

15	14	13	12	11	10	9	8
RESERVED			QMAE	UTO	IEL	SEL	PCM
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	PHE	PCE	INT
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 23-24. QCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	QMAE	R-0/W1S	0h	Clear QMA Error interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
11	UTO	R-0/W1S	0h	Clear unit time out interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
10	IEL	R-0/W1S	0h	Clear index event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
9	SEL	R-0/W1S	0h	Clear strobe event latch interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
8	PCM	R-0/W1S	0h	Clear eQEP compare match event interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
7	PCR	R-0/W1S	0h	Clear position-compare ready interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
6	PCO	R-0/W1S	0h	Clear position counter overflow interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
5	PCU	R-0/W1S	0h	Clear position counter underflow interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
4	WTO	R-0/W1S	0h	Clear watchdog timeout interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag



**Table 23-24. QCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	QDC	R-0/W1S	0h	Clear quadrature direction change interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
2	PHE	R-0/W1S	0h	Clear quadrature phase error interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
1	PCE	R-0/W1S	0h	Clear position counter error interrupt flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag
0	INT	R-0/W1S	0h	Global interrupt clear flag Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Clears the interrupt flag

### 23.12.2.19 QFRC Register (Offset = 1Bh) [Reset = 0000h]

QFRC is shown in [Figure 23-44](#) and described in [Table 23-25](#).

Return to the [Summary Table](#).

QEP Interrupt Force

**Figure 23-44. QFRC Register**

15	14	13	12	11	10	9	8
RESERVED			QMAE	UTO	IEL	SEL	PCM
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
PCR	PCO	PCU	WTO	QDC	PHE	PCE	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 23-25. QFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	QMAE	R/W	0h	Force QMA error interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
11	UTO	R/W	0h	Force unit time out interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
10	IEL	R/W	0h	Force index event latch interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
9	SEL	R/W	0h	Force strobe event latch interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
8	PCM	R/W	0h	Force position-compare match interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
7	PCR	R/W	0h	Force position-compare ready interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
6	PCO	R/W	0h	Force position counter overflow interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
5	PCU	R/W	0h	Force position counter underflow interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
4	WTO	R/W	0h	Force watchdog time out interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt

**Table 23-25. QFRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	QDC	R/W	0h	Force quadrature direction change interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
2	PHE	R/W	0h	Force quadrature phase error interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
1	PCE	R/W	0h	Force position counter error interrupt Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Force the interrupt
0	RESERVED	R	0h	Reserved

### 23.12.2.20 QEPSTS Register (Offset = 1Ch) [Reset = 0000h]

QEPSTS is shown in [Figure 23-45](#) and described in [Table 23-26](#).

Return to the [Summary Table](#).

QEP Status

**Figure 23-45. QEPSTS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
UPEVNT	FIDF	QDF	QDLF	COEF	CDEF	FIMF	PCEF
R/W1C-0h	R-0h	R-0h	R-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R-0h

**Table 23-26. QEPSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	UPEVNT	R/W1C	0h	Unit position event flag Reset type: SYSRSn 0h (R/W) = No unit position event detected 1h (R/W) = Unit position event detected. Write 1 to clear
6	FIDF	R	0h	Direction on the first index marker Status of the direction is latched on the first index event marker. Reset type: SYSRSn 0h (R/W) = Counter-clockwise rotation (or reverse movement) on the first index event 1h (R/W) = Clockwise rotation (or forward movement) on the first index event
5	QDF	R	0h	Quadrature direction flag Reset type: SYSRSn 0h (R/W) = Counter-clockwise rotation (or reverse movement) 1h (R/W) = Clockwise rotation (or forward movement)
4	QDLF	R	0h	eQEP direction latch flag Reset type: SYSRSn 0h (R/W) = Counter-clockwise rotation (or reverse movement) on index event marker 1h (R/W) = Clockwise rotation (or forward movement) on index event marker
3	COEF	R/W1C	0h	Capture overflow error flag Reset type: SYSRSn 0h (R/W) = Overflow has not occurred. 1h (R/W) = Overflow occurred in eQEP Capture timer (QEPCTMR). This bit is cleared by writing a '1'.
2	CDEF	R/W1C	0h	Capture direction error flag Reset type: SYSRSn 0h (R/W) = Capture direction error has not occurred. 1h (R/W) = Direction change occurred between the capture position event. This bit is cleared by writing a '1'.
1	FIMF	R/W1C	0h	First index marker flag Reset type: SYSRSn 0h (R/W) = First index pulse has not occurred. 1h (R/W) = Set by first occurrence of index pulse. This bit is cleared by writing a '1'.

**Table 23-26. QEPSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	PCEF	R	0h	Position counter error flag. This bit is not sticky and it is updated for every index event. Reset type: SYSRSn 0h (R/W) = No error occurred during the last index transition 1h (R/W) = Position counter error

### 23.12.2.21 QCTMR Register (Offset = 1Dh) [Reset = 0000h]

QCTMR is shown in [Figure 23-46](#) and described in [Table 23-27](#).

Return to the [Summary Table](#).

QEP Capture Timer

**Figure 23-46. QCTMR Register**

15	14	13	12	11	10	9	8
QCTMR							
R/W-0h							
7	6	5	4	3	2	1	0
QCTMR							
R/W-0h							

**Table 23-27. QCTMR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QCTMR	R/W	0h	This register provides time base for edge capture unit. Reset type: SYSRSn

### 23.12.2.22 QCPRD Register (Offset = 1Eh) [Reset = 0000h]

QCPRD is shown in [Figure 23-47](#) and described in [Table 23-28](#).

Return to the [Summary Table](#).

QEP Capture Period

**Figure 23-47. QCPRD Register**

15	14	13	12	11	10	9	8
QCPRD							
R/W-0h							
7	6	5	4	3	2	1	0
QCPRD							
R/W-0h							

**Table 23-28. QCPRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QCPRD	R/W	0h	This register holds the period count value between the last successive eQEP position events Reset type: SYSRSn

### 23.12.2.23 QCTMRLAT Register (Offset = 1Fh) [Reset = 0000h]

QCTMRLAT is shown in [Figure 23-48](#) and described in [Table 23-29](#).

Return to the [Summary Table](#).

QEP Capture Latch

**Figure 23-48. QCTMRLAT Register**

15	14	13	12	11	10	9	8
QCTMRLAT							
R-0h							
7	6	5	4	3	2	1	0
QCTMRLAT							
R-0h							

**Table 23-29. QCTMRLAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QCTMRLAT	R	0h	The eQEP capture timer value can be latched into this register on two events viz., unit timeout event, reading the eQEP position counter. Reset type: SYSRSn



### 23.12.2.24 QCPRDLAT Register (Offset = 20h) [Reset = 0000h]

QCPRDLAT is shown in [Figure 23-49](#) and described in [Table 23-30](#).

Return to the [Summary Table](#).

QEP Capture Period Latch

**Figure 23-49. QCPRDLAT Register**

15	14	13	12	11	10	9	8
QCPRDLAT							
R-0h							
7	6	5	4	3	2	1	0
QCPRDLAT							
R-0h							

**Table 23-30. QCPRDLAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	QCPRDLAT	R	0h	eQEP capture period value can be latched into this register on two events viz., unit timeout event, reading the eQEP position counter. Reset type: SYSRSn

**23.12.2.25 REV Register (Offset = 30h) [Reset = 0000009h]**

REV is shown in [Figure 23-50](#) and described in [Table 23-31](#).

Return to the [Summary Table](#).

QEP Revision Number

**Figure 23-50. REV Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										MINOR			MAJOR		
R-0-0h										R-1h			R-1h		

**Table 23-31. REV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5-3	MINOR	R	1h	This field specifies the Minor Revision number for the eQEP IP. Reset type: N/A
2-0	MAJOR	R	1h	This field specifies the Major Revision number for the eQEP IP. Reset type: N/A

### 23.12.2.26 QEPSTROBESEL Register (Offset = 32h) [Reset = 0000000h]

QEPSTROBESEL is shown in [Figure 23-51](#) and described in [Table 23-32](#).

Return to the [Summary Table](#).

QEP Strobe select register

**Figure 23-51. QEPSTROBESEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						STROBESEL	
R-0-0h						R/W-0h	

**Table 23-32. QEPSTROBESEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1-0	STROBESEL	R/W	0h	Strobe source select: Reset type: SYSRSn 0h (R/W) = QEP Strobe after polarity mux 1h (R/W) = QEP Strobe after polarity mux 2h (R/W) = QEP Strobe after polarity mux ORed with ADCSOCA 3h (R/W) = QEP Strobe after polarity mux ORed with ADCSOCA

**23.12.2.27 QMACTRL Register (Offset = 34h) [Reset = 0000000h]**

 QMACTRL is shown in [Figure 23-52](#) and described in [Table 23-33](#).

 Return to the [Summary Table](#).

QMA Control register

**Figure 23-52. QMACTRL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													MODE		
R-0-0h													R/W-0h		

**Table 23-33. QMACTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R-0	0h	Reserved
2-0	MODE	R/W	0h	Select Mode for QMA mode: 000 : QMA Module is bypassed. 001 : QMA Mode-1 operation selected 010 : QMA Mode-2 operation selected 011 : QMA Module is bypassed (reserved) 1xx : QMA Module is bypassed (reserved) Reset type: SYSRSn

**23.12.2.28 QEPSRCSEL Register (Offset = 36h) [Reset = 0000000h]**

 QEPSRCSEL is shown in [Figure 23-53](#) and described in [Table 23-34](#).

 Return to the [Summary Table](#).

QEP Source Select Register

**Figure 23-53. QEPSRCSEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QEPSSEL				QEPISEL				QEPBSEL				QEPASEL			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 23-34. QEPSRCSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-12	QEPSSEL	R/W	0h	QEP Strobe source select: 0x0: From device Pins (Default). Others: Tied to zero. Reset type: SYSRSn
11-8	QEPISEL	R/W	0h	QEP Index source select: 0x0: Device Pin (Default) 0x1: CMPSS1.CTRIPH 0x2: CMPSS2.CTRIPH 0x3: CMPSS3.CTRIPH 0x4: CMPSS4.CTRIPH 0x5: CMPSS5.CTRIPH 0x6: CMPSS6.CTRIPH 0x7: CMPSS7.CTRIPH 0x8: CMPSS8.CTRIPH 0x9: PWMXBAR.1 0xA: PWMXBAR.2 0xB: PWMXBAR.3 0xC: PWMXBAR.4 0xD: PWMXBAR.5 0xE: PWMXBAR.6 0xF: PWMXBAR.7 Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running. Reset type: SYSRSn

**Table 23-34. QEPRSEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-4	QEPBSEL	R/W	0h	QEPB source select: 0x0: Device Pin (Default) 0x1: CMPSS1.CTRIPH 0x2: CMPSS2.CTRIPH 0x3: CMPSS3.CTRIPH 0x4: CMPSS4.CTRIPH 0x5: CMPSS5.CTRIPH 0x6: CMPSS6.CTRIPH 0x7: CMPSS7.CTRIPH 0x8: CMPSS8.CTRIPH 0x9: PWMXBAR.1 0xA:PWMXBAR.2 0xB:PWMXBAR.3 0xC:PWMXBAR.4 0xD:PWMXBAR.5 0xE:PWMXBAR.6 0xF:PWMXBAR.7 Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running. Reset type: SYSRSn
3-0	QEPASEL	R/W	0h	QEPA source select: 0x0: Device Pin (Default) 0x1: CMPSS1.CTRIPH 0x2: CMPSS2.CTRIPH 0x3: CMPSS3.CTRIPH 0x4: CMPSS4.CTRIPH 0x5: CMPSS5.CTRIPH 0x6: CMPSS6.CTRIPH 0x7: CMPSS7.CTRIPH 0x8: CMPSS8.CTRIPH 0x9: PWMXBAR.1 0xA:PWMXBAR.2 0xB:PWMXBAR.3 0xC:PWMXBAR.4 0xD:PWMXBAR.5 0xE:PWMXBAR.6 0xF:PWMXBAR.7 Note: eQEP needs to be disabled before configuring these bits as it can lead to unexpected behavior if eQEP is running. Reset type: SYSRSn

### 23.12.3 EQEP Registers to Driverlib Functions

**Table 23-35. EQEP Registers to Driverlib Functions**

File	Driverlib Function
<b>QPOSCNT</b>	
eqep.h	EQEP_getPosition
eqep.h	EQEP_setPosition
<b>QPOSINIT</b>	
eqep.h	EQEP_setInitialPosition
<b>QPOSMAX</b>	
eqep.h	EQEP_setPositionCounterConfig
<b>QPOSCMP</b>	
eqep.c	EQEP_setCompareConfig
<b>QPOSILAT</b>	
eqep.h	EQEP_getIndexPositionLatch
<b>QPOSSLAT</b>	

**Table 23-35. EQEP Registers to Driverlib Functions (continued)**

File	Driverlib Function
eqep.h	EQEP_getStrobePositionLatch
<b>QOSLAT</b>	
eqep.h	EQEP_getPositionLatch
<b>QUTMR</b>	
-	
<b>QUPRD</b>	
eqep.h	EQEP_loadUnitTimer
eqep.h	EQEP_enableUnitTimer
<b>QWDTMR</b>	
eqep.h	EQEP_setWatchdogTimerValue
eqep.h	EQEP_getWatchdogTimerValue
<b>QWDPRD</b>	
eqep.h	EQEP_enableWatchdog
<b>QDECCTL</b>	
eqep.c	EQEP_setCompareConfig
eqep.c	EQEP_setInputPolarity
eqep.h	EQEP_setDecoderConfig
eqep.h	EQEP_enableDirectionChangeDuringIndex
eqep.h	EQEP_disableDirectionChangeDuringIndex
<b>QEPCTL</b>	
eqep.h	EQEP_enableModule
eqep.h	EQEP_disableModule
eqep.h	EQEP_setPositionCounterConfig
eqep.h	EQEP_enableUnitTimer
eqep.h	EQEP_disableUnitTimer
eqep.h	EQEP_enableWatchdog
eqep.h	EQEP_disableWatchdog
eqep.h	EQEP_setPositionInitMode
eqep.h	EQEP_setSWPositionInit
eqep.h	EQEP_setLatchMode
eqep.h	EQEP_setEmulationMode
<b>QCAPCTL</b>	
eqep.h	EQEP_setCaptureConfig
eqep.h	EQEP_enableCapture
eqep.h	EQEP_disableCapture
<b>QPOSCTL</b>	
eqep.c	EQEP_setCompareConfig
eqep.h	EQEP_enableCompare
eqep.h	EQEP_disableCompare
eqep.h	EQEP_setComparePulseWidth
<b>QEINT</b>	
eqep.h	EQEP_enableInterrupt
eqep.h	EQEP_disableInterrupt
<b>QFLG</b>	
eqep.h	EQEP_getInterruptStatus

**Table 23-35. EQEP Registers to Driverlib Functions (continued)**

File	Driverlib Function
eqep.h	EQEP_getError
<b>QCLR</b>	
eqep.h	EQEP_clearInterruptStatus
<b>QFRC</b>	
eqep.h	EQEP_forceInterrupt
<b>QEPSTS</b>	
eqep.h	EQEP_getDirection
eqep.h	EQEP_getStatus
eqep.h	EQEP_clearStatus
<b>QCTMR</b>	
eqep.h	EQEP_getCaptureTimer
eqep.h	EQEP_getCaptureTimerLatch
<b>QCPRD</b>	
eqep.h	EQEP_getCapturePeriod
eqep.h	EQEP_getCapturePeriodLatch
<b>QCTMRLAT</b>	
eqep.h	EQEP_getCaptureTimerLatch
<b>QCPRDLAT</b>	
eqep.h	EQEP_getCapturePeriodLatch
<b>REV</b>	
-	
<b>QEPSTROBESEL</b>	
eqep.h	EQEP_setStrobeSource
<b>QMACTRL</b>	
eqep.h	EQEP_setQMAModuleMode
<b>QEPSRCSEL</b>	
eqep.h	EQEP_selectSource



## Chapter 24

# Sigma Delta Filter Module (SDFM)

---



The sigma delta filter module (SDFM) is a four-channel digital filter designed specifically for current measurement and resolver position decoding in motor control applications. Each input channel can receive an independent delta-sigma ( $\Delta\Sigma$ ) modulator bit stream. The bit streams are processed by four individually-programmable digital decimation filters. The filter set includes a fast comparator (secondary filter) for immediate digital threshold comparisons for over-current and under-current monitoring, and zeros crossing detection.

<b>24.1 Introduction</b> .....	<b>4247</b>
<b>24.2 Configuring Device Pins</b> .....	<b>4251</b>
<b>24.3 Input Qualification</b> .....	<b>4252</b>
<b>24.4 Input Control Unit</b> .....	<b>4253</b>
<b>24.5 SDFM Clock Control</b> .....	<b>4253</b>
<b>24.6 Sinc Filter</b> .....	<b>4254</b>
<b>24.7 Data (Primary) Filter Unit</b> .....	<b>4257</b>
<b>24.8 Comparator (Secondary) Filter Unit</b> .....	<b>4263</b>
<b>24.9 Theoretical SDFM Filter Output</b> .....	<b>4267</b>
<b>24.10 Interrupt Unit</b> .....	<b>4269</b>
<b>24.11 Software</b> .....	<b>4271</b>
<b>24.12 SDFM Registers</b> .....	<b>4275</b>

## 24.1 Introduction

Figure 24-1 shows the SDFM CPU Interface.




Figure 24-1. Sigma Delta Filter Module (SDFM) CPU Interface

### 24.1.1 SDFM Related Collateral

#### Foundational Materials

- [C2000 Academy - SDFM](#)
- [How delta-sigma ADCs work, Part 1 Application Report](#)
- [How delta-sigma ADCs work, Part 2 Application Report](#)
- [Nuts and Bolts of the Delta-Sigma Converter \(Video\)](#)
- [Sigma Delta Filter Module \(SDFM\) Training for C2000™ MCUs \(Video\)](#)

#### Getting Started Materials

- [Achieving Better Signal Integrity With Isolated Delta-Sigma Modulators in Motor Drives Application Report](#)
  - Critical information for a hardware designer
- [Using Sigma Delta Filter Module \(SDFM\) to Measure the Analog Input Signal](#)
  - NOTE: This is a non-TI (third party) site.

#### Expert Materials

- [C2000 DesignDRIVE Development Kit for Industrial Motor Control](#)
- [Clock Edge Delay Compensation With Isolated Modulators Digital Interface to MCUs Application Report](#)
- [Diagnosing Delta-Sigma Modulator Bitstream Using C2000™ Configurable Logic Block Application Report](#)
- [Isolated Current Shunt and Voltage Measurement Kit Application Report](#)
- [Isolated, Shunt-Based Current Sensing Reference Design](#)
- [The case for isolated delta-sigma modulators: Is my system fast enough for short-circuit detection?](#)
- [Vienna Rectifier-Based Three Phase Power Factor Correction Reference Design Using C2000 MCU](#)

### 24.1.2 Features

SDFM features include:

- Eight external pins per SDFM module
  - Four sigma-delta data input pins per SDFM module (SD-Dx, where x = 1 to 4)
  - Four sigma-delta clock input pins per SDFM module (SD-Cx, where x = 1 to 4)
- Different configurable modulator clock modes supported:
  - Mode 0: Modulator clock rate equals the modulator data rate.
- Four independent, configurable secondary filter (comparator) units per SDFM module:
  - Four different filter type selection (Sinc1/Sinc2/SincFast/Sinc3) options available
  - Ability to detect over-value condition, under-value condition, and Threshold-crossing conditions
    1. Two independent Higher Threshold comparators (used to detect over-value condition)
    2. Two independent Lower Threshold comparators (used to detect under-value condition)
    3. One independent Threshold-Crossing comparator (used to measure duty cycle/frequency with eCAP)
  - OSR value for comparator filter unit (COSR) programmable from 1 to 32
- Four independent configurable primary filter (data filter) units per SDFM module:
  - Four different filter type selection (Sinc1/Sinc2/SincFast/Sinc3) options available
  - OSR value for data filter unit (DOSR) programmable from 1 to 256
  - Ability to enable or disable (or both) individual filter module
  - Ability to synchronize all four independent filters of an SDFM module by using the Main Filter Enable (MFE) bit or by using PWM signals
- Data filter output can be represented in either 16 bits or 32 bits.
- Data filter unit has a programmable mode FIFO to reduce interrupt overhead. The FIFO has the following features:
  - The primary filter (data filter) has a 16-deep x 32-bit FIFO.
  - The FIFO can interrupt the CPU after programmable number of data-ready events.
  - FIFO Wait-for-Sync feature: Ability to ignore data-ready events until the PWM synchronization signal (SDSYNC) is received. Once the SDSYNC event is received, the FIFO is populated on every data-ready event.
  - Data filter output can be represented in either 16 bits or 32 bits.
- PWMx.SOCA/SOCB can be configured to serve as SDSYNC source on a per-data-filter-channel basis.
- PWMs can be used to generate a modulator clock for sigma-delta modulators.
- Configurable Input Qualification available for both SD-Cx and SD-Dx
- Ability to use one filter channel clock (SD-C1) to provide clock to other filter clock channels.
- Configurable digital filter available on comparator filter events to blankout comparator events caused by spurious noise

### 24.1.3 Block Diagram

Each SDFM module has four independent filter modules. These filter modules are identical and can be configured independently. Each individual filter module has the following units:

- Input control unit
- Primary filter (data filter) unit
- Secondary filter (comparator filter) unit with 4 independent comparators

Figure 24-2 shows the SDFM module block diagram. The SDFM port operation is configured and controlled by the registers listed in Section 24.12.




Figure 24-2. Sigma Delta Filter Module (SDFM) Block Diagram

Each filter module shown in Figure 24-3 has a primary (data) filter and a secondary (comparator) filter pair that receives the same bit stream. Except for the input bit stream, both the primary and secondary filter are completely independent of each other. Each of these filter modules can be independently configured. So, in a SDFM module, there is a total of four primary filters and four secondary filters.




Figure 24-3. Block Diagram of One Filter Module

## 24.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

For proper SDFM operation, use the following GPIO input qualification. Other GPIO qualifications are not supported.

- GPIO Input qualification is ASYNC, make sure to check the SDFM Electrical Data and Timing (Using ASYNC) requirement is met and be aware of the following caution message. SDFM Input Qualification feature is used to provide protection against random noise glitches.
- **Recommended option:** GPIO Input qualification = 3-sample GPIO Input Qualification. This option provides additional hardware protection against occasional random noise glitches. When GPIO Input qualification is a 3-sample window, make sure to check that the SDFM Electrical Data and Timing (Using 3-Sample GPIO Input Qualification) requirement is met and be aware of the following caution message and note.

### CAUTION

The SDFM clock inputs (SDx\_Cy pins) directly clock the SDFM module. Any glitches or ringing noise on these inputs can corrupt the SDFM module operation. Special precautions must be taken on these signals to make sure of a clean and noise-free signal that meets SDFM timing requirements. Precautions such as series termination for ringing due to any impedance mismatch of the clock driver and spacing of traces from other noisy signals are recommended.

### Note

The SDFM module expects SD-Dx to change on the falling edge of SD-Cx and strobes for SD-Dx on the rising edge. But some SD-modulators in the market change SD-Dx on the rising edge and expect SDFM to strobe for data on the falling edge. In such cases, the GPIO inversion feature (GPxINV) is used on SD-Cx pin to change polarity and make it compatible with the SDFM.


The SDFM Qualified GPIO (3-sample) option provides protection against SDFM module corruption due to occasional random noise glitches on the SDx\_Cy pin that can result in a false comparator trip and filter output.

The SDFM Qualified GPIO (3-sample) option does not provide protection against persistent violations of the above timing requirements. Timing violations results in data corruption proportional to the number of bits that violate the requirements.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

## 24.3 Input Qualification

Impulse noise sources such as EMI, crosstalk, and so on, has the possibility of corrupting SDCLK and SDDATA bit streams, resulting in corrupted SDFM filtered data. This impulse noise effects can be mitigated when using the input qualification feature that synchronizes SDCLK/SDDATA signals with PLLRAWCLK. By default, both SDCLK and SDDATA bit stream are not synchronized. SDCLK can be synchronized to PLLRAWCLK by setting SDCTLPARAMx.SDCLKSYNC = 1 and SDDATA can be synchronized to PLLRAWCLK by setting SDCTLPARAMx.SDDATASYNC = 1. [Figure 24-4](#) shows optional Input Qualification option on SDCLK and SDDATA lines.



**Figure 24-4. Input Qualification on SD-Cx and SD-Dx**

### Note

Using GPIO input synchronization when SDFM input qualification feature is enabled can cause unexpected results. The user must make sure that the GPIO pin is configured for asynchronous in this case.

## 24.4 Input Control Unit


The input control unit receives sigma delta modulated data and a sigma delta modulated clock. The modulated data received is captured and passed on to the data filter unit and comparator unit. This unit can be configured to receive the modulated data in Mode 0. [Table 24-1](#) and [Figure 24-5](#) show how SDCTLPARAMx.MOD bits can be configured in Mode 0.

**Table 24-1. Modulator Clock Modes**

Modulator Mode [MOD]	Description
0	The modulator clock is running with the modulator data rate. The modulator data is strobed at every rising edge of the modulator clock.
1	Reserved
2	Reserved
3	Reserved

### Note

To achieve the maximum value, the sigma-delta modulator has to be operated at absolute maximum positive or negative full scale, which is outside of the recommended full scale range of 80% of most sigma-delta modulators.



Mode 0 Operation

**Figure 24-5. Different Modulator Modes Supported**

## 24.5 SDFM Clock Control

In systems, the modulator clock can be generated using PWMs. Assuming all the SD-CLKs see the same delay on board traces, you can potentially use just one clock to clock multiple filters; thereby, saving on the number of pins used for SDFM. To enable this, Filter1 SDCLK (SD-C1) can possibly apply to other filter channels if required. The SDCTLPARAMx.SDCLKSEL register bit field can be configured to select filter channel SDCLK. See [Figure 24-6](#) to view this feature.






Figure 24-6. SDFM Clock Control

### 24.6 Sinc Filter

Both the comparator filter and data filter available in SDFM have the Sinc<sup>N</sup> filter as the core. The Sinc<sup>N</sup> filter is essentially a low-pass filter that converts the input bit stream into digital data by digital filtering and decimation. This filtered digital data represents analog input given to the sigma delta modulator. Simplified Sinc<sup>N</sup> architecture consists of cascaded integrators and differentiators separated by a down-sampler as shown in Figure 24-7. The Z-transfer function of the Sinc filter of order N is shown in Figure 24-8.




Figure 24-7. Simplified Sinc Filter Architecture

$$H(Z) = \left[ \frac{1 - Z^{-OSR}}{1 - Z^{-1}} \right]^N$$

N = Order of Sinc filter  
 OSR = Over Sampling Ratio

Figure 24-8. Z-Transform of Sinc Filter of Order N

Effective resolution of the Sinc filter (ENOB) depends upon filter type, OSR and sigma-delta modulator frequency. Typically, higher resolution or ENOB can be achieved by higher OSR for a given filter type; however, the tradeoff is increased filter delay. It is important to choose the right sigma delta modulator by studying the optimal speed versus resolution tradeoff. Refer to the corresponding sigma delta modulator data sheet to determine the effective resolution for a given Sinc filter configuration. Figure 24-9 shows the frequency response of different filter structures when OSR = 32 and when the sigma delta modulator frequency is 10MHz.




Figure 24-9. Frequency Response of Different Sinc Filters

The order of different sinc filter is shown in [Table 24-2](#).

**Table 24-2. Order of Sinc Filter**

Filter Type	Order of Sinc Filter
Sinc1	1
Sinc2	2
Sinc3	3
SincFast	3

### 24.6.1 Data Rate and Latency of the Sinc Filter

The data rate of the sinc filter (filter throughput) represented in samples/sec is calculated by the following formula:

$$\text{Data rate of Sinc filter} = \frac{\text{Modulator data rate}}{\text{OSR}} \quad (28)$$

The latency of the sinc filter represented in secs is defined as the amount of time taken by a sinc filter type to deliver the correct filtered output upon initiation. For a given filter type, latency is calculated by the following formula:

$$\text{Latency of Sinc filter} = \frac{\text{Order of Sinc filter}}{\text{Data rate of Sinc filter}} \quad (29)$$

#### **Example configuration:**

Sinc filter type = sinc3  
 Modulator data rate = 10MHz  
 OSR = 256  
 Data rate of Sinc Filter = 10MHz/256 = 39.1K samples/second  
 Sinc filter latency = 76.8µs

Sinc filter type = sinc2  
 Modulator data rate = 10MHz  
 OSR = 256  
 Data rate of Sinc Filter = 10MHz/256 = 39.1K samples/second  
 Sinc filter latency = 51.2µs

## 24.7 Data (Primary) Filter Unit

The data filter is a configurable Sinc filter which supports the following filter types: Sinc1, Sinc2, Sinc3, and SincFast. The data filter OSR (DOSR) settings can be configured from 1 to 256 and is independent of the comparator filter. Effective resolution of the data filter (ENOB) depends upon Data filter type, DOSR, and sigma-delta modulator frequency. By default, the data filter is disabled and setting of SDDFPARMx.FEN = 1 enables the data filter. The data filter output is represented in 26-bit signed integer in two's complement format. This filter unit translates a low input signal as '-1' and a high input signal as '1'. The resulting calculation gives both positive and negative values for the output of the data filter. [Table 24-3](#) shows the different full scale values that the data filter can store using different OSRs.

See [Section 24.6.1](#) to understand how to calculate data rate and latency of data filter.

**Table 24-3. Peak Data Values for Different DOSR/Filter Combinations**

DOSR	Sinc1	Sinc2	Sinc3	SincFast
x	x	$x^2$	$x^3$	$2x^2$
4	-4 to 4	-16 to 16	-64 to 64	-32 to 32
8	-8 to 8	-64 to 64	-512 to 512	-128 to 128
16	-16 to 16	-256 to 256	-4096 to 4096	-512 to 512
32	-32 to 32	-1024 to 1024	-32,768 to 32,768	-2048 to 2048
64	-64 to 64	-4096 to 4096	-262,144 to 262,144	-8192 to 8192
128	-128 to 128	-16,384 to 16,384	-2,097,152 to 2,097,152	-32,768 to 32,768
256	-256 to 256	-65,536 to 65,536	-16,777,216 to 16,777,216	-131,072 to 131,072

### 24.7.1 32-bit or 16-bit Data Filter Output Representation

The data filter output can be represented in either 32-bit or 16-bit format.

#### 32-bit data filter representation:

- When SDDPARMx.DR = 1, data filter output is represented in 32-bit format. Writes to shift control bits do not have any bearing on the output of the data filter in this configuration.

#### 16-bit data filter representation:

- By default, data filter output is represented in 16-bit format
- When SDDPARMx.DR = 0, data filter output is represented in 16-bit format. But it is the responsibility of the user to configure the corresponding shift control bits in the SDDPARMx register to control which 16-bit part of the 32-bit word is sent to the register map.

For example, for the data filter configuration below:

- Filter type = Sinc3
- OSR = 128
- SDDPARMx.DR = 0

The data filter with a 26-bit signed output value can be in the range of  $-2,097,152$  to  $2,097,152$ . But, 16-bit signed output supports values only from  $-32,768$  to  $32,767$ . Therefore, it is required to configure shift control bits (SDDPARMx.SH) to 7 to represent the data filter output correctly in 16-bit format. [Table 24-4](#) shows the configuration settings of shift control bits for different OSR and filter types.

**Table 24-4. Shift Control Bit Configuration Settings**

OSR	Sinc1	Sinc2	SincFast	Sinc3
1 to 31	0	0	0	0
32 to 40	0	0	0	1
41 to 50	0	0	0	2
51 to 63	0	0	0	3
64 to 80	0	0	0	4
81 to 101	0	0	0	5
102 to 127	0	0	0	6
128 to 161	0	0	1	7
162 to 181	0	0	1	8
182 to 203	0	1	2	8
204 to 255	0	1	2	9
256	0	2	3	10

#### CAUTION

Configuring shift control bits incorrectly results in getting an incorrect 16-bit data filter output.

### 24.7.2 Data FIFO

Each primary (data) filter channel has a 16-level deep, 32-bit FIFO.

FIFOs can be configured to collect a programmable number of data filter samples before issuing data-ready interrupt. This reduces the number of data-ready interrupts generated and resulting interrupt overhead for managed data flow.

By default, FIFO operation is disabled. FIFOs can be enabled by setting SDFIFOCTLx.FFEN = 1. When FIFO is enabled, each data-ready event from the data filter populates the FIFO, and the status of the FIFO at any given time is updated in the SDFIFOCTLx.SDFFST bit field.

### Setting up FIFO to interrupt after receiving programmable number of data ready events:

- Enable SDFM FIFO (Set SDFIFOCTLx.FFEN = 1)
- Enable SDFM FIFO interrupt (Set SDFIFOCTLx.FFIEN = 1)
- Configure SDFIFOCTLx.SDFFIL bit field to any value between 0 to 16
- Configure SDFM data ready event to interrupt on FIFO interrupt (SDFFINT) (Set SDFFINTx = 1)
- Select data-ready interrupt source is SDFFINTx (DRINTx = SDFFINTx) (SDFIFOCTLx.DRINTSEL = 1)

When the SDFIFOCTLx.SDFFST >= SDFIFOCTLx.SDFFIL condition is met, the SDIFLG.SDFFINTx bit is set and an interrupt is generated on the DRINTx. SDIFLG.SDFFINTx flag can be cleared by setting the SDIFLGCLR.SDFFINTx bit field.

### Wait for Sync feature:

The FIFO wait for sync feature can be used to ignore data-ready events from the data filter until the SDSYNC (from PWM) event is triggered.

By default, the Wait for Sync feature is disabled. This feature can be enabled by setting SDSYNcx.WTSYNcEN = 1

### When the wait for sync feature is disabled:

FIFOs get populated on every data ready event until the FIFO gets full (or) when SDFIFOCTLx.SDFFST >= SDFIFOCTLx.SDFFIL.

### When the wait for sync feature enabled:

FIFOs do not get populated on every data ready event until the FIFO receives a SDSYNC event. On a SYSYNC event, the FIFO sets SDSYNcx.WTSYNcFLG = 1 and data ready events from the primary filter start populating the FIFO until either the FIFOs get full or when SDFIFOCTLx.SDFFST >= SDFIFOCTLx.SDFFIL. WTSYNcFLG can be cleared either automatically or manually.

When WTSYNcFLG = 0, FIFOs contents are frozen and subsequent data ready events do not populate FIFO until next SDSYNC event.

### WTSYNcFLG automatic clear mode:

By default, this mode is enabled. When SDSYNcx.WTScLREN = 1, WTSYNcFLG is automatically cleared on SDFFINT event.

### WTSYNcFLG manual clear mode:

Setting SDSYNcx.WTSYNcCLR = 1 can be used to clear WTSYNcFLG manually.

### Clearing FIFO contents:

FIFO contents can be cleared by any of the following methods:-

- Disabling FIFO clear FIFO contents. This can be done by clearing SDFIFOCTLx.FFEN = 0.
- Disabling Primary filter clear FIFO contents. This can be done by either clearing SDDFPARMx.FEN = 0 (or) by clearing SDMFILEN.MFE = 0.
- FIFO contents can also be automatically cleared upon receiving the SDSYNC event. By default, this feature is disabled and this feature can be enabled by setting FIFO Clear-on-SDSYNC enable (SDSYNcx.FFSYNcCLREN = 1).

**Note:** The above feature is only enabled when wait for sync feature is enabled (SDSYNcx.WTSYNcEN = 1).

### FIFO debug access behavior:

Debug access of the SDDATFIFOx registers does not affect the FIFO pointers. On a CPU/CLA/DMA access to the SDDATFIFOx register, the FIFO read pointers advance to the next available entry in the FIFO.

### 24.7.3 SDSYNC Event


Primary (data) filters can be synchronized with respect to the PWM event (called SDSYNC event). The SDSYNC signal from the PWM module is used to reset the DOSR counter. This feature is by default disabled and can be enabled by setting `SDDFPARMx.SDSYNCEN = 1`. Each primary filter can be synchronized from any of the available PWMx SOCA/SOCB signals (see [Table 24-5](#)). The `SDSYNCx.SDSYNCSEL` bits allow the user to configure which PWM signal provides the SDSYNC pulse to the primary filter. [Figure 24-10](#) shows how device PWM signals are connected to the SDFM modules.

**Table 24-5. SDSYNCx.SYNCSEL**

SDSYNCxSYNCSEL	Input Signal
0	EPWM1_SOCA
1	EPWM1_SOCB
2	EPWM17_SOCA
3	EPWM17_SOCB
4	EPWM2_SOCA
5	EPWM2_SOCB
6	EPWM18_SOCA
7	EPWM18_SOCB
8	EPWM3_SOCA
9	EPWM3_SOCB
10-11	Reserved
12	EPWM4_SOCA
13	EPWM4_SOCB
14-15	Reserved
16	EPWM5_SOCA
17	EPWM5_SOCB
18-19	Reserved
20	EPWM6_SOCA
21	EPWM6_SOCB
22-23	Reserved
24	EPWM7_SOCA
25	EPWM7_SOCB
26-27	Reserved
28	EPWM8_SOCA
29	EPWM8_SOCB
30-31	Reserved
32	EPWM9_SOCA
33	EPWM9_SOCB
34-35	Reserved
36	EPWM10_SOCA
37	EPWM10_SOCB
38-39	Reserved

**Table 24-5. SDSYNcx.SYNCSEL (continued)**

SDSYNcx.SYNCSEL	Input Signal
40	EPWM11_SOCA
41	EPWM11_SOCB
42-43	Reserved
44	EPWM12_SOCA
45	EPWM12_SOCB
46-47	Reserved
48	EPWM13_SOCA
49	EPWM13_SOCB
50-51	Reserved
52	EPWM14_SOCA
53	EPWM14_SOCB
54-55	Reserved
56	EPWM15_SOCA
57	EPWM15_SOCB
58-59	Reserved
60	EPWM16_SOCA
61	EPWM16_SOCB
62	Reserved
63	SDFM1.SDSYNC1 - EPWM11_CTR_CMPC SDFM1.SDSYNC2 - EPWM11_CTR_CMPC SDFM1.SDSYNC3 - EPWM11_CTR_CMPD SDFM1.SDSYNC4 - EPWM11_CTR_CMPD SDFM2.SDSYNC1 - EPWM12_CTR_CMPC SDFM2.SDSYNC2 - EPWM12_CTR_CMPC SDFM2.SDSYNC3 - EPWM12_CTR_CMPD SDFM2.SDSYNC4 - EPWM12_CTR_CMPD SDFM3.SDSYNC1 - EPWM13_CTR_CMPC SDFM3.SDSYNC2 - EPWM13_CTR_CMPC SDFM3.SDSYNC3 - EPWM13_CTR_CMPD SDFM3.SDSYNC4 - EPWM13_CTR_CMPD SDFM4.SDSYNC1 - EPWM14_CTR_CMPC SDFM4.SDSYNC2 - EPWM14_CTR_CMPC SDFM4.SDSYNC3 - EPWM14_CTR_CMPD SDFM4.SDSYNC4 - EPWM14_CTR_CMPD



**Figure 24-10. SDSYNC Event**



Because of the inherent architecture of the Sinc filter (Sinc1, Sinc2, Sinc3, SincFast), the first few samples, depending upon filter type, are incorrect. [Table 24-6](#) shows the number of incorrect samples on the following conditions:

- When Sinc filter is enabled and configured for first time.
- When Sinc filter is disabled and re-enabled or reconfigured in the middle of operation.
- When data filter receives SDSYNC event from PWM.

**Table 24-6. Number of Incorrect Samples Tabulated**

Filter Type	Number of Incorrect Samples After the Filter is Enabled and Configured
Sinc1	No incorrect sample.
Sinc2	The first sample of the Sinc2 filter is incorrect.
SincFast	The first two samples of the SincFast filter are incorrect.
Sinc3	The first two samples of the Sinc3 filter are incorrect.

**CAUTION**

SDFM comparator interrupts can be enabled only after providing sufficient settling time to make sure the comparator filter does not trip on these incorrect samples. Therefore, SDFM comparator interrupts (CEVT1 and CEVT2) can be enabled only after a sufficient delay is provided after the comparator filter is configured. This sufficient delay is calculated by adding the latency of the comparator filter and 5 SD-Cx clock cycles.

## 24.8 Comparator (Secondary) Filter Unit

Most control systems require protection of the system by tripping the PWM in case the current or voltage goes out of bounds. The primary purpose of the secondary (comparator) filter is to allow the user to monitor input conditions with a fast settling time. This allows the user to trip PWMs to protect the system from potential damage.

---

### Note

The secondary (comparator) filter cannot be synchronized with respect to the PWM event (SDSYNC event).

---

The comparator filter is a configurable Sinc filter that supports the following filter types: Sinc1, Sinc2, Sinc3, and SincFast. The comparator OSR (COSR) settings can be configured from 1 to 32 and is independent of the data filter. Effective resolution of the comparator filter (ENOB) depends upon the comparator filter type, COSR, and sigma-delta modulator frequency. By default, the comparator filter is disabled and setting SDCPARMx.CEN = 1 enables the comparator filter. The comparator filter output is represented in 16-bit unsigned format. This filter unit translates a low input signal as 0 and a high input signal as 1. The resulting calculations give only positive values for the output of the comparator filter. [Table 24-7](#) shows the different full-scale values that the comparator filter can store using different OSRs.

**Table 24-7. Peak Data Values for Different OSR/Filter Combinations**

OSR	Sinc1	Sinc2	Sinc3	SincFast
x	0 to x	0 to x <sup>2</sup>	0 to x <sup>3</sup>	0 to 2x <sup>2</sup>
4	0 to 4	0 to 16	0 to 64	0 to 32
8	0 to 8	0 to 64	0 to 512	0 to 128
16	0 to 16	0 to 256	0 to 4096	0 to 512
32	0 to 32	0 to 1024	0 to 32,768	0 to 2048

See [Section 24.6.1](#) to understand how to calculate data rate and latency of comparator filter.

The output of the comparator filter is memory-mapped and can be read in the SDCDATAx register. This register, SDCDATAx, is updated every COSR number of SD-Cx cycles. The comparator filter digital output is connected to digital comparators explained below.




Figure 24-11. Comparator Unit Structure

### 24.8.1 Higher Threshold (HLT) Comparators

- High threshold comparator can be used to detect over-value condition.
- When comparator data  $\geq$  higher threshold register, a high threshold event is generated.
- Higher threshold comparator events except for COMPHZx can be configured to trigger following events: CPU interrupt, CLA task, PWM trip.
- This device has three high threshold :
  - **Higher Threshold 1 (HLT1) Comparator:**
    - When comparator data  $\geq$  (SDFLTxCMPH1.HLT), HLT1 comparator generates COMPH1 event.
    - The COMPH1 event is connected to both CEVT1 and CEVT2.
  - **Higher Threshold 2 (HLT2) Comparator:**
    - When comparator data  $\geq$  (SDFLTxCMPH2.HLT), HLT2 comparator generates COMPH2 event.
    - The COMPH2 event is connected to both CEVT1 and CEVT2.
  - **Higher Threshold (HTLZ) Comparator:**
    - When comparator data  $\geq$  (SDFLT1CMPHZ.CMPHZ), it can generate a Higher Threshold (B) event (COMPHZx) and sets the corresponding SDSTATUS.HZx flag. But, this event cannot be configured to generate SDFM interrupt (SDx\_ERR). The COMPHZ signals from HTLZ comparator are connected to CLB XBAR.

### 24.8.2 Lower Threshold (LLT) Comparators

- The low threshold comparator can be used to detect under-value condition.
- When comparator data  $\leq$  Lower Threshold register, a low threshold event is generated.
- Lower threshold comparator events can be configured to trigger following events: CPU interrupt, CLA task, PWM trip.
- Lower threshold comparator events can be used in conjunction with ECAP to measure the frequency / duty cycle of Threshold crossing
- This device has two low threshold comparators. .
  - **Lower Threshold 1 (LLT1) Comparator**
    - When comparator data  $\leq$  (SDFLTxCMPL1.LLT), the LLT1 comparator generates COMPL1 event.
    - The COMPL1 event is connected to both CEVT1 and CEVT2.
  - **Lower Threshold 2 (LLT2) Comparator**
    - When comparator data  $\leq$  (SDFLTxCMPL2.LLT), LLT2 comparator generates COMPL2 event.
    - The COMPL2 event is connected to both CEVT1 and CEVT2.


### 24.8.3 Digital Filter

The digital filter works on a window of FIFO samples ( $SAMPWIN + 1$ ) taken from the input. The filter output resolves to the majority value of the sample window, where majority is defined by the threshold (THRESH) value. If the majority threshold is not satisfied, the filter output remains unchanged.

For proper operation, the value of THRESH must be greater than  $SAMPWIN / 2$ .

A prescale function (CLKPRESCALE) determines the filter sampling rate, where the filter FIFO captures one sample every CLKPRESCALE system clocks. Old data from the FIFO is discarded.

A conceptual model of the digital filter is shown in [Figure 24-12](#).



**Figure 24-12. Digital Filter**

Equivalent C code of the filter implementation is:

```

if (FILTER_OUTPUT == 0) {
    if (Num_1s_in_SAMPWIN >= THRESH) {
        FILTER_OUTPUT = 1;
    }
}
else {
    if (Num_0s_in_SAMPWIN >= THRESH) {
        FILTER_OUTPUT = 0;
    }
}
    
```

#### Filter Initialization Sequence

To make sure of proper operation of the digital filter, the following initialization sequence is recommended:

1. Configure the digital filter parameters for operation:
  - Set SAMPWIN for the number of samples to monitor in the FIFO window.
  - Set THRESH for the threshold required for majority qualification.
  - Set CLKPRESCALE for the digital filter clock prescale value.
2. Initialize the sample values in the digital FIFO window by setting FILINIT = 1.

## 24.9 Theoretical SDFM Filter Output

The following equations can be used to derive a theoretical filter output of an SDFM filter output for both a comparator filter and a data filter.

$$\text{Density of ones in bitstream} = \frac{\text{Input Voltage} + V_{\text{clipping}}}{2 \times V_{\text{clipping}}} \quad (30)$$

Where:

- $V_{\text{clipping}}$  = maximum differential voltage input range of modulator
- Input voltage = Differential input voltage applied to the modulator

$$\begin{aligned} \text{Comparator Filter Output (Theoretical)} = \\ \text{Density of ones in bitstream} \times \text{Maximum Filter Output (FilterType, COSR)} \end{aligned} \quad (31)$$

$$\text{FilterOutput} = \left\{ \frac{\text{absolute}(\text{Input voltage})}{V_{\text{clipping}}} \right\} \times \text{Maximum Filter Output (FilterType, DOSR)} \quad (32)$$

$$\text{Data Filter Output}_{32\text{bit}}(\text{Theoretical}) = \begin{cases} \text{FilterOutput} & \text{if Input Voltage is +ve voltage} \\ 2\text{'s complement} & \text{if input voltage is -ve voltage} \\ \text{of FilterOutput} & \end{cases} \quad (33)$$

$$\begin{aligned} \text{Data Filter Output}_{16\text{bit}}(\text{Theoretical}) = \\ \text{Data Filter Output}_{32\text{bit}}(\text{Theoretical}) \gg \text{Shift value}(\text{FilterType, OSR}) \end{aligned} \quad (34)$$

For example, when using the AMC1306x25 modulator:

AMC1306x25	Vclipping = Input voltage (AINP - AINN) =	320mV 100mV
SDFM filter settings	Filter type = Comparator OSR (COSR) = Data filter OSR (DOSR) =	3 32 100

Density of 1s in bit stream	Using <a href="#">Equation 30</a>	0.65625
Comparator filter output Filter type = Sinc3 COSR = 32	Using <a href="#">Equation 31</a>	21504
Data filter output (32-bit) Filter type = Sinc3 DOSR = 100	Using <a href="#">Equation 32</a> and <a href="#">Equation 33</a>	312500
Data filter output (32-bit) Filter type = Sinc3 DOSR = 100 (Right shift by 5)	Using <a href="#">Equation 34</a>	9765

## 24.10 Interrupt Unit

Each SDFM can generate five CPU interrupts such as SDFM Error (SDy\_ERR) and SDFM data ready (SDy\_DRINT1 / SDy\_DRINT2, SDy\_DRINT3, SDy\_DRINT4) interrupts for each filter module.

### 24.10.1 SDFM (SDyERR) Interrupt Sources

Figure 24-13 shows the structure of SDy\_ERR interrupt. SDy\_ERR interrupt can be triggered by any of these 16 events.




Figure 24-13. SDFM Error (SD\_ERR) Interrupt Sources

#### 1. Comparator Event1 (CEVT1)

CEVT1 events from any of the four comparator filter module can trigger CPU interrupt. This event can be configured to trigger SDy\_ERR interrupt only if below configurations are made:

- Enable Main interrupt enable (SDCTL.MIE = 1)
- Enable comparator Event1 interrupt (SDCPARMx.EN\_CEVT1 = 1)

On a CEVT1 event, SDIFLG.FLTx\_FLG\_CEVT1 flag bit is set. This flag bit can only be reset if the corresponding bit in SDIFLGCLR register is set and if the interrupt source is no longer active.

#### 2. Comparator Event2 (CEVT2)

CEVT2 events from any of the four comparator filter module can trigger CPU interrupt. This event can be configured to trigger SDy\_ERR interrupt only if below configurations are made:

- Enable Main interrupt enable (SDCTL.MIE = 1)
- Enable comparator event1 interrupt (SDCPARMx.EN\_CEVT2 = 1)

On a CEVT2 event, SDIFLG.FLTx\_FLG\_CEVT2 flag bit is set. This flag bit can only be reset if the corresponding bit in SDIFLGCLR register is set and if the interrupt source is no longer active.

#### 3. Modulator Failure (MFx) event

Modulator failures (MFx) are generated when SD-Cx goes missing. The modulator clock is considered missing if SD-Cx does not toggle for 64-SYSCLKs. MFx events from any of the four filter modules can trigger CPU interrupt. This event can be configured to trigger SDy\_ERR interrupt only if below configurations are made:

- Enable Main Interrupt Enable (SDCTL.MIE = 1)
- Enable modulator clock failure interrupt source (SDCPARMx.MFIE = 1)

On a MFx event, SDIFLG.MFx flag bit is set. This flag bit can only be reset if the corresponding bit in SDIFLGCLR register is set and if the interrupt source is no longer active.



#### 4. FIFO overflow (SDFFOVx) event


The number of filter data available in FIFO at any given point can be tracked in SDFIFOCTLx.SDFFST. If the number of words received in FIFO is greater than Max FIFO depth (16), SDFFOVx event is generated. SDFFOVx events from any of the four filter modules can trigger CPU interrupt. This event can be configured to trigger SDy\_ERR interrupt, only if below configurations are made:

- Enable SDFM FIFO (Set SDFIFOCTLx.FFEN = 1)
- Enable SDFM FIFO overflow interrupt (Set SDFIFOCTLx.OVFIEN = 1) and
- Enable Main interrupt enable (Set SDCTL.MIE = 1)

On a SDFFOVx event, all subsequent data (primary) filter data is lost and is not stored in FIFO. SDIFLG.SDFFOVx flag bit is set on a FIFO overflow event and this bit can be cleared if the corresponding bit in SDIFLGCLR register is set and if the interrupt source is no longer active.

##### 24.10.2 Data Ready (DRINT) Interrupt Sources

Figure 24-14 shows the structure of interrupt SDy\_DRINTx interrupt. Each SDy\_DRINTx interrupt is triggered by corresponding Data Filter channel.



**Figure 24-14. SDFM Data Ready (SDy\_DRINTx) Interrupt**

## 24.11 Software

### 24.11.1 SDFM Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/sdfm

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 24.11.1.1 SDFM Filter Sync CPU

FILE: `sdfm_ex1_filter_sync_cpuread.c`

In this example, SDFM filter data is read by CPU in SDFM ISR routine. The SDFM configuration is shown below:

- SDFM used in this example - SDFM1
- Input control mode selected - MODE0
- Comparator settings
  - Sinc3 filter selected
  - OSR = 32
  - HLT = 0x7FFF (Higher threshold setting)
  - LLT = 0x0000(Lower threshold setting)
- Data filter settings
  - All the 4 filter modules enabled
  - Sinc3 filter selected
  - OSR = 128
  - All the 4 filters are synchronized by using MFE (Master Filter enable bit)
  - Filter output represented in 16 bit format
  - In order to convert 25 bit Data filter into 16 bit format user needs to right shift by 7 bits for Sinc3 filter with OSR = 128
- Interrupt module settings for SDFM filter
  - All the 4 higher threshold comparator interrupts disabled
  - All the 4 lower threshold comparator interrupts disabled
  - All the 4 modulator failure interrupts disabled
  - All the 4 filter will generate interrupt when a new filter data is available.

#### External Connections

- SDFM\_PIN\_MUX\_OPTION1 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO16-GPIO31
- SDFM\_PIN\_MUX\_OPTION2 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO48-GPIO63
- SDFM\_PIN\_MUX\_OPTION3 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO122-GPIO137

#### Watch Variables

- *filter1Result* - Output of filter 1
- *filter2Result* - Output of filter 2
- *filter3Result* - Output of filter 3
- *filter4Result* - Output of filter 4

#### 24.11.1.2 SDFM Filter Sync CLA

FILE: `sdfm_ex2_filter_sync_claread.c`

In this example, SDFM filter data is read by CLA in Cla1Task1. The SDFM configuration is shown below:

- SDFM1 used in this example.For using SDFM2, few modifications would be needed in the example.
- MODE0 Input control mode selected
- Comparator settings

- Sinc3 filter selected
- OSR = 32
- hlt = 0x7FFF (Higher threshold setting)
- llt = 0x0000(Lower threshold setting)
- Data filter settings
  - All the 4 filter modules enabled
  - Sinc3 filter selected
  - OSR = 256
  - All the 4 filters are synchronized by using MFE (Master Filter enable bit)
  - Filter output represented in 16 bit format
  - In order to convert 25 bit Data filter into 16 bit format user needs to right shift by 10 bits for Sinc3 filter with OSR = 256
- Interrupt module settings for SDFM filter
  - All the 4 higher threshold comparator interrupts disabled
  - All the 4 lower threshold comparator interrupts disabled
  - All the 4 modulator failure interrupts disabled
  - All the 4 filter will generate interrupt when a new filter data is available

#### External Connections

- SDFM\_PIN\_MUX\_OPTION1 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO16-GPIO31
- SDFM\_PIN\_MUX\_OPTION2 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO48-GPIO63
- SDFM\_PIN\_MUX\_OPTION3 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO122-GPIO137

#### Watch Variables

- *filter1Result* - Output of filter 1
- *filter2Result* - Output of filter 2
- *filter3Result* - Output of filter 3
- *filter4Result* - Output of filter 4

#### 24.11.1.3 SDFM Filter Sync DMA

FILE: `sdfm_ex3_filter_sync_dmaread.c`

In this example, SDFM filter data is read by DMA. The SDFM configuration is shown below:

- SDFM1 used in this example. For using SDFM2, few modifications would be needed in the example.
- MODE0 Input control mode selected
- Comparator settings
  - Sinc3 filter selected
  - OSR = 32
  - hlt = 0x7FFF (Higher threshold setting)
  - llt = 0x0000(Lower threshold setting)
- Data filter settings
  - All the 4 filter modules enabled
  - Sinc3 filter selected
  - OSR = 256
  - All the 4 filters are synchronized by using MFE (Master Filter enable bit)
  - Filter output represented in 16 bit format
  - In order to convert 25 bit Data filter into 16 bit format user needs to right shift by 10 bits for Sinc3 filter with OSR = 256
- Interrupt module settings for SDFM filter
  - All the 4 higher threshold comparator interrupts disabled

- All the 4 lower threshold comparator interrupts disabled
- All the 4 modulator failure interrupts disabled
- All the 4 filter will generate interrupt when a new filter data is available

#### External Connections

- SDFM\_PIN\_MUX\_OPTION1 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO16-GPIO31
- SDFM\_PIN\_MUX\_OPTION2 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO48-GPIO63
- SDFM\_PIN\_MUX\_OPTION3 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO122-GPIO137

#### Watch Variables

- *filter1Result* - Output of filter 1
- *filter2Result* - Output of filter 2
- *filter3Result* - Output of filter 3
- *filter4Result* - Output of filter 4

#### 24.11.1.4 SDFM PWM Sync

FILE: `sdfm_ex4_pwm_sync_cpuread.c`

In this example, SDFM filter data is read by CPU in SDFM ISR routine. The SDFM configuration is shown below:

- SDFM1 is used in this example. For using SDFM2, few modifications would be needed in the example.
- MODE0 Input control mode selected
- Comparator settings
  - Sinc3 filter selected
  - OSR = 32
  - hlt = 0x7FFF (Higher threshold setting)
  - llt = 0x0000(Lower threshold setting)

#### Data filter settings

- All the 4 filter modules enabled
- Sinc3 filter selected
- OSR = 256
- All the 4 filters are synchronized by using PWM (Master Filter enable bit)
- Filter output represented in 16 bit format
- In order to convert 25 bit Data filter into 16 bit format user needs to right shift by 10 bits for Sinc3 filter with OSR = 256

#### Interrupt module settings for SDFM filter

- All the 4 higher threshold comparator interrupts disabled
- All the 4 lower threshold comparator interrupts disabled
- All the 4 modulator failure interrupts disabled
- All the 4 filter will generate interrupt when a new filter data is available

#### External Connections

- SDFM\_PIN\_MUX\_OPTION1 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO16-GPIO31
- SDFM\_PIN\_MUX\_OPTION2 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO48-GPIO63
- SDFM\_PIN\_MUX\_OPTION3 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO122-GPIO137

#### Watch Variables

- *filter1Result* - Output of filter 1
- *filter2Result* - Output of filter 2

- *filter3Result* - Output of filter 3
- *filter4Result* - Output of filter 4

#### 24.11.1.5 SDFM Type 1 Filter FIFO

FILE: `sdm_ex5_type1_filter_fifo_cpuread.c`

This example configures SDFM1 filter in type 1 to demonstrate data read through CPU in FIFO & non-FIFO mode. Data filter is configured in mode 0 to select SINC3 filter with OSR of 256. Filter output is configured for 16-bit format and data shift of 10 is used.

This example demonstrates the FIFO usage if enabled. FIFO length is set at 16 and data ready interrupt is configured to be triggered when FIFO is full. In this example, SDFM filter data is read by CPU in SDFM Data Ready ISR routine.

##### *External Connections*

- SDFM\_PIN\_MUX\_OPTION1 Connect Sigma-Delta streams(SD1-D1, SD1-C1) to (GPIO16, GPIO17)
- SDFM\_PIN\_MUX\_OPTION2 Connect Sigma-Delta streams(SD1-D1, SD1-C1) to (GPIO48, GPIO49)
- SDFM\_PIN\_MUX\_OPTION3 Connect Sigma-Delta streams(SD1-D1, SD1-C1) to (GPIO122, GPIO123)

##### *Watch Variables*

- *filter1Result* - Output of filter 1

#### 24.11.1.6 SDFM Filter Sync CLA

FILE: `sdm_ex6_FIFO_freeze_claread.c`

In this example, SDFM FIFO will not be filled until a SDSYNC event. On a SDSYNC event, SDFM data filter output will start filling FIFO and stop filling after programmable number 'N' of FIFO is filled.

SDy-C1 (Filter1 channel clock) is internally configured to connected SDy-C2 / SDy-C3 / SDy-C4 SDFM configuration is shown below:

- SDFM1 used in this example. For using SDFM2, few modifications would be needed in the example.
- MODE0 Input control mode selected
- Comparator settings
  - Sinc3 filter selected
  - OSR = 32
  - hlt = 0x7FFF (Higher threshold setting)
  - llt = 0x0000 (Lower threshold setting)
- Data filter settings
  - All the 4 filter modules enabled
  - Sinc3 filter selected
  - OSR = 256
  - All the 4 filters are synchronized by using MFE (Master Filter enable bit)
  - Filter output represented in 16 bit format
  - In order to convert 25 bit Data filter into 16 bit format user needs to right shift by 10 bits for Sinc3 filter with OSR = 256
- Interrupt module settings for SDFM filter
  - All the 4 higher threshold comparator interrupts disabled
  - All the 4 lower threshold comparator interrupts disabled
  - All the 4 modulator failure interrupts disabled
  - All the 4 filter will generate interrupt when a new filter data is available

##### *External Connections*

- SDFM\_PIN\_MUX\_OPTION1 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4, SDx-C4) on GPIO16-GPIO31
- SDFM\_PIN\_MUX\_OPTION2 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4, SDx-C4) on GPIO48-GPIO63

- SDFM\_PIN\_MUX\_OPTION3 Connect Sigma-Delta streams to (SDx-D1, SDx-C1 to SDx-D4,SDx-C4) on GPIO122-GPIO137

*Watch Variables*

- *filter1Result* - Output of filter 1
- *filter2Result* - Output of filter 2
- *filter3Result* - Output of filter 3
- *filter4Result* - Output of filter 4

## 24.12 SDFM Registers

This section describes the Sigma Delta Filter Module registers.

### 24.12.1 SDFM Base Address Table

**Table 24-8. SDFM Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
Sdfm1Regs	<a href="#">SDFM_REGS</a>	SDFM1_BASE	0x0000_5E00	YES	YES	YES	YES	YES	YES
Sdfm2Regs	<a href="#">SDFM_REGS</a>	SDFM2_BASE	0x0000_5E80	YES	YES	YES	YES	YES	YES
Sdfm3Regs	<a href="#">SDFM_REGS</a>	SDFM3_BASE	0x0000_5F00	YES	YES	YES	YES	YES	YES
Sdfm4Regs	<a href="#">SDFM_REGS</a>	SDFM4_BASE	0x0000_5F80	YES	YES	YES	YES	YES	YES

### 24.12.2 SDFM\_REGS Registers

Table 24-9 lists the memory-mapped registers for the SDFM\_REGS registers. All register offset addresses not listed in Table 24-9 should be considered as reserved locations and the register contents should not be modified.

**Table 24-9. SDFM\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SDIFLG	SD Interrupt Flag Register		<a href="#">Go</a>
2h	SDIFLGCLR	SD Interrupt Flag Clear Register		<a href="#">Go</a>
4h	SDCTL	SD Control Register	EALLOW	<a href="#">Go</a>
6h	SDMFILEN	SD Main Filter Enable	EALLOW	<a href="#">Go</a>
7h	SDSTATUS	SD Status Register		<a href="#">Go</a>
10h	SDCTLPARAM1	Control Parameter Register for Ch1	EALLOW	<a href="#">Go</a>
11h	SDDFPARM1	Data Filter Parameter Register for Ch1	EALLOW	<a href="#">Go</a>
12h	SDDPARAM1	Data Parameter Register for Ch1	EALLOW	<a href="#">Go</a>
13h	SDFLT1CMPH1	High-level Threshold Register for Ch1	EALLOW	<a href="#">Go</a>
14h	SDFLT1CMPL1	Low-level Threshold Register for Ch1	EALLOW	<a href="#">Go</a>
15h	SDCPARM1	Comparator Filter Parameter Register for Ch1	EALLOW	<a href="#">Go</a>
16h	SDDATA1	Data Filter Data Register (16 or 32bit) for Ch1		<a href="#">Go</a>
18h	SDDATFIFO1	Filter Data FIFO Output(32b) for Ch1		<a href="#">Go</a>
1Ah	SDCDATA1	Comparator Filter Data Register (16b) for Ch1		<a href="#">Go</a>
1Bh	SDFLT1CMPH2	Second high level threshold for CH1	EALLOW	<a href="#">Go</a>
1Ch	SDFLT1CMPHZ	High-level (Z) Threshold Register for Ch1	EALLOW	<a href="#">Go</a>
1Dh	SDFIFOCTL1	FIFO Control Register for Ch1	EALLOW	<a href="#">Go</a>
1Eh	SDSYNC1	SD Filter Sync control for Ch1	EALLOW	<a href="#">Go</a>
1Fh	SDFLT1CMPL2	Second low level threshold for CH1	EALLOW	<a href="#">Go</a>
20h	SDCTLPARAM2	Control Parameter Register for Ch2	EALLOW	<a href="#">Go</a>
21h	SDDFPARM2	Data Filter Parameter Register for Ch2	EALLOW	<a href="#">Go</a>
22h	SDDPARAM2	Data Parameter Register for Ch2	EALLOW	<a href="#">Go</a>
23h	SDFLT2CMPH1	High-level Threshold Register for Ch2	EALLOW	<a href="#">Go</a>
24h	SDFLT2CMPL1	Low-level Threshold Register for Ch2	EALLOW	<a href="#">Go</a>
25h	SDCPARM2	Comparator Filter Parameter Register for Ch2	EALLOW	<a href="#">Go</a>
26h	SDDATA2	Data Filter Data Register (16 or 32bit) for Ch2		<a href="#">Go</a>
28h	SDDATFIFO2	Filter Data FIFO Output(32b) for Ch2		<a href="#">Go</a>
2Ah	SDCDATA2	Comparator Filter Data Register (16b) for Ch2		<a href="#">Go</a>
2Bh	SDFLT2CMPH2	Second high level threshold for CH2	EALLOW	<a href="#">Go</a>
2Ch	SDFLT2CMPHZ	High-level (Z) Threshold Register for Ch2	EALLOW	<a href="#">Go</a>
2Dh	SDFIFOCTL2	FIFO Control Register for Ch2	EALLOW	<a href="#">Go</a>
2Eh	SDSYNC2	SD Filter Sync control for Ch2	EALLOW	<a href="#">Go</a>
2Fh	SDFLT2CMPL2	Second low level threshold for CH2	EALLOW	<a href="#">Go</a>
30h	SDCTLPARAM3	Control Parameter Register for Ch3	EALLOW	<a href="#">Go</a>
31h	SDDFPARM3	Data Filter Parameter Register for Ch3	EALLOW	<a href="#">Go</a>
32h	SDDPARAM3	Data Parameter Register for Ch3	EALLOW	<a href="#">Go</a>
33h	SDFLT3CMPH1	High-level Threshold Register for Ch3	EALLOW	<a href="#">Go</a>
34h	SDFLT3CMPL1	Low-level Threshold Register for Ch3	EALLOW	<a href="#">Go</a>
35h	SDCPARM3	Comparator Filter Parameter Register for Ch3	EALLOW	<a href="#">Go</a>
36h	SDDATA3	Data Filter Data Register (16 or 32bit) for Ch3		<a href="#">Go</a>
38h	SDDATFIFO3	Filter Data FIFO Output(32b) for Ch3		<a href="#">Go</a>

**Table 24-9. SDFM\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
3Ah	SDCDATA3	Comparator Filter Data Register (16b) for Ch3		<a href="#">Go</a>
3Bh	SDFLT3CMPH2	Second high level threshold for CH3	EALLOW	<a href="#">Go</a>
3Ch	SDFLT3CMPHZ	High-level (Z) Threshold Register for Ch3	EALLOW	<a href="#">Go</a>
3Dh	SDFIFOCTL3	FIFO Control Register for Ch3	EALLOW	<a href="#">Go</a>
3Eh	SDSYNC3	SD Filter Sync control for Ch3	EALLOW	<a href="#">Go</a>
3Fh	SDFLT3CMPL2	Second low level threshold for CH3	EALLOW	<a href="#">Go</a>
40h	SDCTLPARM4	Control Parameter Register for Ch4	EALLOW	<a href="#">Go</a>
41h	SDDFPARM4	Data Filter Parameter Register for Ch4	EALLOW	<a href="#">Go</a>
42h	SDDPARM4	Data Parameter Register for Ch4	EALLOW	<a href="#">Go</a>
43h	SDFLT4CMPH1	High-level Threshold Register for Ch4	EALLOW	<a href="#">Go</a>
44h	SDFLT4CMPL1	Low-level Threshold Register for Ch4	EALLOW	<a href="#">Go</a>
45h	SDCPARM4	Comparator Filter Parameter Register for Ch4	EALLOW	<a href="#">Go</a>
46h	SDDATA4	Data Filter Data Register (16 or 32bit) for Ch4		<a href="#">Go</a>
48h	SDDATFIFO4	Filter Data FIFO Output(32b) for Ch4		<a href="#">Go</a>
4Ah	SDCDATA4	Comparator Filter Data Register (16b) for Ch4		<a href="#">Go</a>
4Bh	SDFLT4CMPH2	Second high level threshold for CH4	EALLOW	<a href="#">Go</a>
4Ch	SDFLT4CMPHZ	High-level (Z) Threshold Register for Ch4	EALLOW	<a href="#">Go</a>
4Dh	SDFIFOCTL4	FIFO Control Register for Ch4	EALLOW	<a href="#">Go</a>
4Eh	SDSYNC4	SD Filter Sync control for Ch4	EALLOW	<a href="#">Go</a>
4Fh	SDFLT4CMPL2	Second low level threshold for CH4	EALLOW	<a href="#">Go</a>
60h	SDCOMP1CTL	SD Comparator event filter1 Control Register	EALLOW	<a href="#">Go</a>
61h	SDCOMP1EVT2FLTCTL	COMPL/CEVT2 Digital filter1 Control Register	EALLOW	<a href="#">Go</a>
62h	SDCOMP1EVT2FLTCLKCTL	COMPL/CEVT2 Digital filter1 Clock Control Register	EALLOW	<a href="#">Go</a>
63h	SDCOMP1EVT1FLTCTL	COMPH/CEVT1 Digital filter1 Control Register	EALLOW	<a href="#">Go</a>
64h	SDCOMP1EVT1FLTCLKCTL	COMPH/CEVT1 Digital filter1 Clock Control Register	EALLOW	<a href="#">Go</a>
67h	SDCOMP1LOCK	SD comparator event filter1 Lock Register	EALLOW	<a href="#">Go</a>
68h	SDCOMP2CTL	SD Comparator event filter2 Control Register	EALLOW	<a href="#">Go</a>
69h	SDCOMP2EVT2FLTCTL	COMPL/CEVT2 Digital filter2 Control Register	EALLOW	<a href="#">Go</a>
6Ah	SDCOMP2EVT2FLTCLKCTL	COMPL/CEVT2 Digital filter2 Clock Control Register	EALLOW	<a href="#">Go</a>
6Bh	SDCOMP2EVT1FLTCTL	COMPH/CEVT1 Digital filter2 Control Register	EALLOW	<a href="#">Go</a>
6Ch	SDCOMP2EVT1FLTCLKCTL	COMPH/CEVT1 Digital filter2 Clock Control Register	EALLOW	<a href="#">Go</a>
6Fh	SDCOMP2LOCK	SD comparator event filter2 Lock Register	EALLOW	<a href="#">Go</a>
70h	SDCOMP3CTL	SD Comparator event filter3 Control Register	EALLOW	<a href="#">Go</a>
71h	SDCOMP3EVT2FLTCTL	COMPL/CEVT2 Digital filter3 Control Register	EALLOW	<a href="#">Go</a>
72h	SDCOMP3EVT2FLTCLKCTL	COMPL/CEVT2 Digital filter3 Clock Control Register	EALLOW	<a href="#">Go</a>
73h	SDCOMP3EVT1FLTCTL	COMPH/CEVT1 Digital filter3 Control Register	EALLOW	<a href="#">Go</a>
74h	SDCOMP3EVT1FLTCLKCTL	COMPH/CEVT1 Digital filter3 Clock Control Register	EALLOW	<a href="#">Go</a>
77h	SDCOMP3LOCK	SD comparator event filter3 Lock Register	EALLOW	<a href="#">Go</a>
78h	SDCOMP4CTL	SD Comparator event filter4 Control Register	EALLOW	<a href="#">Go</a>
79h	SDCOMP4EVT2FLTCTL	COMPL/CEVT2 Digital filter4 Control Register	EALLOW	<a href="#">Go</a>



**Table 24-9. SDFM\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
7Ah	SDCOMP4EVT2FLTCLKCTL	COMPL/CEVT2 Digital filter4 Clock Control Register	EALLOW	<a href="#">Go</a>
7Bh	SDCOMP4EVT1FLTCTL	COMP/CEVT1 Digital filter4 Control Register	EALLOW	<a href="#">Go</a>
7Ch	SDCOMP4EVT1FLTCLKCTL	COMP/CEVT1 Digital filter4 Clock Control Register	EALLOW	<a href="#">Go</a>
7Fh	SDCOMP4LOCK	SD compartor event filter4 Lock Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 24-10](#) shows the codes that are used for access types in this section.

**Table 24-10. SDFM\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 24.12.2.1 SDIFLG Register (Offset = 0h) [Reset = 0000000h]

SDIFLG is shown in [Figure 24-15](#) and described in [Table 24-11](#).

Return to the [Summary Table](#).

SD Interrupt Flag Register

**Figure 24-15. SDIFLG Register**

31	30	29	28	27	26	25	24
MIF	RESERVED						
R-0h							
23	22	21	20	19	18	17	16
SDFINT4	SDFINT3	SDFINT2	SDFINT1	SDFFOVF4	SDFFOVF3	SDFFOVF2	SDFFOVF1
R-0h							
15	14	13	12	11	10	9	8
AF4	AF3	AF2	AF1	MF4	MF3	MF2	MF1
R-0h							
7	6	5	4	3	2	1	0
FLT4_FLG_CE VT2	FLT4_FLG_CE VT1	FLT3_FLG_CE VT2	FLT3_FLG_CE VT1	FLT2_FLG_CE VT2	FLT2_FLG_CE VT1	FLT1_FLG_CE VT2	FLT1_FLG_CE VT1
R-0h							

**Table 24-11. SDIFLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MIF	R	0h	Set whenever any 'error' interrupt (MF1-4, IFL1-4, IFH1-4, SDFFOVF1-4) is active Reset type: SYSRSn
30-24	RESERVED	R-0	0h	Reserved
23	SDFINT4	R	0h	SDFIFO data ready interrupt for Ch4 Reset type: SYSRSn
22	SDFINT3	R	0h	SDFIFO data ready interrupt for Ch3 Reset type: SYSRSn
21	SDFINT2	R	0h	SDFIFO data ready interrupt for Ch2 Reset type: SYSRSn
20	SDFINT1	R	0h	SDFIFO data ready interrupt for Ch1 0: SDFIFO data ready interrupt has NOT occurred 1: SDFIFO data ready interrupt has occurred Reset type: SYSRSn
19	SDFFOVF4	R	0h	FIFO Overflow Flag for Ch4 Reset type: SYSRSn
18	SDFFOVF3	R	0h	FIFO Overflow Flag for Ch3 Reset type: SYSRSn
17	SDFFOVF2	R	0h	FIFO Overflow Flag for Ch2 Reset type: SYSRSn
16	SDFFOVF1	R	0h	FIFO Overflow Flag for Ch1 0 - FIFO has not overflowed 1 - FIFO overflowed. # words received in FIFO > FIFO depth (16), NEW word is lost Reset type: SYSRSn

**Table 24-11. SDIFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	AF4	R	0h	Acknowledge flag for Filter 4 0: No new data available for Filter (in non-FIFO mode) 1: New data available for Filter (in non-FIFO mode) Reset type: SYSRSn
14	AF3	R	0h	Acknowledge flag for Filter 3 0: No new data available for Filter (in non-FIFO mode) 1: New data available for Filter (in non-FIFO mode) Reset type: SYSRSn
13	AF2	R	0h	Acknowledge flag for Filter 2 0: No new data available for Filter (in non-FIFO mode) 1: New data available for Filter (in non-FIFO mode) Reset type: SYSRSn
12	AF1	R	0h	Acknowledge flag for Filter 1 0: No new data available for Filter (in non-FIFO mode) 1: New data available for Filter (in non-FIFO mode) Reset type: SYSRSn
11	MF4	R	0h	Modulator Failure for Filter 4 0: Modulator is operating normally for Filter 1: Modulator failure for Filter Reset type: SYSRSn
10	MF3	R	0h	Modulator Failure for Filter 3 0: Modulator is operating normally for Filter 1: Modulator failure for Filter Reset type: SYSRSn
9	MF2	R	0h	Modulator Failure for Filter 2 0: Modulator is operating normally for Filter 1: Modulator failure for Filter Reset type: SYSRSn
8	MF1	R	0h	Modulator Failure for Filter 1 0: Modulator is operating normally for Filter 1: Modulator failure for Filter Reset type: SYSRSn
7	FLT4_FLG_CEVT2	R	0h	CEVT2 Interrupt flag for filter4 0: CEVT2 event has not occurred 1: CEVT2 event has occurred Reset type: SYSRSn
6	FLT4_FLG_CEVT1	R	0h	CEVT1 Interrupt flag for filter4 0: CEVT1 event has not occurred 1: CEVT1 event has occurred Reset type: SYSRSn
5	FLT3_FLG_CEVT2	R	0h	CEVT2 Interrupt flag for filter3 0: CEVT2 event has not occurred 1: CEVT2 event has occurred Reset type: SYSRSn
4	FLT3_FLG_CEVT1	R	0h	CEVT1 Interrupt flag for filter3 0: CEVT1 event has not occurred 1: CEVT1 event has occurred Reset type: SYSRSn
3	FLT2_FLG_CEVT2	R	0h	CEVT2 Interrupt flag for filter2 0: CEVT2 event has not occurred 1: CEVT2 event has occurred Reset type: SYSRSn
2	FLT2_FLG_CEVT1	R	0h	CEVT1 Interrupt flag for filter2 0: CEVT1 event has not occurred 1: CEVT1 event has occurred Reset type: SYSRSn

**Table 24-11. SDIFLG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	FLT1_FLG_CEVT2	R	0h	CEVT2 Interrupt flag for filter1 0: CEVT2 event has not occurred 1: CEVT2 event has occurred Reset type: SYSRSn
0	FLT1_FLG_CEVT1	R	0h	CEVT1 Interrupt flag for filter1 0: CEVT1 event has not occurred 1: CEVT1 event has occurred Reset type: SYSRSn

### 24.12.2.2 SDIFLGCLR Register (Offset = 2h) [Reset = 0000000h]

SDIFLGCLR is shown in [Figure 24-16](#) and described in [Table 24-12](#).

Return to the [Summary Table](#).

SD Module Interrupt Flag Clear Bits:

Writing a '1' will clear the respective flag bit in the SDIFLG register.

Writes of '0' are ignored.

Note: If user writes a '1' to clear a bit on the same cycle that the hardware is trying to set the bit to '1', then hardware has priority and the bit will not be cleared.

**Figure 24-16. SDIFLGCLR Register**

31	30	29	28	27	26	25	24
MIF	RESERVED						
R-0/W1S-0h				R-0-0h			
23	22	21	20	19	18	17	16
SDFINT4	SDFINT3	SDFINT2	SDFINT1	SDFOVF4	SDFOVF3	SDFOVF2	SDFOVF1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
AF4	AF3	AF2	AF1	MF4	MF3	MF2	MF1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
FLT4_FLG_CE VT2	FLT4_FLG_CE VT1	FLT3_FLG_CE VT2	FLT3_FLG_CE VT1	FLT2_FLG_CE VT2	FLT2_FLG_CE VT1	FLT1_FLG_CE VT2	FLT1_FLG_CE VT1
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 24-12. SDIFLGCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MIF	R-0/W1S	0h	Flag-clear bit for SDFM Main Interrupt flag. Writing a 1 to clear MIF flag in SDIFLG register Writes of '0' are ignored. Note: If the MIF flag is cleared and other Interrupts are still pending, MIF will again be set to 1 on the following SysClk cycle, and the INT output will be reasserted (pulsed low) Reset type: SYSRSn
30-24	RESERVED	R-0	0h	Reserved
23	SDFINT4	R-0/W1S	0h	SDFIFO data ready Interrupt flag-clear bit for Ch4 Reset type: SYSRSn
22	SDFINT3	R-0/W1S	0h	SDFIFO data ready Interrupt flag-clear bit for Ch3 Reset type: SYSRSn
21	SDFINT2	R-0/W1S	0h	SDFIFO data ready Interrupt flag-clear bit for Ch2 Reset type: SYSRSn
20	SDFINT1	R-0/W1S	0h	SDFIFO data ready Interrupt flag-clear bit for Ch1 Reset type: SYSRSn
19	SDFOVF4	R-0/W1S	0h	SDFIFO overflow clear Ch4 Reset type: SYSRSn
18	SDFOVF3	R-0/W1S	0h	SDFIFO overflow clear Ch3 Reset type: SYSRSn
17	SDFOVF2	R-0/W1S	0h	SDFIFO overflow clear Ch2 Reset type: SYSRSn
16	SDFOVF1	R-0/W1S	0h	SDFIFO overflow clear Ch1 Reset type: SYSRSn

**Table 24-12. SDIFLGCLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	AF4	R-0/W1S	0h	Flag-clear bit for Acknowledge flag for Filter 4 Reset type: SYSRSn
14	AF3	R-0/W1S	0h	Flag Clear bit for AF3 Reset type: SYSRSn
13	AF2	R-0/W1S	0h	Flag Clear bit for AF2 Reset type: SYSRSn
12	AF1	R-0/W1S	0h	Flag Clear bit for AF1 Reset type: SYSRSn
11	MF4	R-0/W1S	0h	Flag Clear bit for MF4 Reset type: SYSRSn
10	MF3	R-0/W1S	0h	Flag Clear bit for MF3 Reset type: SYSRSn
9	MF2	R-0/W1S	0h	Flag Clear bit for MF2 Reset type: SYSRSn
8	MF1	R-0/W1S	0h	Flag Clear bit for MF1 Reset type: SYSRSn
7	FLT4_FLG_CEVT2	R-0/W1S	0h	Flag Clear bit for FLT4_FLG_CEVT2 Reset type: SYSRSn
6	FLT4_FLG_CEVT1	R-0/W1S	0h	Flag Clear bit for FLT4_FLG_CEVT1 Reset type: SYSRSn
5	FLT3_FLG_CEVT2	R-0/W1S	0h	Flag Clear bit for FLT3_FLG_CEVT2 Reset type: SYSRSn
4	FLT3_FLG_CEVT1	R-0/W1S	0h	Flag Clear bit for FLT3_FLG_CEVT1 Reset type: SYSRSn
3	FLT2_FLG_CEVT2	R-0/W1S	0h	Flag Clear bit for FLT2_FLG_CEVT2 Reset type: SYSRSn
2	FLT2_FLG_CEVT1	R-0/W1S	0h	Flag Clear bit for FLT2_FLG_CEVT1 Reset type: SYSRSn
1	FLT1_FLG_CEVT2	R-0/W1S	0h	Flag Clear bit for FLT1_FLG_CEVT2 Reset type: SYSRSn
0	FLT1_FLG_CEVT1	R-0/W1S	0h	Flag Clear bit for FLT1_FLG_CEVT1 Reset type: SYSRSn

### 24.12.2.3 SDCTL Register (Offset = 4h) [Reset = 0000h]

SDCTL is shown in [Figure 24-17](#) and described in [Table 24-13](#).

Return to the [Summary Table](#).

SD Control Register

**Figure 24-17. SDCTL Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	MIE	RESERVED				
R-0-0h	R-0-0h	R/W-0h	R-0-0h				
7	6	5	4	3	2	1	0
RESERVED				HZ4	HZ3	HZ2	HZ1
R-0-0h				R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 24-13. SDCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14	RESERVED	R-0	0h	Reserved
13	MIE	R/W	0h	Main SDy_ERR interrupt enable 0: SDy_ERR Interrupt and interrupt flags are disabled 1: SDy_ERR Interrupt and interrupt flags are enabled Reset type: SYSRSn
12-4	RESERVED	R-0	0h	Reserved
3	HZ4	R-0/W1S	0h	Flag Clear bit for HZ4 Reset type: SYSRSn
2	HZ3	R-0/W1S	0h	Flag Clear bit for HZ3 Reset type: SYSRSn
1	HZ2	R-0/W1S	0h	Flag Clear bit for HZ2 Reset type: SYSRSn
0	HZ1	R-0/W1S	0h	Flag Clear bit for HZ1 Reset type: SYSRSn

### 24.12.2.4 SDMFILEN Register (Offset = 6h) [Reset = 0000h]

SDMFILEN is shown in [Figure 24-18](#) and described in [Table 24-14](#).

Return to the [Summary Table](#).

SD Main Filter Enable

**Figure 24-18. SDMFILEN Register**

15	14	13	12	11	10	9	8
RESERVED			RESERVED	MFE	RESERVED	RESERVED	RESERVED
R-0-0h			R-0-0h	R/W-0h	R-0-0h	R-0-0h	R-0-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED			RESERVED			
R-0-0h	R-0-0h			R-0-0h			

**Table 24-14. SDMFILEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R-0	0h	Reserved
12	RESERVED	R-0	0h	Reserved
11	MFE	R/W	0h	Main Filter Enable 0: All the four data filter units of SDFM module are disabled. All FIFOs are cleared 1: Data filter units can be enabled if bit FEN is '1'. Reset type: SYSRSn
10	RESERVED	R-0	0h	Reserved
9	RESERVED	R-0	0h	Reserved
8-7	RESERVED	R-0	0h	Reserved
6-4	RESERVED	R-0	0h	Reserved
3-0	RESERVED	R-0	0h	Reserved



### 24.12.2.5 SDSTATUS Register (Offset = 7h) [Reset = 0000h]

SDSTATUS is shown in [Figure 24-19](#) and described in [Table 24-15](#).

Return to the [Summary Table](#).

SD Status Register

**Figure 24-19. SDSTATUS Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED				HZ4	HZ3	HZ2	HZ1
R-0-0h				R-0h	R-0h	R-0h	R-0h

**Table 24-15. SDSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7-4	RESERVED	R-0	0h	Reserved
3	HZ4	R	0h	High-level Threshold crossing (Z) flag Ch4 Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt. 0: Comparator filter output < SDCMPHZ4.HLTZ 1: Comparator filter output >= SDCMPHZ4.HLTZ Reset type: SYSRSn
2	HZ3	R	0h	High-level Threshold crossing (Z) flag Ch3 Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt. 0: Comparator filter output < SDCMPHZ3.HLTZ 1: Comparator filter output >= SDCMPHZ3.HLTZ Reset type: SYSRSn
1	HZ2	R	0h	High-level Threshold crossing (Z) flag Ch2 Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt. 0: Comparator filter output < SDCMPHZ2.HLTZ 1: Comparator filter output >= SDCMPHZ2.HLTZ Reset type: SYSRSn
0	HZ1	R	0h	High-level Threshold crossing (Z) flag Ch1 Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator IFHx flag, it does not have the ability to generate an interrupt. 0: Comparator filter output < SDCMPHZ1.HLTZ 1: Comparator filter output >= SDCMPHZ1.HLTZ Reset type: SYSRSn

### 24.12.2.6 SDCTLPARM1 Register (Offset = 10h) [Reset = 0000h]

SDCTLPARM1 is shown in [Figure 24-20](#) and described in [Table 24-16](#).

Return to the [Summary Table](#).

Control Parameter Register for Ch1

**Figure 24-20. SDCTLPARM1 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED	SDDATASYNC	RESERVED	SDCLKSYNC	SDCLKSEL	RESERVED	MOD	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

**Table 24-16. SDCTLPARM1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R-0	0h	Reserved
7	RESERVED	R-0	0h	Reserved
6	SDDATASYNC	R/W	0h	0: SD Data is not passed through a synchronizer. 1: SD Data is passed through a synchronizer. Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SDCLKSYNC	R/W	0h	0: SD Clock is not passed through a synchronizer. 1: SD Clock is passed through a synchronizer. Reset type: SYSRSn
3	SDCLKSEL	R/W	0h	SD1 Clock source select. 0: Clock source to SDFM filter is its channel clock. 1: Clock source to SDFM filter is SD1 filter clock. Reset type: SYSRSn
2	RESERVED	R/W	0h	Reserved
1-0	MOD	R/W	0h	Modulator clock modes 0: Mode 0: Modulator clock running at 1x data rate 1: Reserved 2: Reserved 3: Reserved Reset type: SYSRSn

### 24.12.2.7 SDDFPARM1 Register (Offset = 11h) [Reset = 0000h]

SDDFPARM1 is shown in [Figure 24-21](#) and described in [Table 24-17](#).

Return to the [Summary Table](#).

Data Filter Parameter Register for Ch1

**Figure 24-21. SDDFPARM1 Register**

15	14	13	12	11	10	9	8
RESERVED			SDSYNCEN	SST		AE	FEN
R-0h			R/W-0h	R/W-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DOSR							
R/W-0h							

**Table 24-17. SDDFPARM1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	SDSYNCEN	R/W	0h	PWM synchronization (SDSYNC) of data filter 0: PWM synchronization of data filter is disabled 1: PWM synchronization of data filter is enabled Note: SDSYNcx.SYNCSEL bits define which PWM signal is used to synchronize PWMs Reset type: SYSRSn
11-10	SST	R/W	0h	Data filter structure 00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure Reset type: SYSRSn
9	AE	R/W	0h	Data filter Acknowledge Enable 0: Acknowledge flag is disabled for the particular filter 1: Acknowledge flag is enabled for the particular filter Reset type: SYSRSn
8	FEN	R/W	0h	Filter Enable 0: The data filter is disabled and no data is produced 1: The data filter is enabled and data are produced in the data filter Note: When filter is disabled, DOSR counter held in reset, filter data erased. Also resets FIFO pointers and clears the FIFO Reset type: SYSRSn
7-0	DOSR	R/W	0h	Data filter Oversampling ratio The actual oversampling ratio of data filter is DOSR + 1 These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256. Reset type: SYSRSn

### 24.12.2.8 SDDPARAM1 Register (Offset = 12h) [Reset = 0000h]

SDDPARAM1 is shown in [Figure 24-22](#) and described in [Table 24-18](#).

Return to the [Summary Table](#).

Data Parameter Register for Ch1

**Figure 24-22. SDDPARAM1 Register**

15	14	13	12	11	10	9	8
SH				DR		RESERVED	
R/W-0h				R/W-0h		R-0-0h	
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 24-18. SDDPARAM1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	SH	R/W	0h	Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen. Reset type: SYSRSn
10	DR	R/W	0h	Data filter Data representation 0: Data stored in 16b 2's complement 1: Data stored in 32b 2's complement Reset type: SYSRSn
9-0	RESERVED	R-0	0h	Reserved

### 24.12.2.9 SDFLT1CMPH1 Register (Offset = 13h) [Reset = 7FFFh]

SDFLT1CMPH1 is shown in [Figure 24-23](#) and described in [Table 24-19](#).

Return to the [Summary Table](#).

High-level Threshold Register for Ch1

**Figure 24-23. SDFLT1CMPH1 Register**

15	14	13	12	11	10	9	8
RESERVED		HLT					
R-0-0h		R/W-7FFFh					
7	6	5	4	3	2	1	0
HLT							
R/W-7FFFh							

**Table 24-19. SDFLT1CMPH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLT	R/W	7FFFh	Unsigned high-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.10 SDFLT1CMPL1 Register (Offset = 14h) [Reset = 0000h]

SDFLT1CMPL1 is shown in [Figure 24-24](#) and described in [Table 24-20](#).

Return to the [Summary Table](#).

Low-level Threshold Register for Ch1

**Figure 24-24. SDFLT1CMPL1 Register**

15	14	13	12	11	10	9	8
RESERVED	LLT						
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
LLT							
R/W-0h							

**Table 24-20. SDFLT1CMPL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	LLT	R/W	0h	Unsigned low-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.11 SDCPARAM1 Register (Offset = 15h) [Reset = 2000h]

SDCPARM1 is shown in [Figure 24-25](#) and described in [Table 24-21](#).

Return to the [Summary Table](#).

Comparator Filter Parameter Register for Ch1

**Figure 24-25. SDCPARAM1 Register**

15	14	13	12	11	10	9	8	
CEVT2SEL		CEN	CEVT1SEL		HZEN	MFIE	CS1_CS0	
R/W-0h		R/W-1h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
CS1_CS0	EN_CEVT2	EN_CEVT1	COSR					
R/W-0h	R/W-0h	R/W-0h	R/W-0h					

**Table 24-21. SDCPARAM1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	CEVT2SEL	R/W	0h	Comparator Event2 Select 00: COMPL1 01: COMPL1 OR COMPH1 10: COMPL2 11: COMPL2 OR COMPH2 Reset type: SYSRSn
13	CEN	R/W	1h	Comparator Filter enable 0: Disable comparator filter 1: Enable comparator filter Reset type: SYSRSn
12-11	CEVT1SEL	R/W	0h	Comparator Event1 Select 00: COMPH1 01: COMPL1 OR COMPH1 10: COMPH2 11: COMPL2 OR COMPH2 Reset type: SYSRSn
10	HZEN	R/W	0h	High level (Z) Threshold crossing output enable 0: Disable Higher level Threshold (Z) crossing 1: Enable Higher level Threshold (Z) crossing Reset type: SYSRSn
9	MFIE	R/W	0h	Modulator Failure Interrupt Enable 0: Disable modulator failure interrupt and its flag 1: Enable modulator failure interrupt and its flag Reset type: SYSRSn
8-7	CS1_CS0	R/W	0h	Comparator filter structure 00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc1 structure 10: Comparator filter runs with a Sinc2 structure 11: Comparator filter runs with a Sinc3 structure Reset type: SYSRSn
6	EN_CEVT2	R/W	0h	CEVT2 interrupt enable 0: Disable CEVT2 interrupt 1: Enable CEVT2 interrupt Reset type: SYSRSn
5	EN_CEVT1	R/W	0h	CEVT1 interrupt enable 0: Disable CEVT1 interrupt 1: Enable CEVT1 interrupt Reset type: SYSRSn

**Table 24-21. SDCPARAM1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	COSR	R/W	0h	Comparator Oversampling ratio. The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32 Reset type: SYSRSn



### 24.12.2.12 SDDATA1 Register (Offset = 16h) [Reset = 0000000h]

SDDATA1 is shown in [Figure 24-26](#) and described in [Table 24-22](#).

Return to the [Summary Table](#).

Data Filter Data Register (16 or 32bit) for Ch1

**Figure 24-26. SDDATA1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA32HI																DATA16															
R-0h																R-0h															

**Table 24-22. SDDATA1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA32HI	R	0h	Hi-order 16b in 32b mode, 16-bit Data in 16b mode Reset type: SYSRSn
15-0	DATA16	R	0h	Lo-order 16b in 32b mode Reset type: SYSRSn

### 24.12.2.13 SDDATFIFO1 Register (Offset = 18h) [Reset = 0000000h]

SDDATFIFO1 is shown in [Figure 24-27](#) and described in [Table 24-23](#).

Return to the [Summary Table](#).

Filter Data FIFO Output(32b) for Ch1

**Figure 24-27. SDDATFIFO1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA32HI																DATA16															
R-0h																R-0h															

**Table 24-23. SDDATFIFO1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA32HI	R	0h	Hi-order 16b in 32b mode, 16-bit Data in 16b mode Reset type: SYSRSn
15-0	DATA16	R	0h	Lo-order 16b in 32b mode Reset type: SYSRSn

#### 24.12.2.14 SDCDATA1 Register (Offset = 1Ah) [Reset = 0000h]

SDCDATA1 is shown in [Figure 24-28](#) and described in [Table 24-24](#).

Return to the [Summary Table](#).

Comparator Filter Data Register (16b) for Ch1

**Figure 24-28. SDCDATA1 Register**

15	14	13	12	11	10	9	8
DATA16							
R-0h							
7	6	5	4	3	2	1	0
DATA16							
R-0h							

**Table 24-24. SDCDATA1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DATA16	R	0h	Comparator Data output - 16b only Reset type: SYSRSn

### 24.12.2.15 SDFLT1CMPH2 Register (Offset = 1Bh) [Reset = 7FFFh]

SDFLT1CMPH2 is shown in [Figure 24-29](#) and described in [Table 24-25](#).

Return to the [Summary Table](#).

Second high level threshold for CH1

**Figure 24-29. SDFLT1CMPH2 Register**

15	14	13	12	11	10	9	8
RESERVED	HLT2						
R-0-0h		R/W-7FFFh					
7	6	5	4	3	2	1	0
HLT2							
R/W-7FFFh							

**Table 24-25. SDFLT1CMPH2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLT2	R/W	7FFFh	Second Unsigned high-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.16 SDFLT1CMPHZ Register (Offset = 1Ch) [Reset = 0000h]

SDFLT1CMPHZ is shown in [Figure 24-30](#) and described in [Table 24-26](#).

Return to the [Summary Table](#).

High-level (Z) Threshold Register for Ch1

**Figure 24-30. SDFLT1CMPHZ Register**

15	14	13	12	11	10	9	8
RESERVED							HLTZ
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
HLTZ							
R/W-0h							

**Table 24-26. SDFLT1CMPHZ Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLTZ	R/W	0h	Unsigned High-level threshold (Z) for the comparator filter output. Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt. Reset type: SYSRSn

### 24.12.2.17 SDFIFOCTL1 Register (Offset = 1Dh) [Reset = 0000h]

SDFIFOCTL1 is shown in [Figure 24-31](#) and described in [Table 24-27](#).

Return to the [Summary Table](#).

FIFO Control Register for Ch1

**Figure 24-31. SDFIFOCTL1 Register**

15		14		13		12		11		10		9		8	
OVFIEN		DRINTSEL		FFEN		FFIEN		RESERVED		SDFFST					
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R-0-0h		R-0h					
7		6		5		4		3		2		1		0	
SDFFST				RESERVED		SDFFIL									
R-0h				R-0-0h		R/W-0h									

**Table 24-27. SDFIFOCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OVFIEN	R/W	0h	SDFIFO Overflow interrupt enable 0: SDFIFO Overflow condition will not generate an interrupt 1: SDFIFO overflow condition generates an interrupt on SDy_ERR Reset type: SYSRSn
14	DRINTSEL	R/W	0h	Data-Ready Interrupt (DRINT) source select 0 = AF1 (Select non-FIFO data-ready interrupt) 1 = SDFFINT1 (Select FIFO data-ready interrupt) Reset type: SYSRSn
13	FFEN	R/W	0h	SDFIFO Enable 0: Disable FIFO operation 1: Enable FIFO operation Note: When FIFO is disabled, FIFO contents are cleared Reset type: SYSRSn
12	FFIEN	R/W	0h	SDFIFO data ready Interrupt Enable Reset type: SYSRSn
11	RESERVED	R-0	0h	Reserved
10-6	SDFFST	R	0h	SDFIFO Status 00000 FIFO empty 00001 FIFO has 1 word ..... 10000 FIFO has 16 words Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4-0	SDFFIL	R/W	0h	SDFIFO interrupt level bits The FIFO will generate an interrupt when the FIFO status (SDFFST) >= FIFO level (SDFFIL ) Reset type: SYSRSn

### 24.12.2.18 SDSYNC1 Register (Offset = 1Eh) [Reset = 043Fh]

SDSYNC1 is shown in [Figure 24-32](#) and described in [Table 24-28](#).

Return to the [Summary Table](#).

SD Filter Sync control for Ch1

**Figure 24-32. SDSYNC1 Register**

15	14	13	12	11	10	9	8
RESERVED					WTSCLREN	FFSYNCLREN	WTSYNCLR
R-0-0h					R/W-1h	R/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
WTSYNFLG	WTSYNCEN	SYNCSEL					
R-0h	R/W-0h	R/W-3Fh					

**Table 24-28. SDSYNC1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	WTSCLREN	R/W	1h	WTSYNFLG Clear-on-FIFOINT Enable 0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit) 1: WTSYNFLG is cleared automatically on SDFINT Reset type: SYSRSn
9	FFSYNCLREN	R/W	0h	FIFO Clear-on-SDSYNC Enable 0: SDFIFO is not automatically cleared upon receiving SDSYNC 1: SDFIFO is automatically cleared upon receiving SDSYNC Reset type: SYSRSn
8	WTSYNCLR	R-0/W	0h	Wait-for-Sync Flag Clear (always reads 0) 0: Write of 0 has no affect 1: Write of 1 clears WTSYNFLG Reset type: SYSRSn
7	WTSYNFLG	R	0h	Wait-for-Sync Flag 0: SDSYNC event has not occurred 1: SDSYNC event occurred. Reset type: SYSRSn
6	WTSYNCEN	R/W	0h	Wait-for-Sync Enable 0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event 1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs Reset type: SYSRSn
5-0	SYNCSEL	R/W	3Fh	Defines source for the SDSYNC Input on this channel Refer SDSYNCx.SYNCSEL table Reset type: SYSRSn

### 24.12.2.19 SDFLT1CMPL2 Register (Offset = 1Fh) [Reset = 0000h]

SDFLT1CMPL2 is shown in [Figure 24-33](#) and described in [Table 24-29](#).

Return to the [Summary Table](#).

Second low level threshold for CH1

**Figure 24-33. SDFLT1CMPL2 Register**

15	14	13	12	11	10	9	8
RESERVED	LLT2						
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
LLT2							
R/W-0h							

**Table 24-29. SDFLT1CMPL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	LLT2	R/W	0h	Second Unsigned low-level threshold for the comparator filter output. Reset type: SYSRSn



### 24.12.2.20 SDCTLPARM2 Register (Offset = 20h) [Reset = 0000h]

SDCTLPARM2 is shown in [Figure 24-34](#) and described in [Table 24-30](#).

Return to the [Summary Table](#).

Control Parameter Register for Ch2

**Figure 24-34. SDCTLPARM2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	SDDATASYNC	RESERVED	SDCLKSYNC	SDCLKSEL	RESERVED	MOD	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

**Table 24-30. SDCTLPARM2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	RESERVED	R-0	0h	Reserved
6	SDDATASYNC	R/W	0h	0: SD Data is not passed through a synchronizer. 1: SD Data is passed through a synchronizer. Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SDCLKSYNC	R/W	0h	0: SD Clock is not passed through a synchronizer. 1: SD Clock is passed through a synchronizer. Reset type: SYSRSn
3	SDCLKSEL	R/W	0h	SD2 Clock source select. 0: Clock source to SDFM filter is its channel clock. 1: Clock source to SDFM filter is SD1 filter clock. Reset type: SYSRSn
2	RESERVED	R/W	0h	Reserved
1-0	MOD	R/W	0h	Modulator clock modes 0: Mode 0: Modulator clock running at 1x data rate 1: Reserved 2: Reserved 3: Reserved Reset type: SYSRSn

### 24.12.2.21 SDDFPARM2 Register (Offset = 21h) [Reset = 0000h]

SDDFPARM2 is shown in [Figure 24-35](#) and described in [Table 24-31](#).

Return to the [Summary Table](#).

Data Filter Parameter Register for Ch2

**Figure 24-35. SDDFPARM2 Register**

15	14	13	12	11	10	9	8
RESERVED			SDSYNCEN	SST		AE	FEN
R-0h			R/W-0h	R/W-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DOSR							
R/W-0h							

**Table 24-31. SDDFPARM2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	SDSYNCEN	R/W	0h	PWM synchronization (SDSYNC) of data filter 0: PWM synchronization of data filter is disabled 1: PWM synchronization of data filter is enabled Note: SDSYNcx.SYNCSEL bits define which PWM signal is used to synchronize PWMs Reset type: SYSRSn
11-10	SST	R/W	0h	Data filter structure 00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure Reset type: SYSRSn
9	AE	R/W	0h	Data filter Acknowledge Enable 0: Acknowledge flag is disabled for the particular filter 1: Acknowledge flag is enabled for the particular filter Reset type: SYSRSn
8	FEN	R/W	0h	Filter Enable 0: The data filter is disabled and no data is produced 1: The data filter is enabled and data are produced in the data filter Note: When filter is disabled, DOSR counter held in reset, filter data erased. Also resets FIFO pointers and clears the FIFO Reset type: SYSRSn
7-0	DOSR	R/W	0h	Data filter Oversampling ratio The actual oversampling ratio of data filter is DOSR + 1 These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256. Reset type: SYSRSn

### 24.12.2.22 SDDPARM2 Register (Offset = 22h) [Reset = 0000h]

SDDPARM2 is shown in [Figure 24-36](#) and described in [Table 24-32](#).

Return to the [Summary Table](#).

Data Parameter Register for Ch2

**Figure 24-36. SDDPARM2 Register**

15	14	13	12	11	10	9	8
SH				DR		RESERVED	
R/W-0h				R/W-0h		R-0-0h	
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 24-32. SDDPARM2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	SH	R/W	0h	Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen. Reset type: SYSRSn
10	DR	R/W	0h	Data filter Data representation 0: Data stored in 16b 2's complement 1: Data stored in 32b 2's complement Reset type: SYSRSn
9-0	RESERVED	R-0	0h	Reserved

### 24.12.2.23 SDFLT2CMPH1 Register (Offset = 23h) [Reset = 7FFFh]

SDFLT2CMPH1 is shown in [Figure 24-37](#) and described in [Table 24-33](#).

Return to the [Summary Table](#).

High-level Threshold Register for Ch2

**Figure 24-37. SDFLT2CMPH1 Register**

15	14	13	12	11	10	9	8
RESERVED		HLT					
R-0-0h		R/W-7FFFh					
7	6	5	4	3	2	1	0
HLT							
R/W-7FFFh							

**Table 24-33. SDFLT2CMPH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLT	R/W	7FFFh	Unsigned high-level threshold for the comparator filter output. Reset type: SYSRSn

#### 24.12.2.24 SDFLT2CMPL1 Register (Offset = 24h) [Reset = 0000h]

SDFLT2CMPL1 is shown in [Figure 24-38](#) and described in [Table 24-34](#).

Return to the [Summary Table](#).

Low-level Threshold Register for Ch2

**Figure 24-38. SDFLT2CMPL1 Register**

15	14	13	12	11	10	9	8
RESERVED		LLT					
R-0-0h		R/W-0h					
7	6	5	4	3	2	1	0
LLT							
R/W-0h							

**Table 24-34. SDFLT2CMPL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	LLT	R/W	0h	Unsigned low-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.25 SDCPARAM2 Register (Offset = 25h) [Reset = 2000h]

SDCPARM2 is shown in [Figure 24-39](#) and described in [Table 24-35](#).

Return to the [Summary Table](#).

Comparator Filter Parameter Register for Ch2

**Figure 24-39. SDCPARAM2 Register**

15	14	13	12	11	10	9	8	
CEVT2SEL		CEN	CEVT1SEL		HZEN	MFIE	CS1_CS0	
R/W-0h		R/W-1h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
CS1_CS0	EN_CEVT2	EN_CEVT1	COSR					
R/W-0h	R/W-0h	R/W-0h	R/W-0h					

**Table 24-35. SDCPARAM2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	CEVT2SEL	R/W	0h	Comparator Event2 Select 00: COMPL1 01: COMPL1 OR COMPH1 10: COMPL2 11: COMPL2 OR COMPH2 Reset type: SYSRSn
13	CEN	R/W	1h	Comparator Filter enable 0: Disable comparator filter 1: Enable comparator filter Reset type: SYSRSn
12-11	CEVT1SEL	R/W	0h	Comparator Event1 Select 00: COMPH1 01: COMPL1 OR COMPH1 10: COMPH2 11: COMPL2 OR COMPH2 Reset type: SYSRSn
10	HZEN	R/W	0h	High level (Z) Threshold crossing output enable 0: Disable Higher level Threshold (Z) crossing 1: Enable Higher level Threshold (Z) crossing Reset type: SYSRSn
9	MFIE	R/W	0h	Modulator Failure Interrupt Enable 0: Disable modulator failure interrupt and its flag 1: Enable modulator failure interrupt and its flag Reset type: SYSRSn
8-7	CS1_CS0	R/W	0h	Comparator filter structure 00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc1 structure 10: Comparator filter runs with a Sinc2 structure 11: Comparator filter runs with a Sinc3 structure Reset type: SYSRSn
6	EN_CEVT2	R/W	0h	CEVT2 interrupt enable 0: Disable CEVT2 interrupt 1: Enable CEVT2 interrupt Reset type: SYSRSn
5	EN_CEVT1	R/W	0h	CEVT1 interrupt enable 0: Disable CEVT1 interrupt 1: Enable CEVT1 interrupt Reset type: SYSRSn

**Table 24-35. SDCPARAM2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	COSR	R/W	0h	Comparator Oversampling ratio. The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32 Reset type: SYSRSn

### 24.12.2.26 SDDATA2 Register (Offset = 26h) [Reset = 0000000h]

SDDATA2 is shown in [Figure 24-40](#) and described in [Table 24-36](#).

Return to the [Summary Table](#).

Data Filter Data Register (16 or 32bit) for Ch2

**Figure 24-40. SDDATA2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA32HI																DATA16															
R-0h																R-0h															

**Table 24-36. SDDATA2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA32HI	R	0h	Hi-order 16b in 32b mode, 16-bit Data in 16b mode Reset type: SYSRSn
15-0	DATA16	R	0h	Lo-order 16b in 32b mode Reset type: SYSRSn



### 24.12.2.27 SDDATFIFO2 Register (Offset = 28h) [Reset = 0000000h]

SDDATFIFO2 is shown in [Figure 24-41](#) and described in [Table 24-37](#).

Return to the [Summary Table](#).

Filter Data FIFO Output(32b) for Ch2

**Figure 24-41. SDDATFIFO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA32HI																DATA16															
R-0h																R-0h															

**Table 24-37. SDDATFIFO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA32HI	R	0h	Hi-order 16b in 32b mode, 16-bit Data in 16b mode Reset type: SYSRSn
15-0	DATA16	R	0h	Lo-order 16b in 32b mode Reset type: SYSRSn

### 24.12.2.28 SDCDATA2 Register (Offset = 2Ah) [Reset = 0000h]

SDCDATA2 is shown in [Figure 24-42](#) and described in [Table 24-38](#).

Return to the [Summary Table](#).

Comparator Filter Data Register (16b) for Ch2

**Figure 24-42. SDCDATA2 Register**

15	14	13	12	11	10	9	8
DATA16							
R-0h							
7	6	5	4	3	2	1	0
DATA16							
R-0h							

**Table 24-38. SDCDATA2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DATA16	R	0h	Comparator Data output - 16b only Reset type: SYSRSn

### 24.12.2.29 SDFLT2CMPH2 Register (Offset = 2Bh) [Reset = 7FFFh]

SDFLT2CMPH2 is shown in [Figure 24-43](#) and described in [Table 24-39](#).

Return to the [Summary Table](#).

Second high level threshold for CH2

**Figure 24-43. SDFLT2CMPH2 Register**

15	14	13	12	11	10	9	8
RESERVED		HLT2					
R-0-0h		R/W-7FFFh					
7	6	5	4	3	2	1	0
HLT2							
R/W-7FFFh							

**Table 24-39. SDFLT2CMPH2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLT2	R/W	7FFFh	Second Unsigned high-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.30 SDFLT2CMPHZ Register (Offset = 2Ch) [Reset = 0000h]

SDFLT2CMPHZ is shown in [Figure 24-44](#) and described in [Table 24-40](#).

Return to the [Summary Table](#).

High-level (Z) Threshold Register for Ch2

**Figure 24-44. SDFLT2CMPHZ Register**

15	14	13	12	11	10	9	8
RESERVED	HLTZ						
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
HLTZ							
R/W-0h							

**Table 24-40. SDFLT2CMPHZ Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLTZ	R/W	0h	Unsigned High-level threshold (Z) for the comparator filter output. Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt. Reset type: SYSRSn

### 24.12.2.31 SDFIFOCTL2 Register (Offset = 2Dh) [Reset = 0000h]

SDFIFOCTL2 is shown in [Figure 24-45](#) and described in [Table 24-41](#).

Return to the [Summary Table](#).

FIFO Control Register for Ch2

**Figure 24-45. SDFIFOCTL2 Register**

15		14		13		12		11		10		9		8	
OVFIEN		DRINTSEL		FFEN		FFIEN		RESERVED		SDFFST					
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R-0-0h		R-0h					
7		6		5		4		3		2		1		0	
SDFFST				RESERVED		SDFFIL									
R-0h				R-0-0h		R/W-0h									

**Table 24-41. SDFIFOCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OVFIEN	R/W	0h	SDFIFO Overflow interrupt enable 0: SDFIFO Overflow condition will not generate an interrupt 1: SDFIFO overflow condition generates an interrupt on SDy_ERR Reset type: SYSRSn
14	DRINTSEL	R/W	0h	Data-Ready Interrupt (DRINT) source select 0 = AF2 (Select non-FIFO data-ready interrupt) 1 = SDFFINT2 (Select FIFO data-ready interrupt) Reset type: SYSRSn
13	FFEN	R/W	0h	SDFIFO Enable 0: Disable FIFO operation 1: Enable FIFO operation Note: When FIFO is disabled, FIFO contents are cleared Reset type: SYSRSn
12	FFIEN	R/W	0h	SDFIFO data ready Interrupt Enable Reset type: SYSRSn
11	RESERVED	R-0	0h	Reserved
10-6	SDFFST	R	0h	SDFIFO Status 00000 FIFO empty 00001 FIFO has 1 word ..... 10000 FIFO has 16 words Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4-0	SDFFIL	R/W	0h	SDFIFO interrupt level bits The FIFO will generate an interrupt when the FIFO status (SDFFST) >= FIFO level (SDFFIL ) Reset type: SYSRSn

### 24.12.2.32 SDSYNC2 Register (Offset = 2Eh) [Reset = 043Fh]

SDSYNC2 is shown in [Figure 24-46](#) and described in [Table 24-42](#).

Return to the [Summary Table](#).

SD Filter Sync control for Ch2

**Figure 24-46. SDSYNC2 Register**

15	14	13	12	11	10	9	8
RESERVED					WTSCLEN	FFSYNCLREN	WTSYNCLR
R-0-0h					R/W-1h	R/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
WTSYNFLG	WTSYNCEN	SYNCSEL					
R-0h	R/W-0h	R/W-3Fh					

**Table 24-42. SDSYNC2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	WTSCLEN	R/W	1h	WTSYNFLG Clear-on-FIFOINT Enable 0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit) 1: WTSYNFLG is cleared automatically on SDFINT Reset type: SYSRSn
9	FFSYNCLREN	R/W	0h	FIFO Clear-on-SDSYNC Enable 0: SDFIFO is not automatically cleared upon receiving SDSYNC 1: SDFIFO is automatically cleared upon receiving SDSYNC Reset type: SYSRSn
8	WTSYNCLR	R-0/W	0h	Wait-for-Sync Flag Clear (always reads 0) 0: Write of 0 has no affect 1: Write of 1 clears WTSYNFLG Reset type: SYSRSn
7	WTSYNFLG	R	0h	Wait-for-Sync Flag 0: SDSYNC event has not occurred 1: SDSYNC event occurred. Reset type: SYSRSn
6	WTSYNCEN	R/W	0h	Wait-for-Sync Enable 0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event 1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs Reset type: SYSRSn
5-0	SYNCSEL	R/W	3Fh	Defines source for the SDSYNC Input on this channel Refer SDSYNcx.SYNCSEL table Reset type: SYSRSn

### 24.12.2.33 SDFLT2CMPL2 Register (Offset = 2Fh) [Reset = 0000h]

SDFLT2CMPL2 is shown in [Figure 24-47](#) and described in [Table 24-43](#).

Return to the [Summary Table](#).

Second low level threshold for CH2

**Figure 24-47. SDFLT2CMPL2 Register**

15	14	13	12	11	10	9	8
RESERVED				LLT2			
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
LLT2							
R/W-0h							

**Table 24-43. SDFLT2CMPL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	LLT2	R/W	0h	Second Unsigned low-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.34 SDCTLPARM3 Register (Offset = 30h) [Reset = 0000h]

SDCTLPARM3 is shown in [Figure 24-48](#) and described in [Table 24-44](#).

Return to the [Summary Table](#).

Control Parameter Register for Ch3

**Figure 24-48. SDCTLPARM3 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	SDDATASYNC	RESERVED	SDCLKSYNC	SDCLKSEL	RESERVED	MOD	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

**Table 24-44. SDCTLPARM3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	RESERVED	R-0	0h	Reserved
6	SDDATASYNC	R/W	0h	0: SD Data is not passed through a synchronizer. 1: SD Data is passed through a synchronizer. Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SDCLKSYNC	R/W	0h	0: SD Clock is not passed through a synchronizer. 1: SD Clock is passed through a synchronizer. Reset type: SYSRSn
3	SDCLKSEL	R/W	0h	SD3 Clock source select. 0: Clock source to SDFM filter is its channel clock. 1: Clock source to SDFM filter is SD1 filter clock. Reset type: SYSRSn
2	RESERVED	R/W	0h	Reserved
1-0	MOD	R/W	0h	Modulator clock modes 0: Mode 0: Modulator clock running at 1x data rate 1: Reserved 2: Reserved 3: Reserved Reset type: SYSRSn



### 24.12.2.35 SDDFPARM3 Register (Offset = 31h) [Reset = 0000h]

SDDFPARM3 is shown in [Figure 24-49](#) and described in [Table 24-45](#).

Return to the [Summary Table](#).

Data Filter Parameter Register for Ch3

**Figure 24-49. SDDFPARM3 Register**

15	14	13	12	11	10	9	8
RESERVED			SDSYNCEN	SST		AE	FEN
R-0h			R/W-0h	R/W-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DOSR							
R/W-0h							

**Table 24-45. SDDFPARM3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	SDSYNCEN	R/W	0h	PWM synchronization (SDSYNC) of data filter 0: PWM synchronization of data filter is disabled 1: PWM synchronization of data filter is enabled Note: SDSYNcx.SYNCSEL bits define which PWM signal is used to synchronize PWMs Reset type: SYSRSn
11-10	SST	R/W	0h	Data filter structure 00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure Reset type: SYSRSn
9	AE	R/W	0h	Data filter Acknowledge Enable 0: Acknowledge flag is disabled for the particular filter 1: Acknowledge flag is enabled for the particular filter Reset type: SYSRSn
8	FEN	R/W	0h	Filter Enable 0: The data filter is disabled and no data is produced 1: The data filter is enabled and data are produced in the data filter Note: When filter is disabled, DOSR counter held in reset, filter data erased. Also resets FIFO pointers and clears the FIFO Reset type: SYSRSn
7-0	DOSR	R/W	0h	Data filter Oversampling ratio The actual oversampling ratio of data filter is DOSR + 1 These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256. Reset type: SYSRSn

### 24.12.2.36 SDDPARM3 Register (Offset = 32h) [Reset = 0000h]

SDDPARM3 is shown in [Figure 24-50](#) and described in [Table 24-46](#).

Return to the [Summary Table](#).

Data Parameter Register for Ch3

**Figure 24-50. SDDPARM3 Register**

15	14	13	12	11	10	9	8
SH				DR		RESERVED	
R/W-0h				R/W-0h		R-0-0h	
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 24-46. SDDPARM3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	SH	R/W	0h	Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen. Reset type: SYSRSn
10	DR	R/W	0h	Data filter Data representation 0: Data stored in 16b 2's complement 1: Data stored in 32b 2's complement Reset type: SYSRSn
9-0	RESERVED	R-0	0h	Reserved

### 24.12.2.37 SDFLT3CMPH1 Register (Offset = 33h) [Reset = 7FFFh]

SDFLT3CMPH1 is shown in [Figure 24-51](#) and described in [Table 24-47](#).

Return to the [Summary Table](#).

High-level Threshold Register for Ch3

**Figure 24-51. SDFLT3CMPH1 Register**

15	14	13	12	11	10	9	8
RESERVED	HLT						
R-0-0h				R/W-7FFFh			
7	6	5	4	3	2	1	0
HLT							
R/W-7FFFh							

**Table 24-47. SDFLT3CMPH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLT	R/W	7FFFh	Unsigned high-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.38 SDFLT3CMPL1 Register (Offset = 34h) [Reset = 0000h]

SDFLT3CMPL1 is shown in [Figure 24-52](#) and described in [Table 24-48](#).

Return to the [Summary Table](#).

Low-level Threshold Register for Ch3

**Figure 24-52. SDFLT3CMPL1 Register**

15	14	13	12	11	10	9	8
RESERVED		LLT					
R-0-0h		R/W-0h					
7	6	5	4	3	2	1	0
LLT							
R/W-0h							

**Table 24-48. SDFLT3CMPL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	LLT	R/W	0h	Unsigned low-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.39 SDCPARAM3 Register (Offset = 35h) [Reset = 2000h]

SDCPARM3 is shown in [Figure 24-53](#) and described in [Table 24-49](#).

Return to the [Summary Table](#).

Comparator Filter Parameter Register for Ch3

**Figure 24-53. SDCPARAM3 Register**

15	14	13	12	11	10	9	8	
CEVT2SEL		CEN	CEVT1SEL		HZEN	MFIE	CS1_CS0	
R/W-0h		R/W-1h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
CS1_CS0	EN_CEVT2	EN_CEVT1	COSR					
R/W-0h	R/W-0h	R/W-0h	R/W-0h					

**Table 24-49. SDCPARAM3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	CEVT2SEL	R/W	0h	Comparator Event2 Select 00: COMPL1 01: COMPL1 OR COMPH1 10: COMPL2 11: COMPL2 OR COMPH2 Reset type: SYSRSn
13	CEN	R/W	1h	Comparator Filter enable 0: Disable comparator filter 1: Enable comparator filter Reset type: SYSRSn
12-11	CEVT1SEL	R/W	0h	Comparator Event1 Select 00: COMPH1 01: COMPL1 OR COMPH1 10: COMPH2 11: COMPL2 OR COMPH2 Reset type: SYSRSn
10	HZEN	R/W	0h	High level (Z) Threshold crossing output enable 0: Disable Higher level Threshold (Z) crossing 1: Enable Higher level Threshold (Z) crossing Reset type: SYSRSn
9	MFIE	R/W	0h	Modulator Failure Interrupt Enable 0: Disable modulator failure interrupt and its flag 1: Enable modulator failure interrupt and its flag Reset type: SYSRSn
8-7	CS1_CS0	R/W	0h	Comparator filter structure 00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc1 structure 10: Comparator filter runs with a Sinc2 structure 11: Comparator filter runs with a Sinc3 structure Reset type: SYSRSn
6	EN_CEVT2	R/W	0h	CEVT2 interrupt enable 0: Disable CEVT2 interrupt 1: Enable CEVT2 interrupt Reset type: SYSRSn
5	EN_CEVT1	R/W	0h	CEVT1 interrupt enable 0: Disable CEVT1 interrupt 1: Enable CEVT1 interrupt Reset type: SYSRSn

**Table 24-49. SDCPARM3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	COSR	R/W	0h	Comparator Oversampling ratio. The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32 Reset type: SYSRSn

#### 24.12.2.40 SDDATA3 Register (Offset = 36h) [Reset = 0000000h]

SDDATA3 is shown in [Figure 24-54](#) and described in [Table 24-50](#).

Return to the [Summary Table](#).

Data Filter Data Register (16 or 32bit) for Ch3

**Figure 24-54. SDDATA3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA32HI																DATA16															
R-0h																R-0h															

**Table 24-50. SDDATA3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA32HI	R	0h	Hi-order 16b in 32b mode, 16-bit Data in 16b mode Reset type: SYSRSn
15-0	DATA16	R	0h	Lo-order 16b in 32b mode Reset type: SYSRSn

#### 24.12.2.41 SDDATFIFO3 Register (Offset = 38h) [Reset = 0000000h]

SDDATFIFO3 is shown in [Figure 24-55](#) and described in [Table 24-51](#).

Return to the [Summary Table](#).

Filter Data FIFO Output(32b) for Ch3

**Figure 24-55. SDDATFIFO3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA32HI																DATA16															
R-0h																R-0h															

**Table 24-51. SDDATFIFO3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA32HI	R	0h	Hi-order 16b in 32b mode, 16-bit Data in 16b mode Reset type: SYSRSn
15-0	DATA16	R	0h	Lo-order 16b in 32b mode Reset type: SYSRSn



#### 24.12.2.42 SDCDATA3 Register (Offset = 3Ah) [Reset = 0000h]

SDCDATA3 is shown in [Figure 24-56](#) and described in [Table 24-52](#).

Return to the [Summary Table](#).

Comparator Filter Data Register (16b) for Ch3

**Figure 24-56. SDCDATA3 Register**

15	14	13	12	11	10	9	8
DATA16							
R-0h							
7	6	5	4	3	2	1	0
DATA16							
R-0h							

**Table 24-52. SDCDATA3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DATA16	R	0h	Comparator Data output - 16b only Reset type: SYSRSn

### 24.12.2.43 SDFLT3CMPH2 Register (Offset = 3Bh) [Reset = 7FFFh]

SDFLT3CMPH2 is shown in [Figure 24-57](#) and described in [Table 24-53](#).

Return to the [Summary Table](#).

Second high level threshold for CH3

**Figure 24-57. SDFLT3CMPH2 Register**

15	14	13	12	11	10	9	8
RESERVED	HLT2						
R-0-0h		R/W-7FFFh					
7	6	5	4	3	2	1	0
HLT2							
R/W-7FFFh							

**Table 24-53. SDFLT3CMPH2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLT2	R/W	7FFFh	Second Unsigned high-level threshold for the comparator filter output. Reset type: SYSRSn

#### 24.12.2.44 SDFLT3CMPHZ Register (Offset = 3Ch) [Reset = 0000h]

SDFLT3CMPHZ is shown in [Figure 24-58](#) and described in [Table 24-54](#).

Return to the [Summary Table](#).

High-level (Z) Threshold Register for Ch3

**Figure 24-58. SDFLT3CMPHZ Register**

15	14	13	12	11	10	9	8
RESERVED				HLTZ			
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
HLTZ							
R/W-0h							

**Table 24-54. SDFLT3CMPHZ Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLTZ	R/W	0h	Unsigned High-level threshold (Z) for the comparator filter output. Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt. Reset type: SYSRSn

### 24.12.2.45 SDFIFOCTL3 Register (Offset = 3Dh) [Reset = 0000h]

SDFIFOCTL3 is shown in [Figure 24-59](#) and described in [Table 24-55](#).

Return to the [Summary Table](#).

FIFO Control Register for Ch3

**Figure 24-59. SDFIFOCTL3 Register**

15		14		13		12		11		10		9		8	
OVFIEN		DRINTSEL		FFEN		FFIEN		RESERVED		SDFFST					
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R-0-0h		R-0h					
7		6		5		4		3		2		1		0	
SDFFST				RESERVED		SDFFIL									
R-0h				R-0-0h		R/W-0h									

**Table 24-55. SDFIFOCTL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OVFIEN	R/W	0h	SDFIFO Overflow interrupt enable 0: SDFIFO Overflow condition will not generate an interrupt 1: SDFIFO overflow condition generates an interrupt on SDy_ERR Reset type: SYSRSn
14	DRINTSEL	R/W	0h	Data-Ready Interrupt (DRINT) source select 0 = AF3 (Select non-FIFO data-ready interrupt) 1 = SDFFINT3 (Select FIFO data-ready interrupt) Reset type: SYSRSn
13	FFEN	R/W	0h	SDFIFO Enable 0: Disable FIFO operation 1: Enable FIFO operation Note: When FIFO is disabled, FIFO contents are cleared Reset type: SYSRSn
12	FFIEN	R/W	0h	SDFIFO data ready Interrupt Enable Reset type: SYSRSn
11	RESERVED	R-0	0h	Reserved
10-6	SDFFST	R	0h	SDFIFO Status 00000 FIFO empty 00001 FIFO has 1 word ..... 10000 FIFO has 16 words Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4-0	SDFFIL	R/W	0h	SDFIFO interrupt level bits The FIFO will generate an interrupt when the FIFO status (SDFFST) >= FIFO level (SDFFIL ) Reset type: SYSRSn

### 24.12.2.46 SDSYNC3 Register (Offset = 3Eh) [Reset = 043Fh]

SDSYNC3 is shown in [Figure 24-60](#) and described in [Table 24-56](#).

Return to the [Summary Table](#).

SD Filter Sync control for Ch3

**Figure 24-60. SDSYNC3 Register**

15	14	13	12	11	10	9	8
RESERVED					WTSCLREN	FFSYNCLREN	WTSYNCLR
R-0-0h					R/W-1h	R/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
WTSYNFLG	WTSYNCEN	SYNCSEL					
R-0h	R/W-0h	R/W-3Fh					

**Table 24-56. SDSYNC3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	WTSCLREN	R/W	1h	WTSYNFLG Clear-on-FIFOINT Enable 0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit) 1: WTSYNFLG is cleared automatically on SDFFINTE Reset type: SYSRSn
9	FFSYNCLREN	R/W	0h	FIFO Clear-on-SDSYNC Enable 0: SDFIFO is not automatically cleared upon receiving SDSYNC 1: SDFIFO is automatically cleared upon receiving SDSYNC Reset type: SYSRSn
8	WTSYNCLR	R-0/W	0h	Wait-for-Sync Flag Clear (always reads 0) 0: Write of 0 has no affect 1: Write of 1 clears WTSYNFLG Reset type: SYSRSn
7	WTSYNFLG	R	0h	Wait-for-Sync Flag 0: SDSYNC event has not occurred 1: SDSYNC event occurred. Reset type: SYSRSn
6	WTSYNCEN	R/W	0h	Wait-for-Sync Enable 0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event 1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs Reset type: SYSRSn
5-0	SYNCSEL	R/W	3Fh	Defines source for the SDSYNC Input on this channel Refer SDSYNCx.SYNCSEL table Reset type: SYSRSn

### 24.12.2.47 SDFLT3CMPL2 Register (Offset = 3Fh) [Reset = 0000h]

SDFLT3CMPL2 is shown in [Figure 24-61](#) and described in [Table 24-57](#).

Return to the [Summary Table](#).

Second low level threshold for CH3

**Figure 24-61. SDFLT3CMPL2 Register**

15	14	13	12	11	10	9	8
RESERVED	LLT2						
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
LLT2							
R/W-0h							

**Table 24-57. SDFLT3CMPL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	LLT2	R/W	0h	Second Unsigned low-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.48 SDCTLPARM4 Register (Offset = 40h) [Reset = 0000h]

SDCTLPARM4 is shown in [Figure 24-62](#) and described in [Table 24-58](#).

Return to the [Summary Table](#).

Control Parameter Register for Ch4

**Figure 24-62. SDCTLPARM4 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	SDDATASYNC	RESERVED	SDCLKSYNC	SDCLKSEL	RESERVED	MOD	
R-0-0h	R/W-0h	R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

**Table 24-58. SDCTLPARM4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	RESERVED	R-0	0h	Reserved
6	SDDATASYNC	R/W	0h	0: SD Data is not passed through a synchronizer. 1: SD Data is passed through a synchronizer. Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4	SDCLKSYNC	R/W	0h	0: SD Clock is not passed through a synchronizer. 1: SD Clock is passed through a synchronizer. Reset type: SYSRSn
3	SDCLKSEL	R/W	0h	SD4 Clock source select. 0: Clock source to SDFM filter is its channel clock. 1: Clock source to SDFM filter is SD1 filter clock. Reset type: SYSRSn
2	RESERVED	R/W	0h	Reserved
1-0	MOD	R/W	0h	Modulator clock modes 0: Mode 0: Modulator clock running at 1x data rate 1: Reserved 2: Reserved 3: Reserved Reset type: SYSRSn

### 24.12.2.49 SDDFPARM4 Register (Offset = 41h) [Reset = 0000h]

SDDFPARM4 is shown in [Figure 24-63](#) and described in [Table 24-59](#).

Return to the [Summary Table](#).

Data Filter Parameter Register for Ch4

**Figure 24-63. SDDFPARM4 Register**

15	14	13	12	11	10	9	8
RESERVED			SDSYNCEN	SST		AE	FEN
R-0h			R/W-0h	R/W-0h		R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DOSR							
R/W-0h							

**Table 24-59. SDDFPARM4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	SDSYNCEN	R/W	0h	PWM synchronization (SDSYNC) of data filter 0: PWM synchronization of data filter is disabled 1: PWM synchronization of data filter is enabled Note: SDSYNcx.SYNCSEL bits define which PWM signal is used to synchronize PWMs Reset type: SYSRSn
11-10	SST	R/W	0h	Data filter structure 00: Data filter runs with a Sincfast structure 01: Data filter runs with a Sinc1 structure 10: Data filter runs with a Sinc2 structure 11: Data filter runs with a Sinc3 structure Reset type: SYSRSn
9	AE	R/W	0h	Data filter Acknowledge Enable 0: Acknowledge flag is disabled for the particular filter 1: Acknowledge flag is enabled for the particular filter Reset type: SYSRSn
8	FEN	R/W	0h	Filter Enable 0: The data filter is disabled and no data is produced 1: The data filter is enabled and data are produced in the data filter Note: When filter is disabled, DOSR counter held in reset, filter data erased. Also resets FIFO pointers and clears the FIFO Reset type: SYSRSn
7-0	DOSR	R/W	0h	Data filter Oversampling ratio The actual oversampling ratio of data filter is DOSR + 1 These bits set the oversampling ratio of the data filter. 0x0FF represents an oversampling ratio of 256. Reset type: SYSRSn



### 24.12.2.50 SDDPARM4 Register (Offset = 42h) [Reset = 0000h]

SDDPARM4 is shown in [Figure 24-64](#) and described in [Table 24-60](#).

Return to the [Summary Table](#).

Data Parameter Register for Ch4

**Figure 24-64. SDDPARM4 Register**

15	14	13	12	11	10	9	8
SH				DR		RESERVED	
R/W-0h				R/W-0h		R-0-0h	
7	6	5	4	3	2	1	0
RESERVED							
R-0-0h							

**Table 24-60. SDDPARM4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	SH	R/W	0h	Shift Control These bits indicate by how many bits the 16-bit window is shifted up when 16-bit data representation is chosen. Reset type: SYSRSn
10	DR	R/W	0h	Data filter Data representation 0: Data stored in 16b 2's complement 1: Data stored in 32b 2's complement Reset type: SYSRSn
9-0	RESERVED	R-0	0h	Reserved

### 24.12.2.51 SDFLT4CMPH1 Register (Offset = 43h) [Reset = 7FFFh]

SDFLT4CMPH1 is shown in [Figure 24-65](#) and described in [Table 24-61](#).

Return to the [Summary Table](#).

High-level Threshold Register for Ch4

**Figure 24-65. SDFLT4CMPH1 Register**

15	14	13	12	11	10	9	8
RESERVED		HLT					
R-0-0h		R/W-7FFFh					
7	6	5	4	3	2	1	0
HLT							
R/W-7FFFh							

**Table 24-61. SDFLT4CMPH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLT	R/W	7FFFh	Unsigned high-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.52 SDFLT4CMPL1 Register (Offset = 44h) [Reset = 0000h]

SDFLT4CMPL1 is shown in [Figure 24-66](#) and described in [Table 24-62](#).

Return to the [Summary Table](#).

Low-level Threshold Register for Ch4

**Figure 24-66. SDFLT4CMPL1 Register**

15	14	13	12	11	10	9	8
RESERVED	LLT						
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
LLT							
R/W-0h							

**Table 24-62. SDFLT4CMPL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	LLT	R/W	0h	Unsigned low-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.53 SDCPARAM4 Register (Offset = 45h) [Reset = 2000h]

SDCPARM4 is shown in [Figure 24-67](#) and described in [Table 24-63](#).

Return to the [Summary Table](#).

Comparator Filter Parameter Register for Ch4

**Figure 24-67. SDCPARAM4 Register**

15	14	13	12	11	10	9	8	
CEVT2SEL		CEN	CEVT1SEL		HZEN	MFIE	CS1_CS0	
R/W-0h		R/W-1h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
CS1_CS0	EN_CEVT2	EN_CEVT1	COSR					
R/W-0h	R/W-0h	R/W-0h	R/W-0h					

**Table 24-63. SDCPARAM4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	CEVT2SEL	R/W	0h	Comparator Event2 Select 00: COMPL1 01: COMPL1 OR COMPH1 10: COMPL2 11: COMPL2 OR COMPH2 Reset type: SYSRSn
13	CEN	R/W	1h	Comparator Filter enable 0: Disable comparator filter 1: Enable comparator filter Reset type: SYSRSn
12-11	CEVT1SEL	R/W	0h	Comparator Event1 Select 00: COMPH1 01: COMPL1 OR COMPH1 10: COMPH2 11: COMPL2 OR COMPH2 Reset type: SYSRSn
10	HZEN	R/W	0h	High level (Z) Threshold crossing output enable 0: Disable Higher level Threshold (Z) crossing 1: Enable Higher level Threshold (Z) crossing Reset type: SYSRSn
9	MFIE	R/W	0h	Modulator Failure Interrupt Enable 0: Disable modulator failure interrupt and its flag 1: Enable modulator failure interrupt and its flag Reset type: SYSRSn
8-7	CS1_CS0	R/W	0h	Comparator filter structure 00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc1 structure 10: Comparator filter runs with a Sinc2 structure 11: Comparator filter runs with a Sinc3 structure Reset type: SYSRSn
6	EN_CEVT2	R/W	0h	CEVT2 interrupt enable 0: Disable CEVT2 interrupt 1: Enable CEVT2 interrupt Reset type: SYSRSn
5	EN_CEVT1	R/W	0h	CEVT1 interrupt enable 0: Disable CEVT1 interrupt 1: Enable CEVT1 interrupt Reset type: SYSRSn

**Table 24-63. SDCPARAM4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	COSR	R/W	0h	Comparator Oversampling ratio. The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0x1F represents an oversampling ratio of 32 Reset type: SYSRSn

#### 24.12.2.54 SDDATA4 Register (Offset = 46h) [Reset = 0000000h]

SDDATA4 is shown in [Figure 24-68](#) and described in [Table 24-64](#).

Return to the [Summary Table](#).

Data Filter Data Register (16 or 32bit) for Ch4

**Figure 24-68. SDDATA4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA32HI																DATA16															
R-0h																R-0h															

**Table 24-64. SDDATA4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA32HI	R	0h	Hi-order 16b in 32b mode, 16-bit Data in 16b mode Reset type: SYSRSn
15-0	DATA16	R	0h	Lo-order 16b in 32b mode Reset type: SYSRSn

### 24.12.2.55 SDDATFIFO4 Register (Offset = 48h) [Reset = 0000000h]

SDDATFIFO4 is shown in [Figure 24-69](#) and described in [Table 24-65](#).

Return to the [Summary Table](#).

Filter Data FIFO Output(32b) for Ch4

**Figure 24-69. SDDATFIFO4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA32HI																DATA16															
R-0h																R-0h															

**Table 24-65. SDDATFIFO4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA32HI	R	0h	Hi-order 16b in 32b mode, 16-bit Data in 16b mode Reset type: SYSRSn
15-0	DATA16	R	0h	Lo-order 16b in 32b mode Reset type: SYSRSn

### 24.12.2.56 SDCDATA4 Register (Offset = 4Ah) [Reset = 0000h]

SDCDATA4 is shown in [Figure 24-70](#) and described in [Table 24-66](#).

Return to the [Summary Table](#).

Comparator Filter Data Register (16b) for Ch4

**Figure 24-70. SDCDATA4 Register**

15	14	13	12	11	10	9	8
DATA16							
R-0h							
7	6	5	4	3	2	1	0
DATA16							
R-0h							

**Table 24-66. SDCDATA4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	DATA16	R	0h	Comparator Data output - 16b only Reset type: SYSRSn



### 24.12.2.57 SDFLT4CMPH2 Register (Offset = 4Bh) [Reset = 7FFFh]

SDFLT4CMPH2 is shown in [Figure 24-71](#) and described in [Table 24-67](#).

Return to the [Summary Table](#).

Second high level threshold for CH4

**Figure 24-71. SDFLT4CMPH2 Register**

15	14	13	12	11	10	9	8
RESERVED		HLT2					
R-0-0h		R/W-7FFFh					
7	6	5	4	3	2	1	0
HLT2							
R/W-7FFFh							

**Table 24-67. SDFLT4CMPH2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLT2	R/W	7FFFh	Second Unsigned high-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.58 SDFLT4CMPHZ Register (Offset = 4Ch) [Reset = 0000h]

SDFLT4CMPHZ is shown in [Figure 24-72](#) and described in [Table 24-68](#).

Return to the [Summary Table](#).

High-level (Z) Threshold Register for Ch4

**Figure 24-72. SDFLT4CMPHZ Register**

15	14	13	12	11	10	9	8
RESERVED	HLTZ						
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
HLTZ							
R/W-0h							

**Table 24-68. SDFLT4CMPHZ Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	HLTZ	R/W	0h	Unsigned High-level threshold (Z) for the comparator filter output. Primarily intended for detecting 'zero'-crossing events. Unlike the primary comparator SDCMPHx, it does not have the ability to generate an interrupt. Reset type: SYSRSn

### 24.12.2.59 SDFIFOCTL4 Register (Offset = 4Dh) [Reset = 0000h]

SDFIFOCTL4 is shown in [Figure 24-73](#) and described in [Table 24-69](#).

Return to the [Summary Table](#).

FIFO Control Register for Ch4

**Figure 24-73. SDFIFOCTL4 Register**

15		14		13		12		11		10		9		8	
OVFIEN		DRINTSEL		FFEN		FFIEN		RESERVED		SDFFST					
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R-0-0h		R-0h					
7		6		5		4		3		2		1		0	
SDFFST				RESERVED		SDFFIL									
R-0h				R-0-0h		R/W-0h									

**Table 24-69. SDFIFOCTL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OVFIEN	R/W	0h	SDFIFO Overflow interrupt enable 0: SDFIFO Overflow condition will not generate an interrupt 1: SDFIFO overflow condition generates an interrupt on SDy_ERR Reset type: SYSRSn
14	DRINTSEL	R/W	0h	Data-Ready Interrupt (DRINT) source select 0 = AF4 (Select non-FIFO data-ready interrupt) 1 = SDFINT4 (Select FIFO data-ready interrupt) Reset type: SYSRSn
13	FFEN	R/W	0h	SDFIFO Enable 0: Disable FIFO operation 1: Enable FIFO operation Note: When FIFO is disabled, FIFO contents are cleared Reset type: SYSRSn
12	FFIEN	R/W	0h	SDFIFO data ready Interrupt Enable Reset type: SYSRSn
11	RESERVED	R-0	0h	Reserved
10-6	SDFFST	R	0h	SDFIFO Status 00000 FIFO empty 00001 FIFO has 1 word ..... 10000 FIFO has 16 words Reset type: SYSRSn
5	RESERVED	R-0	0h	Reserved
4-0	SDFFIL	R/W	0h	SDFIFO interrupt level bits The FIFO will generate an interrupt when the FIFO status (SDFFST) >= FIFO level (SDFFIL ) Reset type: SYSRSn

### 24.12.2.60 SDSYNC4 Register (Offset = 4Eh) [Reset = 043Fh]

SDSYNC4 is shown in [Figure 24-74](#) and described in [Table 24-70](#).

Return to the [Summary Table](#).

SD Filter Sync control for Ch4

**Figure 24-74. SDSYNC4 Register**

15	14	13	12	11	10	9	8
RESERVED					WTSCLREN	FFSYNCLREN	WTSYNCLR
R-0-0h					R/W-1h	R/W-0h	R-0/W-0h
7	6	5	4	3	2	1	0
WTSYNFLG	WTSYNCEN	SYNCSEL					
R-0h	R/W-0h	R/W-3Fh					

**Table 24-70. SDSYNC4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R-0	0h	Reserved
10	WTSCLREN	R/W	1h	WTSYNFLG Clear-on-FIFOINT Enable 0: WTSYNFLG can only be cleared manually (using WTSYNCLR bit) 1: WTSYNFLG is cleared automatically on SDFFINIT Reset type: SYSRSn
9	FFSYNCLREN	R/W	0h	FIFO Clear-on-SDSYNC Enable 0: SDFIFO is not automatically cleared upon receiving SDSYNC 1: SDFIFO is automatically cleared upon receiving SDSYNC Reset type: SYSRSn
8	WTSYNCLR	R-0/W	0h	Wait-for-Sync Flag Clear (always reads 0) 0: Write of 0 has no affect 1: Write of 1 clears WTSYNFLG Reset type: SYSRSn
7	WTSYNFLG	R	0h	Wait-for-Sync Flag 0: SDSYNC event has not occurred 1: SDSYNC event occurred. Reset type: SYSRSn
6	WTSYNCEN	R/W	0h	Wait-for-Sync Enable 0: Incoming Data written to SDFIFO on every Data-Ready (DR) Event 1: Incoming Data written to SDFIFO on DR event only after SDSYNC event occurs Reset type: SYSRSn
5-0	SYNCSEL	R/W	3Fh	Defines source for the SDSYNC Input on this channel Refer SDSYNcx.SYNCSEL table Reset type: SYSRSn

### 24.12.2.61 SDFLT4CMPL2 Register (Offset = 4Fh) [Reset = 0000h]

SDFLT4CMPL2 is shown in [Figure 24-75](#) and described in [Table 24-71](#).

Return to the [Summary Table](#).

Second low level threshold for CH4

**Figure 24-75. SDFLT4CMPL2 Register**

15	14	13	12	11	10	9	8
RESERVED				LLT2			
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
LLT2							
R/W-0h							

**Table 24-71. SDFLT4CMPL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R-0	0h	Reserved
14-0	LLT2	R/W	0h	Second Unsigned low-level threshold for the comparator filter output. Reset type: SYSRSn

### 24.12.2.62 SDCOMP1CTL Register (Offset = 60h) [Reset = 0000h]

SDCOMP1CTL is shown in [Figure 24-76](#) and described in [Table 24-72](#).

Return to the [Summary Table](#).

SD Comparator event filter1 Control Register

**Figure 24-76. SDCOMP1CTL Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED		CEVT2DIGFILTSEL		RESERVED	RESERVED
R-0h	R-0h	R-0h		R/W-0h		R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED		CEVT1DIGFILTSEL		RESERVED	RESERVED
R-0h	R-0h	R-0h		R/W-0h		R-0h	R-0h

**Table 24-72. SDCOMP1CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13-12	RESERVED	R	0h	Reserved
11-10	CEVT2DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT2 output drives COMPLOUT 1 Reserved 2 Output of digital filter drives COMPLOUT 3 Reserved Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5-4	RESERVED	R	0h	Reserved
3-2	CEVT1DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT1 output drives COMPHOUT 1 Reserved 2 Output of digital filter drives COMPHOUT 3 Reserved Reset type: SYSRSn
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 24.12.2.63 SDCOMP1EVT2FLTCTL Register (Offset = 61h) [Reset = 0000h]

SDCOMP1EVT2FLTCTL is shown in [Figure 24-77](#) and described in [Table 24-73](#).

Return to the [Summary Table](#).

COMPL/CEVT2 Digital filter1 Control Register

**Figure 24-77. SDCOMP1EVT2FLTCTL Register**

15	14	13	12	11	10	9	8
FILINIT	RESERVED	THRESH				SAMPWIN	
R-0/W1S-0h	R-0h	R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED			
R/W-0h				R-0h			

**Table 24-73. SDCOMP1EVT2FLTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14	RESERVED	R	0h	Reserved
13-9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Reset type: SYSRSn
8-4	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 24.12.2.64 SDCOMP1EVT2FLTCLKCTL Register (Offset = 62h) [Reset = 0000h]

SDCOMP1EVT2FLTCLKCTL is shown in [Figure 24-78](#) and described in [Table 24-74](#).

Return to the [Summary Table](#).

COMPL/CEVT2 Digital filter1 Clock Control Register

**Figure 24-78. SDCOMP1EVT2FLTCLKCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CLKPRESCALE	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 24-74. SDCOMP1EVT2FLTCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples. Reset type: SYSRSn



### 24.12.2.65 SDCOMP1EVT1FLTCTL Register (Offset = 63h) [Reset = 0000h]

SDCOMP1EVT1FLTCTL is shown in [Figure 24-79](#) and described in [Table 24-75](#).

Return to the [Summary Table](#).

COMPH/CEVT1 Digital filter1 Control Register

**Figure 24-79. SDCOMP1EVT1FLTCTL Register**

15	14	13	12	11	10	9	8
FILINIT	RESERVED	THRESH				SAMPWIN	
R-0/W1S-0h	R-0h	R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED			
R/W-0h				R-0h			

**Table 24-75. SDCOMP1EVT1FLTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14	RESERVED	R	0h	Reserved
13-9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Reset type: SYSRSn
8-4	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 24.12.2.66 SDCOMP1EVT1FLTCLKCTL Register (Offset = 64h) [Reset = 0000h]

SDCOMP1EVT1FLTCLKCTL is shown in [Figure 24-80](#) and described in [Table 24-76](#).

Return to the [Summary Table](#).

COMP1/CEVT1 Digital filter1 Clock Control Register

**Figure 24-80. SDCOMP1EVT1FLTCLKCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CLKPRESCALE	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 24-76. SDCOMP1EVT1FLTCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples. Reset type: SYSRSn

### 24.12.2.67 SDCOMP1LOCK Register (Offset = 67h) [Reset = 0000h]

SDCOMP1LOCK is shown in [Figure 24-81](#) and described in [Table 24-77](#).

Return to the [Summary Table](#).

SD compartor event filter1 Lock Register

**Figure 24-81. SDCOMP1LOCK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	COMP	RESERVED	RESERVED	SDCOMP1CTL
R-0h			R-0h	R/WOnce-0h	R-0h	R-0h	R/WOnce-0h

**Table 24-77. SDCOMP1LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	COMP	R/WOnce	0h	Lock write-access to the SDCOMP1EVT1/2FLTCTL and COMP1FILCLKCTL registers. 0 SDCOMP1EVT1/2FLTCTL and SDCOMP1EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect. 1 SDCOMP1EVT1/2FLTCTL and SDCOMP1EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	SDCOMP1CTL	R/WOnce	0h	Lock write-access to the SDCOMP1CTL register. 0 SDCOMP1CTL register is not locked. Write 0 to this bit has no effect. 1 SDCOMP1CTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn

### 24.12.2.68 SDCOMP2CTL Register (Offset = 68h) [Reset = 0000h]

SDCOMP2CTL is shown in [Figure 24-82](#) and described in [Table 24-78](#).

Return to the [Summary Table](#).

SD Comparator event filter2 Control Register

**Figure 24-82. SDCOMP2CTL Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	CEVT2DIGFILTSEL	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R/W-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	CEVT1DIGFILTSEL	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R/W-0h	R-0h	R-0h	R-0h

**Table 24-78. SDCOMP2CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13-12	RESERVED	R	0h	Reserved
11-10	CEVT2DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT2 output drives COMPLOUT 1 Reserved 2 Output of digital filter drives COMPLOUT 3 Reserved Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5-4	RESERVED	R	0h	Reserved
3-2	CEVT1DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT1 output drives COMPHOUT 1 Reserved 2 Output of digital filter drives COMPHOUT 3 Reserved Reset type: SYSRSn
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 24.12.2.69 SDCOMP2EVT2FLTCTL Register (Offset = 69h) [Reset = 0000h]

SDCOMP2EVT2FLTCTL is shown in [Figure 24-83](#) and described in [Table 24-79](#).

Return to the [Summary Table](#).

COMPL/CEVT2 Digital filter2 Control Register

**Figure 24-83. SDCOMP2EVT2FLTCTL Register**

15	14	13	12	11	10	9	8
FILINIT	RESERVED	THRESH				SAMPWIN	
R-0/W1S-0h	R-0h	R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED			
R/W-0h				R-0h			

**Table 24-79. SDCOMP2EVT2FLTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14	RESERVED	R	0h	Reserved
13-9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Reset type: SYSRSn
8-4	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 24.12.2.70 SDCOMP2EVT2FLTCLKCTL Register (Offset = 6Ah) [Reset = 0000h]

SDCOMP2EVT2FLTCLKCTL is shown in [Figure 24-84](#) and described in [Table 24-80](#).

Return to the [Summary Table](#).

COMPL/CEVT2 Digital filter2 Clock Control Register

**Figure 24-84. SDCOMP2EVT2FLTCLKCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CLKPRESCALE	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 24-80. SDCOMP2EVT2FLTCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples. Reset type: SYSRSn

### 24.12.2.71 SDCOMP2EVT1FLTCTL Register (Offset = 6Bh) [Reset = 0000h]

SDCOMP2EVT1FLTCTL is shown in [Figure 24-85](#) and described in [Table 24-81](#).

Return to the [Summary Table](#).

COMP2/CEVT1 Digital filter2 Control Register

**Figure 24-85. SDCOMP2EVT1FLTCTL Register**

15	14	13	12	11	10	9	8
FILINIT	RESERVED	THRESH				SAMPWIN	
R-0/W1S-0h	R-0h	R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED			
R/W-0h				R-0h			

**Table 24-81. SDCOMP2EVT1FLTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14	RESERVED	R	0h	Reserved
13-9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Reset type: SYSRSn
8-4	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 24.12.2.72 SDCOMP2EVT1FLTCLKCTL Register (Offset = 6Ch) [Reset = 0000h]

SDCOMP2EVT1FLTCLKCTL is shown in [Figure 24-86](#) and described in [Table 24-82](#).

Return to the [Summary Table](#).

COMPH/CEVT1 Digital filter2 Clock Control Register

**Figure 24-86. SDCOMP2EVT1FLTCLKCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CLKPRESCALE	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 24-82. SDCOMP2EVT1FLTCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples. Reset type: SYSRSn



### 24.12.2.73 SDCOMP2LOCK Register (Offset = 6Fh) [Reset = 0000h]

SDCOMP2LOCK is shown in [Figure 24-87](#) and described in [Table 24-83](#).

Return to the [Summary Table](#).

SD compartor event filter2 Lock Register

**Figure 24-87. SDCOMP2LOCK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		COMP	RESERVED	RESERVED	SDCOMP2CTL
R-0h		R-0h		R/WOnce-0h	R-0h	R-0h	R/WOnce-0h

**Table 24-83. SDCOMP2LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	COMP	R/WOnce	0h	Lock write-access to the SDCOMP2EVT1/2FLTCTL and COMP2FILCLKCTL registers. 0 SDCOMP2EVT1/2FLTCTL and SDCOMP2EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect. 1 SDCOMP2EVT1/2FLTCTL and SDCOMP2EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	SDCOMP2CTL	R/WOnce	0h	Lock write-access to the SDCOMP2CTL register. 0 SDCOMP2CTL register is not locked. Write 0 to this bit has no effect. 1 SDCOMP2CTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn

### 24.12.2.74 SDCOMP3CTL Register (Offset = 70h) [Reset = 0000h]

SDCOMP3CTL is shown in [Figure 24-88](#) and described in [Table 24-84](#).

Return to the [Summary Table](#).

SD Comparator event filter3 Control Register

**Figure 24-88. SDCOMP3CTL Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	CEVT2DIGFILTSEL	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R/W-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	CEVT1DIGFILTSEL	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R/W-0h	R-0h	R-0h	R-0h

**Table 24-84. SDCOMP3CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13-12	RESERVED	R	0h	Reserved
11-10	CEVT2DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT2 output drives COMPLOUT 1 Reserved 2 Output of digital filter drives COMPLOUT 3 Reserved Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5-4	RESERVED	R	0h	Reserved
3-2	CEVT1DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT1 output drives COMPHOUT 1 Reserved 2 Output of digital filter drives COMPHOUT 3 Reserved Reset type: SYSRSn
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 24.12.2.75 SDCOMP3EVT2FLTCTL Register (Offset = 71h) [Reset = 0000h]

SDCOMP3EVT2FLTCTL is shown in [Figure 24-89](#) and described in [Table 24-85](#).

Return to the [Summary Table](#).

COMPL/CEVT2 Digital filter3 Control Register

**Figure 24-89. SDCOMP3EVT2FLTCTL Register**

15	14	13	12	11	10	9	8
FILINIT	RESERVED	THRESH				SAMPWIN	
R-0/W1S-0h	R-0h	R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED			
R/W-0h				R-0h			

**Table 24-85. SDCOMP3EVT2FLTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14	RESERVED	R	0h	Reserved
13-9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Reset type: SYSRSn
8-4	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 24.12.2.76 SDCOMP3EVT2FLTCLKCTL Register (Offset = 72h) [Reset = 0000h]

SDCOMP3EVT2FLTCLKCTL is shown in [Figure 24-90](#) and described in [Table 24-86](#).

Return to the [Summary Table](#).

COMPL/CEVT2 Digital filter3 Clock Control Register

**Figure 24-90. SDCOMP3EVT2FLTCLKCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CLKPRESCALE	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 24-86. SDCOMP3EVT2FLTCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples. Reset type: SYSRSn

### 24.12.2.77 SDCOMP3EVT1FLTCTL Register (Offset = 73h) [Reset = 0000h]

SDCOMP3EVT1FLTCTL is shown in [Figure 24-91](#) and described in [Table 24-87](#).

Return to the [Summary Table](#).

COMP3/CEVT1 Digital filter3 Control Register

**Figure 24-91. SDCOMP3EVT1FLTCTL Register**

15	14	13	12	11	10	9	8
FILINIT	RESERVED	THRESH				SAMPWIN	
R-0/W1S-0h	R-0h	R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED			
R/W-0h				R-0h			

**Table 24-87. SDCOMP3EVT1FLTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14	RESERVED	R	0h	Reserved
13-9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Reset type: SYSRSn
8-4	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 24.12.2.78 SDCOMP3EVT1FLTCLKCTL Register (Offset = 74h) [Reset = 0000h]

SDCOMP3EVT1FLTCLKCTL is shown in [Figure 24-92](#) and described in [Table 24-88](#).

Return to the [Summary Table](#).

COMP3/CEVT1 Digital filter3 Clock Control Register

**Figure 24-92. SDCOMP3EVT1FLTCLKCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CLKPRESCALE	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 24-88. SDCOMP3EVT1FLTCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples. Reset type: SYSRSn

### 24.12.2.79 SDCOMP3LOCK Register (Offset = 77h) [Reset = 0000h]

SDCOMP3LOCK is shown in [Figure 24-93](#) and described in [Table 24-89](#).

Return to the [Summary Table](#).

SD compartor event filter3 Lock Register

**Figure 24-93. SDCOMP3LOCK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		RESERVED		COMP	RESERVED	RESERVED	SDCOMP3CTL
R-0h		R-0h		R/WOnce-0h	R-0h	R-0h	R/WOnce-0h

**Table 24-89. SDCOMP3LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	COMP	R/WOnce	0h	Lock write-access to the SDCOMP3EVT1/2FLTCTL and COMP3FILCLKCTL registers. 0 SDCOMP3EVT1/2FLTCTL and SDCOMP3EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect. 1 SDCOMP3EVT1/2FLTCTL and SDCOMP3EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	SDCOMP3CTL	R/WOnce	0h	Lock write-access to the SDCOMP3CTL register. 0 SDCOMP3CTL register is not locked. Write 0 to this bit has no effect. 1 SDCOMP3CTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn

### 24.12.2.80 SDCOMP4CTL Register (Offset = 78h) [Reset = 0000h]

SDCOMP4CTL is shown in [Figure 24-94](#) and described in [Table 24-90](#).

Return to the [Summary Table](#).

SD Comparator event filter4 Control Register

**Figure 24-94. SDCOMP4CTL Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	CEVT2DIGFILTSEL		RESERVED	RESERVED	
R-0h	R-0h	R-0h	R/W-0h		R-0h	R-0h	
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	CEVT1DIGFILTSEL		RESERVED	RESERVED	
R-0h	R-0h	R-0h	R/W-0h		R-0h	R-0h	

**Table 24-90. SDCOMP4CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13-12	RESERVED	R	0h	Reserved
11-10	CEVT2DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT2 output drives COMPLOUT 1 Reserved 2 Output of digital filter drives COMPLOUT 3 Reserved Reset type: SYSRSn
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5-4	RESERVED	R	0h	Reserved
3-2	CEVT1DIGFILTSEL	R/W	0h	High comparator COMPH source select. 0 CEVT1 output drives COMPHOUT 1 Reserved 2 Output of digital filter drives COMPHOUT 3 Reserved Reset type: SYSRSn
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved



### 24.12.2.81 SDCOMP4EVT2FLTCTL Register (Offset = 79h) [Reset = 0000h]

SDCOMP4EVT2FLTCTL is shown in [Figure 24-95](#) and described in [Table 24-91](#).

Return to the [Summary Table](#).

COMPL/CEVT2 Digital filter4 Control Register

**Figure 24-95. SDCOMP4EVT2FLTCTL Register**

15	14	13	12	11	10	9	8
FILINIT	RESERVED	THRESH				SAMPWIN	
R-0/W1S-0h	R-0h	R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED			
R/W-0h				R-0h			

**Table 24-91. SDCOMP4EVT2FLTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	Low filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14	RESERVED	R	0h	Reserved
13-9	THRESH	R/W	0h	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Reset type: SYSRSn
8-4	SAMPWIN	R/W	0h	Low filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 24.12.2.82 SDCOMP4EVT2FLTCLKCTL Register (Offset = 7Ah) [Reset = 0000h]

SDCOMP4EVT2FLTCLKCTL is shown in [Figure 24-96](#) and described in [Table 24-92](#).

Return to the [Summary Table](#).

COMPL/CEVT2 Digital filter4 Clock Control Register

**Figure 24-96. SDCOMP4EVT2FLTCLKCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CLKPRESCALE	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 24-92. SDCOMP4EVT2FLTCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	CLKPRESCALE	R/W	0h	Low filter sample clock prescale. Number of system clocks between samples. Reset type: SYSRSn

### 24.12.2.83 SDCOMP4EVT1FLTCTL Register (Offset = 7Bh) [Reset = 0000h]

SDCOMP4EVT1FLTCTL is shown in [Figure 24-97](#) and described in [Table 24-93](#).

Return to the [Summary Table](#).

COMP4/CEVT1 Digital filter4 Control Register

**Figure 24-97. SDCOMP4EVT1FLTCTL Register**

15	14	13	12	11	10	9	8
FILINIT	RESERVED	THRESH				SAMPWIN	
R-0/W1S-0h	R-0h	R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
SAMPWIN				RESERVED			
R/W-0h				R-0h			

**Table 24-93. SDCOMP4EVT1FLTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	FILINIT	R-0/W1S	0h	High filter initialization. 0 No effect 1 Initialize all samples to the filter input value Reset type: SYSRSn
14	RESERVED	R	0h	Reserved
13-9	THRESH	R/W	0h	High filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state. Reset type: SYSRSn
8-4	SAMPWIN	R/W	0h	High filter sample window size. Number of samples to monitor is SAMPWIN+1. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 24.12.2.84 SDCOMP4EVT1FLTCLKCTL Register (Offset = 7Ch) [Reset = 0000h]

SDCOMP4EVT1FLTCLKCTL is shown in [Figure 24-98](#) and described in [Table 24-94](#).

Return to the [Summary Table](#).

COMP4/CEVT1 Digital filter4 Clock Control Register

**Figure 24-98. SDCOMP4EVT1FLTCLKCTL Register**

15	14	13	12	11	10	9	8
RESERVED						CLKPRESCALE	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
CLKPRESCALE							
R/W-0h							

**Table 24-94. SDCOMP4EVT1FLTCLKCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	CLKPRESCALE	R/W	0h	High filter sample clock prescale. Number of system clocks between samples. Reset type: SYSRSn

### 24.12.2.85 SDCOMP4LOCK Register (Offset = 7Fh) [Reset = 0000h]

SDCOMP4LOCK is shown in [Figure 24-99](#) and described in [Table 24-95](#).

Return to the [Summary Table](#).

SD compartor event filter4 Lock Register

**Figure 24-99. SDCOMP4LOCK Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	COMP	RESERVED	RESERVED	SDCOMP4CTL
R-0h			R-0h	R/WOnce-0h	R-0h	R-0h	R/WOnce-0h

**Table 24-95. SDCOMP4LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	COMP	R/WOnce	0h	Lock write-access to the SDCOMP4EVT1/2FLTCTL and COMP4FILCLKCTL registers. 0 SDCOMP4EVT1/2FLTCTL and SDCOMP4EVT1/2FLTCLKCTL registers are not locked. Write 0 to this bit has no effect. 1 SDCOMP4EVT1/2FLTCTL and SDCOMP4EVT1/2FLTCLKCTL registers are locked. Only a system reset can clear this bit. Reset type: SYSRSn
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	SDCOMP4CTL	R/WOnce	0h	Lock write-access to the SDCOMP4CTL register. 0 SDCOMP4CTL register is not locked. Write 0 to this bit has no effect. 1 SDCOMP4CTL register is locked. Only a system reset can clear this bit. Reset type: SYSRSn

### 24.12.3 SDFM Registers to Driverlib Functions

**Table 24-96. SDFM Registers to Driverlib Functions**

File	Driverlib Function
<b>SDIFLG</b>	
sdm.h	SDFM_getThresholdStatus
sdm.h	SDFM_getModulatorStatus
sdm.h	SDFM_getNewFilterDataStatus
sdm.h	SDFM_getFIFOOverflowStatus
sdm.h	SDFM_getFIFOISRStatus
sdm.h	SDFM_getIsrStatus
sdm.h	SDFM_clearInterruptFlag
<b>SDIFLGCLR</b>	
sdm.h	SDFM_clearInterruptFlag
<b>SDCTL</b>	
sdm.h	SDFM_clearZeroCrossTripStatus
sdm.h	SDFM_setupModulatorClock
sdm.h	SDFM_enableMainInterrupt

**Table 24-96. SDFM Registers to Driverlib Functions (continued)**

File	Driverlib Function
sdm.h	SDFM_disableMainInterrupt
sdm.h	SDFM_selectClockSource
sdm.h	SDFM_enableSynchronizer
sdm.h	SDFM_disableSynchronizer
<b>SDMFILEN</b>	
sdm.h	SDFM_enableMainFilter
sdm.h	SDFM_disableMainFilter
<b>SDSTATUS</b>	
sdm.h	SDFM_getZeroCrossTripStatus
<b>SDCTLPARM1</b>	
sdm.h	SDFM_setupModulatorClock
sdm.h	SDFM_selectClockSource
sdm.h	SDFM_enableSynchronizer
sdm.h	SDFM_disableSynchronizer
<b>SDDFPARM1</b>	
sdm.h	SDFM_enableExternalReset
sdm.h	SDFM_disableExternalReset
sdm.h	SDFM_enableFilter
sdm.h	SDFM_disableFilter
sdm.h	SDFM_setFilterType
sdm.h	SDFM_setFilterOverSamplingRatio
sdm.h	SDFM_enableInterrupt
sdm.h	SDFM_disableInterrupt
<b>SDDPARM1</b>	
sdm.h	SDFM_setOutputDataFormat
sdm.h	SDFM_setDataShiftValue
<b>SDFLT1CMPH1</b>	
sdm.h	SDFM_setCompFilterHighThreshold
<b>SDFLT1CMPL1</b>	
sdm.h	SDFM_setCompFilterLowThreshold
<b>SDCPARM1</b>	
sdm.h	SDFM_enableComparator
sdm.h	SDFM_disableComparator
sdm.h	SDFM_selectCompEventSource
sdm.h	SDFM_enableZeroCrossEdgeDetect
sdm.h	SDFM_disableZeroCrossEdgeDetect
sdm.h	SDFM_enableInterrupt
sdm.h	SDFM_disableInterrupt
sdm.h	SDFM_setComparatorFilterType
sdm.h	SDFM_setCompFilterOverSamplingRatio
<b>SDDATA1</b>	
sdm.h	SDFM_getFilterData
<b>SDDATFIFO1</b>	
sdm.h	SDFM_getFIFOData
<b>SDCDATA1</b>	

**Table 24-96. SDFM Registers to Driverlib Functions (continued)**

File	Driverlib Function
sdfm.h	SDFM_getComparatorSincData
<b>SDFLT1CMPH2</b>	
-	
<b>SDFLT1CMPHZ</b>	
sdfm.h	SDFM_setCompFilterZeroCrossThreshold
<b>SDFIFOCTL1</b>	
sdfm.h	SDFM_enableFIFOBuffer
sdfm.h	SDFM_disableFIFOBuffer
sdfm.h	SDFM_enableInterrupt
sdfm.h	SDFM_disableInterrupt
sdfm.h	SDFM_getFIFODataCount
sdfm.h	SDFM_setFIFOInterruptLevel
sdfm.h	SDFM_setDataReadyInterruptSource
<b>SDSYNC1</b>	
sdfm.h	SDFM_getWaitForSyncStatus
sdfm.h	SDFM_clearWaitForSyncFlag
sdfm.h	SDFM_enableWaitForSync
sdfm.h	SDFM_disableWaitForSync
sdfm.h	SDFM_setPWMSyncSource
sdfm.h	SDFM_setFIFOClearOnSyncMode
sdfm.h	SDFM_setWaitForSyncClearMode
<b>SDFLT1CMPL2</b>	
-	
<b>SDCTLPARAM2</b>	
-	See SDCTLPARAM1
<b>SDDFPARM2</b>	
-	See SDDFPARM1
<b>SDDPARAM2</b>	
-	See SDDPARAM1
<b>SDFLT2CMPH1</b>	
-	
<b>SDFLT2CMPL1</b>	
-	
<b>SDCPARM2</b>	
-	See SDCPARM1
<b>SDDATA2</b>	
-	See SDDATA1
<b>SDDATFIFO2</b>	
-	
<b>SDCDATA2</b>	
-	
<b>SDFLT2CMPH2</b>	
-	
<b>SDFLT2CMPHZ</b>	
-	

**Table 24-96. SDFM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>SDFIFOCTL2</b>	
-	
<b>SDSYNC2</b>	
-	
<b>SDFLT2CMPL2</b>	
-	
<b>SDCTLPARM3</b>	
-	See SDCTLPARM1
<b>SDDFPARM3</b>	
-	See SDDFPARM1
<b>SDDPARM3</b>	
-	See SDDPARM1
<b>SDFLT3CMPH1</b>	
-	
<b>SDFLT3CMPL1</b>	
-	
<b>SDCPARM3</b>	
-	See SDCPARM1
<b>SDDATA3</b>	
-	See SDDATA1
<b>SDDATFIFO3</b>	
-	
<b>SDCDATA3</b>	
-	
<b>SDFLT3CMPH2</b>	
-	
<b>SDFLT3CMPHZ</b>	
-	
<b>SDFIFOCTL3</b>	
-	
<b>SDSYNC3</b>	
-	
<b>SDFLT3CMPL2</b>	
-	
<b>SDCTLPARM4</b>	
-	See SDCTLPARM1
<b>SDDFPARM4</b>	
-	See SDDFPARM1
<b>SDDPARM4</b>	
-	See SDDPARM1
<b>SDFLT4CMPH1</b>	
-	
<b>SDFLT4CMPL1</b>	
-	
<b>SDCPARM4</b>	



**Table 24-96. SDFM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	See SDCPARAM1
<b>SDDATA4</b>	
-	See SDDATA1
<b>SDDATFIFO4</b>	
-	
<b>SDCDATA4</b>	
-	
<b>SDFLT4CMPH2</b>	
-	
<b>SDFLT4CMPHZ</b>	
-	
<b>SDFIFOCTL4</b>	
-	
<b>SDSYNC4</b>	
-	
<b>SDFLT4CMPL2</b>	
-	
<b>SDCOMP1CTL</b>	
sdm.h	SDFM_selectCompEventHighSource
sdm.h	SDFM_selectCompEventLowSource
<b>SDCOMP1EVT2FLTCTL</b>	
sdm.c	SDFM_configCompEventLowFilter
sdm.h	SDFM_initCompEventLowFilter
<b>SDCOMP1EVT2FLTCLKCTL</b>	
sdm.c	SDFM_configCompEventLowFilter
<b>SDCOMP1EVT1FLTCTL</b>	
sdm.c	SDFM_configCompEventHighFilter
sdm.h	SDFM_initCompEventHighFilter
<b>SDCOMP1EVT1FLTCLKCTL</b>	
sdm.c	SDFM_configCompEventHighFilter
<b>SDCOMP1LOCK</b>	
sdm.h	SDFM_lockCompEventFilterConfig
<b>SDCOMP2CTL</b>	
-	
<b>SDCOMP2EVT2FLTCTL</b>	
-	
<b>SDCOMP2EVT2FLTCLKCTL</b>	
-	
<b>SDCOMP2EVT1FLTCTL</b>	
-	
<b>SDCOMP2EVT1FLTCLKCTL</b>	
-	
<b>SDCOMP2LOCK</b>	
-	
<b>SDCOMP3CTL</b>	

**Table 24-96. SDFM Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>SDCOMP3EVT2FLTCTL</b>	
-	
<b>SDCOMP3EVT2FLTCLKCTL</b>	
-	
<b>SDCOMP3EVT1FLTCTL</b>	
-	
<b>SDCOMP3EVT1FLTCLKCTL</b>	
-	
<b>SDCOMP3LOCK</b>	
-	
<b>SDCOMP4CTL</b>	
-	
<b>SDCOMP4EVT2FLTCTL</b>	
-	
<b>SDCOMP4EVT2FLTCLKCTL</b>	
-	
<b>SDCOMP4EVT1FLTCTL</b>	
-	
<b>SDCOMP4EVT1FLTCLKCTL</b>	
-	
<b>SDCOMP4LOCK</b>	
-	

## Chapter 25 Controller Area Network (CAN)



This chapter describes the Controller Area Network (CAN) module. CAN is a serial communications protocol that efficiently supports distributed real-time control with a high level of reliability. The CAN module supports bit rates up to 1 Mbit/s and is compliant with the ISO11898-1 (CAN 2.0B) protocol specification.

Further information can be found in:

- [Calculator for CAN Bit Timing Parameters Application Report](#)
- [Programming Examples and Debug Strategies for the DCAN Module Application Report](#)
- [Configurable Error Generator for Controller Area Network Application Report](#)

<b>25.1 Introduction</b> .....	4377
<b>25.2 Functional Description</b> .....	4380
<b>25.3 Operating Modes</b> .....	4382
<b>25.4 Multiple Clock Source</b> .....	4388
<b>25.5 Interrupt Functionality</b> .....	4389
<b>25.6 DMA Functionality</b> .....	4391
<b>25.7 Parity Check Mechanism</b> .....	4391
<b>25.8 Debug Mode</b> .....	4392
<b>25.9 Module Initialization</b> .....	4392
<b>25.10 Configuration of Message Objects</b> .....	4393
<b>25.11 Message Handling</b> .....	4394
<b>25.12 CAN Bit Timing</b> .....	4400
<b>25.13 Message Interface Register Sets</b> .....	4409
<b>25.14 Message RAM</b> .....	4411
<b>25.15 Software</b> .....	4416
<b>25.16 CAN Registers</b> .....	4420

## 25.1 Introduction

This device uses the CAN IP known as DCAN.

### 25.1.1 DCAN Related Collateral

#### Foundational Materials

- [Automotive CAN Overview and Training](#) (Video)
- [C2000 Academy - CAN](#)
  - Refer to the DCAN section
- [CAN Physical layer](#) (Video)
- [CAN and CAN FD Overview](#) (Video)
- [CAN and CAN FD Protocol](#) (Video)

#### Getting Started Materials

- [Programming Examples and Debug Strategies for the DCAN Module Application Report](#)

#### Expert Materials

- [Configurable Error Generator for Controller Area Network Application Report](#)

### 25.1.2 Features

The CAN module implements the following features:

- Complies with ISO11898-1 (Bosch® CAN protocol specification 2.0 A and B)
- Bit rates up to 1Mbps
- Multiple clock sources
- 32 message objects (“message objects” are also referred to as “mailboxes” in this document; the two terms are used interchangeably)
- Individual identifier mask for each message object
- Programmable FIFO mode for message objects
- Programmable loop-back modes for self-test operation
- Suspend mode for debug support
- Software module reset
- Automatic bus-on, after bus-off state by a programmable 32-bit timer
- Two interrupt lines

---

#### Note

For a CAN bit clock of 200MHz, the smallest bit rate possible is 7.8125kbps.

Depending on the timing settings used, the accuracy of the on-chip zero-pin oscillator (specified in the data sheet) may not meet the requirements of the CAN protocol. In this situation, an external clock source must be used.

---

25.1.3 Block Diagram

Figure 25-1 shows a block diagram of the CAN module. Following is a description of some of the main blocks.




Figure 25-1. CAN Block Diagram

**25.1.3.1 CAN Core**

The CAN core consists of the CAN Protocol Controller and the Rx/Tx Shift register. The CAN core handles all ISO 11898-1 protocol functions.

**25.1.3.2 Message Handler**

The message handler is a state machine that controls the data transfer between the single-port Message RAM and the CAN Core's Rx/Tx Shift register. The message handler also handles acceptance filtering and the interrupt request generation as programmed in the control registers.

**25.1.3.3 Message RAM**


The CAN message RAM enables the storage of 32 CAN messages.

**25.1.3.4 Registers and Message Object Access (IFx)**

Data consistency is provided by indirect accesses to the message objects. During normal operation, all CPU accesses to the message RAM are done through Interface registers. The IFx registers can be thought of as a "window" through which the message objects (mailboxes) are accessed.

Three Interface register sets control the CPU read and write accesses to the Message RAM, see [Figure 25-2](#). There are two Interface register sets for read/write access (IF1 and IF2) and one Interface register set for read access only (IF3). See also [Section 25.13](#). The Interface registers have the same word length as the message RAM.

In a dedicated test mode, the message RAM is memory-mapped and can be directly accessed.



**Figure 25-2. Accessing Message Objects Through IFx Registers**

## 25.2 Functional Description

The CAN module performs CAN protocol communication according to ISO 11898-1. The bit rate can be programmed to values up to 1Mbps. A CAN transceiver chip is required for the connection to the physical layer (CAN bus).

For communication on a CAN network, individual message objects can be configured. The message objects and identifier masks are stored in the Message RAM.

All functions concerning the handling of messages are implemented in the message handler. These functions are: acceptance filtering; the transfer of messages between the CAN Core and the Message RAM; and the handling of transmission requests .

The register set of the CAN can be accessed directly by the CPU through the module interface. These registers are used to control and configure the CAN core and the message handler, and to access the message RAM.

### 25.2.1 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some I/O functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pull-ups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

### 25.2.2 Address/Data Bus Bridge

The CAN module uses a special addressing scheme to support byte accesses. It is recommended to only use 32-bit accesses to the CAN registers using the *HWREG\_BP()* macro that uses the *\_\_byte\_peripheral\_32()* intrinsic. If 16-bit accesses are to be used, the lower 16-bits must be written to the register's address, and the upper 16-bits must be written to the register's address plus 2.

Because of the bus bridge, the view of the CAN module's register space through the Code Composer Studio™ (CCS) IDE memory window does not always match the actual addressing. When the view mode is 32-bit or 16-bit, even addresses are effectively duplicated; odd addresses can be ignored. When the view mode is 8-bit, even addresses from within the CAN module are duplicated into the odd addresses in the CCS memory view; odd addresses from the module are not displayed.

**Table 25-1. CAN Register Access from Software**

CAN Register Space			C28x 8-Bit		C28x 16-Bit		C28x 32-Bit	
Address	Name	Data	Access	Data	Access	Data	Address	Data
0x00	CAN_CTL	0x33221100	__byte((int *)0x00,0)	0x0000	*((short *)0x00))	0x1100	*((long *)0x00))	0x33221100
0x04	CAN_ES	0x77665544	__byte((int *)0x01,0)	0x0011	*((short *)0x01))	0x1100	*((long *)0x01))	0x33221100
0x08	CAN_ERRC	0xBBA9988	__byte((int *)0x02,0)	0x0022	*((short *)0x02))	0x3322	*((long *)0x02))	0x33221100
0x0C	CAN_BTR	0xFFEEDDCC	__byte((int *)0x03,0)	0x0033	*((short *)0x03))	0x3322	*((long *)0x03))	0x33221100
			__byte((int *)0x04,0)	0x0044	*((short *)0x04))	0x5544	*((long *)0x04))	0x77665544
			__byte((int *)0x05,0)	0x0055	*((short *)0x05))	0x5544	*((long *)0x05))	0x77665544
			__byte((int *)0x06,0)	0x0066	*((short *)0x06))	0x7766	*((long *)0x06))	0x77665544
			__byte((int *)0x07,0)	0x0077	*((short *)0x07))	0x7766	*((long *)0x07))	0x77665544
			__byte((int *)0x08,0)	0x0088	*((short *)0x08))	0x9988	*((long *)0x08))	0xBBA9988
			__byte((int *)0x09,0)	0x0099	*((short *)0x09))	0x9988	*((long *)0x09))	0xBBA9988
			__byte((int *)0x0A,0)	0x00AA	*((short *)0x0A))	0xBBAA	*((long *)0x0A))	0xBBA9988
			__byte((int *)0x0B,0)	0x00BB	*((short *)0x0B))	0xBBAA	*((long *)0x0B))	0xBBA9988
			__byte((int *)0x0C,0)	0x00CC	*((short *)0x0C))	0xDDCC	*((long *)0x0C))	0xFFEEDDCC
			__byte((int *)0x0D,0)	0x00DD	*((short *)0x0D))	0xDDCC	*((long *)0x0D))	0xFFEEDDCC
			__byte((int *)0x0E,0)	0x00EE	*((short *)0x0E))	0xFFEE	*((long *)0x0E))	0xFFEEDDCC
			__byte((int *)0x0F,0)	0x00FF	*((short *)0x0F))	0xFFEE	*((long *)0x0F))	0xFFEEDDCC

**Table 25-2. CAN Register Access from Code Composer Studio™ IDE**

CCS 8-Bit		CCS 16-Bit		CCS 32-Bit	
Address	Displayed Data	Address	Displayed Data	Address	Displayed Data
0x00	0x00	0x00	0x1100	0x00	0x11001100
0x01	0x00	0x01	0x1100	0x02	0x33223322
0x02	0x22	0x02	0x3322	0x04	0x55445544
0x03	0x22	0x03	0x3322	0x06	0x77667766
0x04	0x44	0x04	0x5544	0x08	0x99889988
0x05	0x44	0x05	0x5544	0x0A	0xBBAABBA
0x06	0x66	0x06	0x7766	0x0C	0xDDCCDDCC
0x07	0x66	0x07	0x7766	0x0E	0xFFEEFFEE
0x08	0x88	0x08	0x9988		
0x09	0x88	0x09	0x9988		
0x0A	0xAA	0x0A	0xBBAA		
0x0B	0xAA	0x0B	0xBBAA		
0x0C	0xCC	0x0C	0xDDCC		
0x0D	0xCC	0x0D	0xDDCC		
0x0E	0xEE	0x0E	0xFFEE		
0x0F	0xEE	0x0F	0xFFEE		



## 25.3 Operating Modes

### 25.3.1 Initialization

The initialization mode is entered either by software (by setting the **Init** bit in the CAN\_CTL register), by hardware reset, or by going bus-off. While the Init bit is set, the message transfer from and to the CAN bus is stopped, and the status of the CAN\_TX output is recessive (high). The CAN error counters are not updated. Setting the Init bit does not change any other configuration register.

To initialize the CAN controller, the CPU has to configure the CAN bit timing and those message objects that are used for CAN communication. Message objects that are not needed, can be deactivated with the MsgVal bits cleared.

The access to the Bit Timing Register for the configuration of the bit timing is enabled when both **Init** and CCE bits in the CAN Control register are set.

Clearing the Init bit finishes the software initialization. Afterwards, the bit stream processor (BSP) synchronizes to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (= Bus Idle) before the BSP can take part in bus activities and start the message transfer. For more details, see [Section 25.12](#).

The initialization of the message objects is independent of the Init bit; however, all message objects must be configured with particular identifiers or set to "not-valid" before the message transfer is started.

It is possible to change the configuration of message objects during normal operation by the CPU. After setup and subsequent transfer of message object from interface registers to message RAM, the acceptance filtering is applied to it when the modified message object number is same or smaller than the previously found message object. This makes sure of data consistency even when changing message objects; for example, while there is a pending CAN frame reception.

### 25.3.2 CAN Message Transfer (Normal Operation)

Once the CAN is initialized and the Init bit is reset to zero, the CAN Core synchronizes to the CAN bus and is ready for communication.

Received messages are stored into the appropriate message objects, if the messages pass acceptance filtering. The whole message (MSGID, DLC, and up to 8 data bytes) is stored into the message object. As a consequence, for example, if the identifier mask is used, the MSGID bits that are masked to "don't care" can change in the message object when a received message is stored.

The CPU can read or write each message at any time using the interface registers, as the message handler provides data consistency in case of concurrent accesses.

Messages to be transmitted can be updated by the CPU. If a permanent message object (MSGID, control bits set up during configuration, and setup for multiple CAN transfers) exists for the message, it is possible to only update the data bytes. If several transmit messages must be assigned to one message object, the whole message object has to be configured before the transmission of this message is requested.

The transmission of multiple message objects can be requested at the same time. The message objects are subsequently transmitted, according to the internal priority. Messages can be updated or set to "not valid" at any time, even if a requested transmission is still pending. However, the data bytes are discarded if a message is updated before a pending transmission has started.

Depending on the configuration of the message object, a transmission can be automatically requested by the reception of a remote frame with a matching identifier.

#### 25.3.2.1 Disabled Automatic Retransmission

According to the CAN Specification (see ISO11898, 6.3.3 Recovery Management), the CAN provides a mechanism to automatically retransmit frames that have lost arbitration or have been disturbed by errors during transmission. The frame transmission service is not confirmed to the user before the transmission is successfully completed.

By default, this automatic retransmission is enabled and can be disabled by setting the DAR bit in the CAN control register. Further details to this mode are provided in [Section 25.11.3](#).

#### 25.3.2.2 Auto-Bus-On

After the CAN has entered the bus-off state, the CPU can start a bus-off-recovery sequence by resetting the *Init* bit. If this is not done, the module stays in the bus-off state.

The CAN provides an automatic auto-bus-on feature that is enabled by the ABO bit. If set, the CAN automatically starts the bus-off-recovery sequence. The sequence can be delayed by a user-defined number of clock cycles.

---

#### Note

If the CAN module goes Bus-Off due to multiple CAN bus errors, the CAN module stops all bus activities and automatically sets the Init bit. Once the Init bit is cleared by the application (or due to the auto-bus-on feature), the device waits for 129 occurrences of Bus Idle (equal to 129 \* 11 consecutive recessive bits) before resuming normal operation. The Bus-Off recovery sequence cannot be shortened by setting or resetting the Init bit. At the end of the bus-off recovery sequence, the error counters reset. After the Init bit is reset, each time when a sequence of 11 recessive bits is monitored, a Bit0 Error code is written to the Error and Status Register. This enables the CPU to check whether the CAN bus is stuck at dominant or continuously disturbed, and to monitor the proceeding of the Bus-Off recovery sequence.

---

### 25.3.3 Test Modes

The CAN module provides several test modes that are mainly intended for self-test purposes. Figure 25-3 aids in understanding the various test modes. Figure 25-3 must be viewed as representative of the module behavior, and not as a gate-accurate implementation of the module. Figure 25-3 does not include the GPIO muxing or the I/O buffers.

For all test modes, the Test bit in the CAN control register needs to be set to 1 to enable write access to the CAN\_TEST register.




Figure 25-3. CAN\_MUX

### 25.3.3.1 Silent Mode

The silent mode can be used to analyze the traffic on the CAN bus without affecting the CAN by sending dominant bits (for example, acknowledge bit, overload flag, active error flag). The CAN is still able to receive valid data frames and valid remote frames, but the CAN does not send any dominant bits. However, the received frames are internally routed to the CAN Core.

Figure 25-4 shows the connection of signals CAN\_TX and CAN\_RX to the CAN core in silent mode. Silent mode can be activated by setting the Silent bit in test register (CAN\_TEST), to 1. In ISO 11898-1, the silent mode is called the bus monitoring mode.




Figure 25-4. CAN Core in Silent Mode

### 25.3.3.2 Loopback Mode


The loopback mode is mainly intended for hardware self-test functions. In this mode, the CAN core uses internal feedback from Tx output to Rx input. Transmitted messages are treated as received messages, and can be stored into message objects if the messages pass acceptance filtering. The actual value of the CAN\_RX input pin is disregarded by the CAN core. Transmitted messages still can be monitored at the CAN\_TX pin.

To be independent from external stimulation, the CAN core ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in loopback mode.

Figure 25-5 shows the connection of signals CAN\_TX and CAN\_RX to the CAN core in loopback mode. Loopback mode can be activated by setting the LBack bit in the CAN\_TEST register to 1.

#### Note

In loopback mode, the signal path from the CAN core to the Tx pin, and the signal path from the Tx pin back to the CAN core are disregarded. For including these into the testing, see Section 25.3.3.3.



**Figure 25-5. CAN Core in Loopback Mode**

### 25.3.3.3 External Loopback Mode

The external loopback mode is similar to the loopback mode; however, the external loopback mode includes the signal path from the CAN core to the Tx pin, and the signal path from the Tx pin back to the CAN core. When the external loopback mode is selected, the CAN core is connected to the input buffer of the Tx pin. With this configuration, the Tx pin IO circuit can be tested. External loopback mode can be activated by setting the ExL bit in Test Register to 1.

Figure 25-6 shows the connection of signals CAN\_TX and CAN\_RX to the CAN Core in external loopback mode.

**Note**

When loopback mode is active (LBack bit set), the ExL bit is ignored.




Figure 25-6. CAN Core in External Loopback Mode

### 25.3.3.4 Loopback Combined with Silent Mode

It is also possible to combine loopback mode and silent mode by setting bits LBack and Silent at the same time. The CAN hardware can be tested without affecting the CAN network. In this mode, the CAN\_RX pin is disconnected from the CAN core and no dominant bits are sent on the CAN\_TX pin.

Figure 25-7 shows the connection of the signals CAN\_TX and CAN\_RX to the CAN Core in case of the combination of loopback mode with silent mode.




Figure 25-7. CAN Core in Loopback Combined with Silent Mode

## 25.4 Multiple Clock Source

The *System Control and Interrupts* chapter and the device data sheet provide more information on how to configure the relevant clock source registers in the system module.

### Note

The CAN core has to be programmed to at least 8 clock cycles per bit time. To achieve a transfer rate of 1Mbps an oscillator frequency of 8MHz or higher has to be used.

## 25.5 Interrupt Functionality

Interrupts can be generated on two interrupt lines: CAN0INT and CAN1INT. These lines can be enabled by setting the IE0 and IE1 bits, respectively, in the CAN Control register.

The CAN provides three groups of interrupt sources: message object interrupts, status change interrupts, and error interrupts. The source of an interrupt can be determined by the interrupt identifiers Int0ID and Int1ID in the Interrupt register. When no interrupt is pending, the register holds the value zero. Each interrupt line remains active until the dedicated field in the Interrupt register (Int0ID or Int1ID) again reaches zero (this means the cause of the interrupt is reset), or until IE0 and IE1 are reset. The value 0x8000 in the Int0ID field indicates that an interrupt is pending because the CAN core has updated (not necessarily changed) the Error and Status Register (Error Interrupt or Status Interrupt). This interrupt has the highest priority. The CPU can update (reset) the status bits RxOk, TxOk, and LEC by reading the Error and Status Register, but a write access of the CPU never generates or resets an interrupt.

Values between 1 and the number of the last message object indicates that the source of the interrupt is one of the message objects. INT0ID and INT1ID point to the pending message interrupt with the highest priority. The Message Object 1 has the highest priority, the last message object has the lowest priority.

An interrupt service routine that reads the message from the interrupt source can also read the message and reset the message object's IntPnd at the same time (ClrIntPnd bit in the IF1 or IF2 Command register). When IntPnd is cleared, the Interrupt register points to the next message object with a pending interrupt.

The CAN module features a module-level interrupt enable and acknowledge mechanism. To enable the CAN0 and CAN1 interrupts, you must set the appropriate bits in the CAN\_GLB\_INT\_EN register. When handling an interrupt, the individual message or status change flag must be cleared prior to acknowledging the interrupt using CAN\_GLB\_INT\_CLR and PIEACK.

### 25.5.1 Message Object Interrupts

Message object interrupts are generated by events from the message objects. They are controlled by the flags IntPND, TxIE and RxIE which are described in [Section 25.14.1](#). Message object interrupts can be routed to the CAN0INT or CAN1INT line, which is controlled by the Interrupt Multiplexer register.

Note that writing to the IntPnd bit in the CAN\_IFnMCTL registers can force an interrupt.

### 25.5.2 Status Change Interrupts

The events RxOk, TxOk, and LEC in the Error and Status register belong to the status change interrupts. The status change interrupt group can be enabled by the SIE bit in the CAN Control Register. If SIE is set, a status change interrupt is generated at each CAN frame, independent of bus errors or valid CAN communication, and also independent of the Message RAM configuration. Status Change interrupts can only be routed to interrupt line CAN0INT which has to be enabled by setting IE0 in the CAN\_CTL Register.

### 25.5.3 Error Interrupts

The events PER, BOff and EWarn, belong to the error interrupts. The error interrupt group can be enabled by setting bit EIE. Also, error interrupts can only be routed to interrupt line CAN0INT, which has to be enabled by setting IE0 in the CAN\_CTL register.

### 25.5.4 Peripheral Interrupt Expansion (PIE) Module Nomenclature for DCAN Interrupts

[Table 25-3](#) shows the Peripheral Interrupt Expansion (PIE) module nomenclature for the interrupts.

**Table 25-3. PIE Module Nomenclature for Interrupts**

Interrupt	CANA	CANB
CANINT0	CANA_0	CANB_0
CANINT1	CANA_1	CANB_1



### 25.5.5 Interrupt Topologies

Interrupt topologies for CAN are illustrated in Figure 25-8 and Figure 25-9. Mailbox interrupts for transmit and receive operations can be routed to both CANINT0 and CANINT1. However, error and status interrupts can only be routed to CANINT0.




Figure 25-8. CAN Interrupt Topology 1




Figure 25-9. CAN Interrupt Topology 2

## 25.6 DMA Functionality

The CAN module provides three DMA trigger outputs, one for each of the three Interface Registers IF1, IF2 and IF3. These can be enabled using the DE1, DE2, and DE3 bits in the CAN\_CTL register.

The Update of IF1 and IF2 registers is initiated by a write access to the IF1 and IF2 Command registers, respectively. Once enabled, setting the DMAactive bit in the IF1CMD or IF2CMD registers cause a DMA request the next time the corresponding interface becomes available.

The IF3 registers content can be automatically updated on reception of CAN messages in message objects which are programmed for automatic IF3 update. That is, when IF3 DMA requests are enabled, all IF3 updates trigger a DMA request.

When a DCAN internal IFx update is complete, a DMA request is activated and stays active until the first access to one of the relevant IFx registers; that is, DMA requests are cleared after the first read or write access to an IF register set.

## 25.7 Parity Check Mechanism

The CAN provides a parity check mechanism to make sure data integrity of the message RAM data. For each word (32 bits) in Message RAM, one parity bit is calculated.

Parity information is stored in the Message RAM on write accesses and is checked against the stored parity bit from Message RAM on read accesses.

The parity check functionality can be enabled or disabled by the PMD bit field in the CAN control register. In case of a disabled parity check, the parity bits in message RAM are left unchanged on write access to the data area and no check is done on read access.

If parity checking is enabled, parity bits are automatically generated and checked by the CAN. A parity bit is set if the modulo-2-sum of the data bits is 1. This means that if the parity bit is set, then there are an odd number of 1 bits in the data.

### 25.7.1 Behavior on Parity Error

On any read access to Message RAM, for example, during the start of a CAN frame transmission, the parity of the message object is checked. If a parity error is detected, the PER bit in the Error and Status register is set. If error interrupts are enabled, an interrupt can also be generated. To avoid the transmission of invalid data over the CAN bus, the MsgVal bit of the message object is reset.

The message object data can be read by the CPU, independently of parity errors. Thus, the application has to make sure that the read data is valid, for example, by immediately checking the Parity Error Code register on parity error interrupt.

## 25.8 Debug Mode

The module supports the usage of an external debug unit by providing functions like pausing CAN activities and making message RAM content accessible from the debugger. Debug mode is entered automatically when an external debugger is connected and the core is halted.

Before entering Debug mode, the circuit waits until a transmission is started, a reception is finished, or the Bus idle state is recognized. If the IDS bit is set, the debugger immediately interrupts the current transmission or reception. Afterwards, the CAN enters Debug mode, indicated by the InitDbg flag, in the CAN Control register. During debug mode, all CAN registers can be accessed. Reading reserved bits returns a 0; writing to reserved bits has no effect. Also, the message RAM is memory-mapped, so this allows the external debug unit to read the message RAM. For the memory organization (see [Section 25.14.3](#)).

---

### Note

During debug mode, the Message RAM cannot be accessed using the IFx register sets.

Writing to control registers in Debug mode can influence the CAN state machine and further message handling.

---

For debug support, the auto clear functionality of the following CAN registers is disabled:

- Error and Status register (clear of status flags by read)
- IF1/IF2 Command registers

## 25.9 Module Initialization

After hardware reset, the Init bit in the CAN Control register is set and all CAN protocol functions are disabled. The configuration of the bit timing and of the message objects must be completed before the CAN protocol functions are enabled.

For the configuration of the message objects, see [Section 25.10](#).

For the configuration of the Bit Timing, see [Section 25.12.2](#).

The bits MsgVal, NewDat, IntPnd, and TxRqst of the message objects are reset to 0 by a hardware reset. The configuration of a message object is done by programming Mask, Arbitration, Control and Data bits of one of the IF1/IF2 Interface register sets to the desired values. By writing the message object number to bits [7:0] of the corresponding IF1/IF2 Command register, the IF1/IF2 Interface Register content is loaded into the addressed message object in the Message RAM.

The configuration of the bit timing requires that the CCE bit in the CAN Control register is set additionally to Init. This is not required for the configuration of the message objects.

When the Init bit in the CAN Control register is cleared, the CAN Protocol Controller state machine of the CAN Core and the message handler State Machine start to control the CAN's internal data flow. Received messages which pass the acceptance filtering are stored into the Message RAM; messages with pending transmission request are loaded into the CAN Core's Shift register and are transmitted using the CAN bus.

The CPU can enable the interrupt lines (setting IE0 and IE1 to 1) at the same time when the CPU clears Init and CCE. The status interrupts EIE and SIE can be enabled simultaneously.

The CAN communication can be controlled interrupt-driven or in polling mode. The Interrupt Register points to those message objects with IntPnd = 1. The register is updated even if the interrupt lines to the CPU are disabled (IE0 and IE1 are 0).

The CPU can poll all MessageObject's NewDat and TxRqst bits in parallel from the NewData registers and the Transmission Request registers. Polling can be made easier if all Transmit Objects are grouped at the low numbers; all Receive Objects are grouped at the high numbers.

## 25.10 Configuration of Message Objects

The entire Message RAM must be configured before the end of the initialization; however, it is also possible to change the configuration of message objects during CAN communication.

### 25.10.1 Configuration of a Transmit Object for Data Frames

Figure 25-10 shows how a transmit object can be initialized.

**Figure 25-10. Initialization of a Transmit Object**

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	1	0	0	0	appl.	0	appl.	0

- The arbitration bits (ID[28:0] and Xtd bit) are given by the application. The arbitration bits define the identifier and type of the outgoing message. If an 11-bit Identifier (standard frame) is used (Xtd = 0), the Identifier is programmed to ID[28:18]. In this case, ID[17:0] can be ignored.
- The data registers (DLC[3:0] and Data0-7) are given by the application. TxRqst and RmtEn must not be set before the data is valid.
- If the TxIE bit is set, the IntPnd bit is set after a successful transmission of the message object.
- If the RmtEn bit is set, a matching received remote frame causes the TxRqst bit to be set; the remote frame is autonomously answered by a data frame.
- The Mask bits (Msk[28:0], UMask, MXtd, and MDir bits) can be used (UMask = 1) to allow groups of remote frames with similar identifiers to set the TxRqst bit. The Dir bit must not be masked. For details, see [Section 25.11.8](#). Identifier masking must be disabled (UMask = 0) if no remote frames are allowed to set the TxRqst bit (RmtEn = 0).

### 25.10.2 Configuration of a Transmit Object for Remote Frames

It is not necessary to configure transmit objects for the transmission of remote frames. Setting TxRqst for a receive object causes the transmission of a remote frame with the same identifier as the data frame for which this receive object is configured.

### 25.10.3 Configuration of a Single Receive Object for Data Frames

Figure 25-11 shows how a receive object for data frames can be initialized.

**Figure 25-11. Initialization of a Single Receive Object for Data Frames**

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	0	0	0	appl.	0	0	0	0

- The arbitration bits (ID[28:0] and Xtd bit) are given by the application. The arbitration bits define the identifier and type of accepted received messages. If an 11-bit Identifier (Standard Frame) is used (Xtd = 0), the Identifier is programmed to ID[28:18]. In this case, ID[17:0] can be ignored. When a data frame with an 11-bit Identifier is received, ID[17:0] is set to 0.
- When the message handler stores a data frame in the message object, the message handler stores the received data length code and the corresponding number of data bytes. If the data length code is less than 8, the remaining bytes of the message object can be overwritten by non-specified values.
- The mask bits (Msk[28:0], UMask, MXtd, and MDir bits) can be used (UMask = 1) to allow groups of data frames with similar identifiers to be accepted. The Dir bit must not be masked in typical applications. If some bits of the Mask bits are set to "don't care", the corresponding bits of the Arbitration Register are overwritten by the bits of the stored data frame.
- If the RxIE bit is set, the IntPnd bit is set when a received data frame is accepted and stored in the message object.
- If the TxRqst bit is set, the transmission of a remote frame with the same identifier as stored in the Arbitration bits is triggered. The content of the Arbitration bits can change if the Mask bits are used (UMask = 1) for acceptance filtering.

### 25.10.4 Configuration of a Single Receive Object for Remote Frames

Figure 25-12 shows how a receive object for remote frames can be initialized.

**Figure 25-12. Initialization of a Single Receive Object for Remote Frames**

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	1	0	0	appl.	0	0	0	0

- Receive objects for remote frames can be used to monitor remote frames on the CAN bus. The remote frame stored in the receive object does not trigger the transmission of a data frame. Receive objects for remote frames can be expanded to a FIFO buffer, see [Section 25.10.5](#).
- UMask must be set to 1. The Mask bits (Msk[28:0], UMask, MXtd, and MDir bits) can be set to "must-match" or to "don't care", to allow groups of remote frames with similar identifiers to be accepted. The Dir bit must not be masked in typical applications. For details, see [Section 25.11.8](#).
- The arbitration bits (ID[28:0] and Xtd bit) can be given by the application. The arbitration bits define the identifier and type of accepted received remote frames. If some bits of the Mask bits are set to "don't care", the corresponding bits of the arbitration bits are overwritten by the bits of the stored remote frame. If an 11-bit Identifier (standard frame) is used (Xtd = 0), the Identifier is programmed to ID[28:18]. In this case, ID[17:0] can be ignored. When a remote frame with an 11-bit Identifier is received, ID[17:0] is set to 0.
- The data length code (DLC[3:0]) can be given by the application. When the message handler stores a remote frame in the message object, the message handler stores the received data length code. The data bytes of the message object remain unchanged.
- If the RxIE bit is set, the IntPnd bit is set when a received remote frame is accepted and stored in the message object.

### 25.10.5 Configuration of a FIFO Buffer

With the exception of the EoB bit, the configuration of receive objects belonging to a FIFO buffer is the same as the configuration of a single receive object.

To concatenate multiple message objects to form a FIFO, the identifiers and masks (if used) of these message objects are programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest number is the first message object of the FIFO buffer. The EoB bit of all message objects of a FIFO buffer except the last one must be programmed to 0. The EoB bit of the last message object of a FIFO buffer is set to 1, configuring the last message object as the end of the block.

## 25.11 Message Handling

When initialization is finished, the CAN module synchronizes to the traffic on the CAN bus. The CAN module does acceptance filtering on received messages and stores those frames that are accepted into the designated message objects. The application must update the data of the messages to be transmitted and to enable and request the transmission. The transmission is requested automatically when a matching remote frame is received.

The application can read messages that are received and accepted. Messages that are not read before the next messages are accepted for the same message object are overwritten. Messages can be read interrupt-driven or after polling of NewDat.

### 25.11.1 Message Handler Overview

The message handler state machine controls the data transfer between the Rx/Tx Shift Register of the CAN Core and the Message RAM. The message handler state machine performs the following tasks:

- Data transfer from Message RAM to CAN Core (messages to be transmitted).
- Data transfer from CAN Core to the Message RAM (received messages).
- Data transfer from CAN Core to the Acceptance Filtering unit.
- Scanning of Message RAM for a matching message object (acceptance filtering).
- Scanning the same message object after being changed by IF1/IF2 registers when priority is same or higher as message the object found by last scanning.
- Handling of TxRqst flags.
- Handling of interrupt flags.

The message handler registers contains status flags of all message objects grouped into the following topics:

- Transmission request flags
- New data flags
- Interrupt pending flags
- Message valid registers

Instead of collecting above listed status information of each message object using IFx registers separately, these message handler registers provide a fast and easy way to get an overview, for example, about all pending transmission requests.

All message handler registers are read-only.

### 25.11.2 Receive/Transmit Priority

The receive/transmit priority for the message objects is attached to the message number, not to the CAN identifier. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the requests are serviced according to the priority of the corresponding message object, so for example, messages with the highest priority can be placed in the message objects with the lowest numbers.

The acceptance filtering for received data frames or remote frames is also done in ascending order of message objects, so a frame that has been accepted by a message object cannot be accepted by another message object with a higher message number. The last message object can be configured to accept any data frame or remote frame that was not accepted by any other message object, for nodes that need to log the complete message traffic on the CAN bus.

### 25.11.3 Transmission of Messages in Event Driven CAN Communication

If the shift register of the CAN Core is ready for loading and if there is no data transfer between the IFx registers and Message RAM, the MsgVal bits in the Message Valid register and the TxRqst bits in the transmission request register are evaluated. The valid message object with the highest priority pending transmission request is loaded into the shift register by the message handler and the transmission is started. The message object's NewDat bit is reset.

After a successful transmission and if no new data was written to the message object (NewDat = 0) since the start of the transmission, the TxRqst bit is reset. If TxIE is set, IntPnd is set after a successful transmission. If the CAN has lost the arbitration or if an error occurred during the transmission, the message is retransmitted as soon as the CAN bus is free again. If meanwhile the transmission of a message with higher priority has been requested, the messages are transmitted in the order of the priority.

If automatic retransmission mode is disabled by setting the DAR bit in the CAN control register, the behavior of bits TxRqst and NewDat in the Message Control register of the Interface register set is as follows:

- When a transmission starts, the TxRqst bit of the respective Interface register set is reset, while bit NewDat remains set.
- When the transmission has been successfully completed, the NewDat bit is reset.

When a transmission failed (lost arbitration or error) bit NewDat remains set. To restart the transmission, the application has to set TxRqst again.

Received remote frames do not require a receive object for storage. The remote frames automatically trigger the transmission of a data frame, if the *RmtEn* bit is set in the matching Transmit Object.

#### 25.11.4 Updating a Transmit Object

The CPU can update the data bytes of a transmit object any time using the IF1 and IF2 interface registers; neither MsgVal nor TxRqst need to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes in the corresponding IF1/IF2 Data A register or IF1/IF2 Data B register must be valid before the content of that register is transferred to the message object. Either the CPU has to write all four bytes into the IF1/IF2 Data register or the message object is transferred to the IF1/IF2 Data Register before the CPU writes the new data bytes.

When only the data bytes are updated, first 0x87 can be written to bits [23:16] of the Command register and then the number of the message object is written to bits [7:0] of the Command register, concurrently updating the data bytes and setting TxRqst with NewDat.

To prevent the reset of TxRqst at the end of a transmission that can already be in progress while the data is updated, NewDat has to be set together with TxRqst in event driven CAN communication. For details see [Section 25.11.3](#).

When NewDat is set together with TxRqst, NewDat is reset as soon as the new transmission has started.

#### 25.11.5 Changing a Transmit Object

If the number of implemented message objects is not sufficient to be used as permanent message objects only, the transmit objects can be managed dynamically. The CPU can write the whole message (arbitration, control, and data) into the Interface register. The bits [23:16] of the Command register can be set to 0xB7 for the transfer of the whole message object content into the message object. Neither MsgVal nor TxRqst need to be reset before this operation.

If a previously requested transmission of this message object is not completed but already in progress, the transmission is continued; however, the transmission is not repeated if the transmission is disturbed.

To update only the data bytes of a message being transmitted, set bits [23:16] of the Command register to 0x87.

---

#### Note

After the update of the transmit object, the interface register set contains a copy of the actual contents of the object, including the part that had not been updated.

---



### 25.11.6 Acceptance Filtering of Received Messages

When the arbitration and control bits (Identifier + IDE + RTR + DLC) of an incoming message is completely shifted into the shift register of the CAN Core, the message handler starts to scan the message RAM for a matching valid message object:

- The acceptance filtering unit is loaded with the arbitration bits from the CAN Core shift register.
- Then the arbitration and mask bits (including MsgVal, UMask, NewDat, and EoB) of Message Object 1 are loaded into the Acceptance Filtering unit and are compared with the arbitration bits from the shift register. This is repeated for all following message objects until a matching message object is found, or until the end of the Message RAM is reached.
- If a match occurs, the scanning is stopped and the message handler proceeds depending on the type of the frame (data frame or remote frame) received.

### 25.11.7 Reception of Data Frames

The message handler stores the message from the CAN Core shift register into the respective message object in the Message RAM. Not only the data bytes, but all arbitration bits and the data length code are stored into the corresponding message object. This makes sure that the data bytes stay associated to the identifier even if arbitration mask registers are used.

The NewDat bit is set to indicate that new data (not yet seen by the CPU) has been received. The CPU must reset the NewDat bit when the CPU reads the message object. If at the time of the reception the NewDat bit was already set, MsgLst is set to indicate that the previous data (not seen by the CPU) is lost. If the RxIE bit is set, the IntPnd bit is set, causing the Interrupt Register to point to this message object.

The TxRqst bit of this message object is reset to prevent the transmission of a remote frame, while the requested data frame has just been received.

### 25.11.8 Reception of Remote Frames

When a remote frame is received, three different configurations of the matching message object are considered:

1. Dir = 1 (direction = transmit), RmtEn = 1, UMask = 1 or 0  
The TxRqst bit of this message object is set at the reception of a matching remote frame. The rest of the message object remains unchanged.
2. Dir = 1 (direction = transmit), RmtEn = 0, UMask = 0  
The remote frame is ignored, this message object remains unchanged.
3. Dir = 1 (direction = transmit), RmtEn = 0, UMask = 1  
The remote frame is treated similar to a received data frame. At the reception of a matching remote frame, the TxRqst bit of this message object is reset. The arbitration and control bits (Identifier + IDE + RTR + DLC) from the shift register are stored in the message object in the Message RAM and the NewDat bit of this message object is set. The data bytes of the message object remain unchanged

### 25.11.9 Reading Received Messages

The CPU can read a received message any time using the IFx interface registers, the data consistency is provided by the message handler state machine.

Typically the CPU writes 0x7F to bits [23:16] and then the number of the message object to bits [7:0] of the Command Register. That combination transfers the whole received message from the Message RAM into the Interface Register set. Additionally, the bits NewDat and IntPnd are cleared in the Message RAM (not in the Interface Register set). The values of these bits in the Message Control Register always reflect the status before resetting the bits.

If the message object uses masks for acceptance filtering, the arbitration bits show which of the different matching messages has been received.



The actual value of NewDat shows whether a new message has been received since the last time when this message object was read. The actual value of MsgLst shows whether more than one message have been received since the last time when this message object was read. MsgLst is not automatically reset.

#### **25.11.10 Requesting New Data for a Receive Object**

By means of a remote frame, the CPU can request another CAN node to provide new data for a receive object. Setting the TxRqst bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame can be transmitted, the TxRqst bit is automatically reset.

Setting the TxRqst bit without changing the contents of a message object requires the value 0x84 in bits [23:16] of the Command Register.

#### **25.11.11 Storing Received Messages in FIFO Buffers**

Several message objects can be grouped to form one or more FIFO Buffers. Each FIFO Buffer configured to store received messages with a particular (group of) Identifiers. Arbitration and Mask registers of the FIFO Buffer's message objects are identical. The EoB (End of Buffer) bits of all but the last of the FIFO Buffer's message objects are 0, in the last bit the EoB bit is 1.

Received messages with identifiers matching to a FIFO Buffer are stored into a message object of this FIFO Buffer, starting with the message object with the lowest message number.

When a message is stored into a message object of a FIFO Buffer the NewDat bit of this message object is set. By setting NewDat while EoB is 0, the message object is locked for further write accesses by the message handler until the CPU has cleared the NewDat bit.

Messages are stored into a FIFO Buffer until the last message object of this FIFO Buffer is reached. If none of the preceding message objects is released by writing NewDat to 0, all further messages for this FIFO Buffer are written into the last message object of the FIFO Buffer (EoB = 1) and therefore overwrite previous messages in this message object.

#### **25.11.12 Reading from a FIFO Buffer**

Several messages can be accumulated in a set of message objects that are concatenated to form a FIFO buffer before the application program is required (to avoid the loss of data) to empty the buffer. A FIFO buffer of length N stores N-1 plus the last received message since the last time the FIFO buffer was cleared. A FIFO buffer is cleared by reading and resetting the NewDat bits of all the message objects, starting at the FIFO object with the lowest message number. This can be done in a subroutine following the example shown in [Figure 25-13](#).

---

#### **Note**

All message objects of a FIFO buffer needs to be read and cleared before the next batch of messages can be stored. Otherwise, true FIFO functionality cannot be maintained, since the message objects of a partly read buffer are refilled according to the normal (descending) priority.

---

Reading from a FIFO Buffer message object and resetting the NewDat bit is handled the same way as reading from a single message object.




Figure 25-13. CPU Handling of a FIFO Buffer (Interrupt Driven)

## 25.12 CAN Bit Timing

The CAN supports bit rates up to 1000kBit/s.

Each CAN node has a clock generator, typically derived from a crystal oscillator. The bit timing parameters can be configured individually for each CAN node, creating a common Bit rate even though the CAN nodes' oscillator periods ( $F_{osc}$ ) can be different.

The frequencies of these oscillators are not absolutely stable. Small variations are caused by changes in temperature or voltage and by deteriorating components. As long as the variations remain inside a specific oscillator tolerance range ( $df$ ), the CAN nodes are able to compensate for the different bit rates by resynchronizing to the bit stream.

In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point can cause one of the transmitters to become error passive.


The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly.

### 25.12.1 Bit Time and Bit Rate

According to the CAN specification, the Bit time is divided into four segments (see [Figure 25-14](#)):

- Synchronization Segment (Sync\_Seg)
- Propagation Time Segment (Prop\_Seg)
- Phase Buffer Segment 1 (Phase\_Seg1)
- Phase Buffer Segment 2 (Phase\_Seg2)



**Figure 25-14. Bit Timing**

Each segment consists of a specific number of time quanta. The length of one time quantum ( $t_q$ ), which is the basic time unit of the bit time, is given by the CAN\_CLK and the Baud Rate Prescalers (BRPE and BRP). With these two Baud Rate Prescalers combined, divider values from 1 to 1024 can be programmed:

$$t_q = \text{Baud Rate Prescaler} / \text{CAN\_CLK}$$

Apart from the fixed length of the synchronization segment, these numbers are programmable. [Table 25-4](#) describes the minimum programmable ranges required by the CAN protocol.

A given bit rate can be met by different bit time configurations.

**Table 25-4. Programmable Ranges Required by CAN Protocol**

Parameter	Range	Remark
Sync_Seg	1 $t_q$ (fixed)	Synchronization of bus input to CAN_CLK
Prop_Seg	[1 ... 8] $t_q$	Compensates for the physical delay times
Phase_Seg1	[1 ... 8] $t_q$	Can be lengthened temporarily by synchronization
Phase_Seg2	[1 ... 8] $t_q$	Can be shortened temporarily by synchronization
Synchronization Jump Width (SJW)	[1 ... 4] $t_q$	Cannot be longer than either phase buffer segment

**Note**

For proper functionality of the CAN network, the physical delay times and the oscillator's tolerance range must be considered.


**25.12.1.1 Synchronization Segment**

The Synchronization Segment (Sync\_Seg) is the part of the bit time where edges of the CAN bus level are expected to occur. If an edge occurs outside of Sync\_Seg, the distance to the Sync\_Seg is called the phase error of this edge.

**25.12.1.2 Propagation Time Segment**

This part of the bit time is used to compensate physical delay times within the CAN network. These delay times consist of the signal propagation time on the bus and the internal delay time of the CAN nodes.

Any CAN node synchronized to the bit stream on the CAN bus can be out of phase with the transmitter of the bit stream, caused by the signal propagation time between the two nodes. The CAN protocol's nondestructive bitwise arbitration and the dominant acknowledge bit provided by receivers of CAN messages require that a CAN node transmitting a bit stream must also be able to receive dominant bits transmitted by other CAN nodes that are synchronized to that bit stream. The example in Figure 25-15 shows the phase shift and propagation times between two CAN nodes.



**Figure 25-15. Propagation Time Segment**

In this example, both nodes A and B are transmitters performing an arbitration for the CAN bus. Node A has sent a Start of Frame bit less than one bit time earlier than node B, therefore node B has synchronized to the received edge from recessive to dominant. Since node B has received this edge delay ( $A\_to\_B$ ) after the bit has been transmitted, node B's bit timing segments are shifted with regard to node A. Node B sends an identifier with higher priority, so node B wins the arbitration at a specific identifier bit when node B transmits a dominant bit while node A transmits a recessive bit. The dominant bit transmitted by node B arrives at node A after the delay ( $B\_to\_A$ ).

Due to oscillator tolerances, the actual position of node A's Sample Point can be anywhere inside the nominal range of node A's Phase Buffer Segments, so the bit transmitted by node B must arrive at node A before the start of Phase\_Seg1. This condition defines the length of Prop\_Seg.

If the edge from recessive to dominant transmitted by node B arrives at node A after the start of Phase\_Seg1, node A can potentially sample a recessive bit instead of a dominant bit, resulting in a bit error and the destruction of the current frame by an error flag.

This error only occurs when two nodes arbitrate for the CAN bus, which have oscillators of opposite ends of the tolerance range and are separated by a long bus line; this is an example of a minor error in the bit timing configuration (Prop\_Seg too short) that causes sporadic bus errors.

Some CAN implementations provide an optional 3-Sample Mode. The CAN module on this device does not. In this mode, the CAN bus input signal passes a digital low-pass filter, using three samples and a majority logic to determine the valid bit value. This results in an additional input delay of  $1 t_q$ , requiring a longer Prop\_Seg.

### 25.12.1.3 Phase Buffer Segments and Synchronization

The phase buffer segments (Phase\_Seg1 and Phase\_Seg2) and the synchronization jump width (SJW) are used to compensate for the oscillator tolerance.

The phase buffer segments surround the sample point. The phase buffer segments can be lengthened or shortened by synchronization.

The synchronization jump width (SJW) defines how far the resynchronizing mechanism can move the sample point inside the limits defined by the phase buffer segments to compensate for edge phase errors.

Synchronizations occur on edges from recessive to dominant. The purpose is to control the distance between edges and sample points.

Edges are detected by sampling the actual bus level in each time quantum and comparing the sample with the bus level at the previous sample point. A synchronization can be done only if a recessive bit was sampled at the previous sample point and if the actual time quantum's bus level is dominant.

An edge is synchronous if the edge occurs inside of Sync\_Seg; otherwise, the distance to the Sync\_Seg is the edge phase error, measured in time quanta. If the edge occurs before Sync\_Seg, the phase error is negative; else, the phase error is positive.

Two types of synchronization exist: hard synchronization and resynchronization. A hard synchronization is done once at the start of a frame; inside a frame, only resynchronization is possible.

- **Hard Synchronization:** After a hard synchronization, the bit time is restarted with the end of Sync\_Seg, regardless of the edge phase error. Thus hard synchronization forces the edge which has caused the hard synchronization to lie within the synchronization segment of the restarted bit time.
- **Bit Resynchronization:** Resynchronization leads to a shortening or lengthening of the bit time such that the position of the sample point is shifted with regard to the edge.

When the phase error of the edge that causes resynchronization is positive, Phase\_Seg1 is lengthened. If the magnitude of the phase error is less than SJW, Phase\_Seg1 is lengthened by the magnitude of the phase error; else, Phase\_Seg1 is lengthened by SJW.

When the phase error of the edge that causes resynchronization is negative, Phase\_Seg2 is shortened. If the magnitude of the phase error is less than SJW, Phase\_Seg2 is shortened by the magnitude of the phase error; else, Phase\_Seg2 is shortened by SJW.


If the magnitude of the phase error of the edge is less than or equal to the programmed value of SJW, the results of hard synchronization and resynchronization are the same. If the magnitude of the phase error is larger than SJW, the resynchronization cannot compensate the phase error completely, and an error of (phase error - SJW) remains.

Only one synchronization can be done between two sample points. The synchronizations maintain a minimum distance between edges and sample points, giving the bus level time to stabilize and filtering out spikes that are shorter than (Prop\_Seg + Phase\_Seg1).

Apart from noise spikes, most synchronizations are caused by arbitration. All nodes synchronize "hard" on the edge transmitted by the "leading" transceiver that started transmitting first, but due to propagation delay times, the nodes cannot become completely synchronized. The "leading" transmitter does not necessarily win the arbitration; therefore, the receivers must synchronize themselves to different transmitters that subsequently "take the lead" and that are differently synchronized to the previously "leading" transmitter. The same happens at the acknowledge field, where the transmitter and some of the receivers must synchronize to the receiver that "takes the lead" in the transmission of the dominant acknowledge bit.

Synchronizations after the end of the arbitration are caused by oscillator tolerance, when the differences in the oscillator's clock periods of transmitter and receivers sum up during the time between synchronizations (at most 10 bits). These summarized differences cannot be longer than the SJW, limiting the oscillator's tolerance range.

The examples in Figure 25-16 show how the phase buffer segments are used to compensate for phase errors. There are three drawings of each two consecutive bit timings. The upper drawing shows the synchronization on a "late" edge, the lower drawing shows the synchronization on an "early" edge, and the middle drawing is the reference without synchronization.



**Figure 25-16. Synchronization on Late and Early Edges**

In the first example, an edge from recessive to dominant occurs at the end of Prop\_Seg. The edge is "late" since the edge occurs after the Sync\_Seg. Reacting to the "late" edge, Phase\_Seg1 is lengthened so that the distance from the edge to the sample point is the same as from the Sync\_Seg to the sample point if no edge had occurred. The phase error of this "late" edge is less than SJW, so it is fully compensated and the edge from dominant to recessive at the end of the bit, which is one nominal bit time long, occurs in the Sync\_Seg.

In the second example, an edge from recessive to dominant occurs during Phase\_Seg2. The edge is "early" since it occurs before a Sync\_Seg. Reacting to the "early" edge, Phase\_Seg2 is shortened and Sync\_Seg is omitted, so that the distance from the edge to the sample point is the same as from a Sync\_Seg to the sample point if no edge had occurred. As in the previous example, the magnitude of this "early" edge's phase error is less than SJW, so it is fully compensated.


The phase buffer segments are lengthened or shortened temporarily only; at the next bit time, the segments return to the nominal programmed values.

In these examples, the bit timing is seen from the point of view of the CAN implementation's state machine, where the bit time starts and ends at the sample points. The state machine omits Sync\_Seg when synchronizing on an "early" edge because the state machine cannot subsequently redefine that time quantum of Phase\_Seg2 where the edge occurs to be the Sync\_Seg.

The examples in [Figure 25-17](#) show how short dominant noise spikes are filtered by synchronizations. In both examples, the spike starts at the end of Prop\_Seg and has the length of (Prop\_Seg + Phase\_Seg1).

In the first example, the synchronization jump width is greater than or equal to the phase error of the spike's edge from recessive to dominant. Therefore the sample point is shifted after the end of the spike; a recessive bus level is sampled.

In the second example, SJW is shorter than the phase error, so the sample point cannot be shifted far enough; the dominant spike is sampled as actual bus level.



**Figure 25-17. Filtering of Short Dominant Spikes**



#### 25.12.1.4 Oscillator Tolerance Range

With the introduction of CAN protocol version 1.2, the option to synchronize on edges from dominant to recessive became obsolete. Only edges from recessive to dominant are considered for synchronization. The protocol update to version 2.0 (A and B) had no influence on the oscillator tolerance.

The tolerance range  $df$  for an oscillator's frequency  $f_{osc}$  around the nominal frequency  $f_{nom}$  with:

$$(1 - df) * f_{nom} \leq f_{osc} \leq (1 + df) * f_{nom}$$

depends on the proportions of Phase\_Seg1, Phase\_Seg2, SJW, and the bit time. The maximum tolerance  $df$  is defined by two conditions (both must be met):

$$df \leq \frac{\min(Tseg1, Tseg2)}{2((13 \times bit\ time) - Tseg2)}$$

$$df \leq \frac{SJW}{20 \times bit\_time}$$

You must consider that SJW cannot be larger than the smaller of the phase buffer segments and that the propagation time segment limits that part of the bit time that can be used for the phase buffer segments.

The combination Prop\_Seg = 1 and Phase\_Seg1 = Phase\_Seg2 = SJW = 4 allows the largest possible oscillator tolerance of 1.58%. This combination with a Propagation Time Segment of only 10% of the bit time is not for short bit times; the combination can be used for bit rates of up to 125kBit/s (bit time = 8 $\mu$ s) with a bus length of 40 meters.

#### 25.12.2 Configuration of the CAN Bit Timing

In the CAN, the bit timing configuration is programmed in two register bytes, additionally a third byte for a baud rate prescaler extension of 4 bits (BRPE) is provided. The sum of Prop\_Seg and Phase\_Seg1 (as TSEG1) is combined with Phase\_Seg2 (as TSEG2) in one byte, SJW and BRP (plus BRPE in third byte) are combined in the other byte (see [Figure 25-18](#)).

In this bit timing register, the components TSEG1, TSEG2, SJW, and BRP are programmed to a numerical value that is one less than the functional value; so instead of values in the range of [1...n], values in the range of [0...n-1] are programmed. That way, for example, SJW (functional range of [1...4]) is represented by only two bits.

Therefore the length of the bit time is either:

- (programmed values) [TSEG1 + TSEG2 + 3]  $t_q$
- (functional values) [Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2]  $t_q$

The data in the Bit Timing Register is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by BRPE/BRP) defines the length of the time quantum (the basic time unit of the bit time); the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.


The processing of the bit time, the calculation of the position of the Sample Point, and occasional synchronizations are controlled by the Bit timing state machine, which is evaluated once each time quantum. The rest of the CAN protocol controller, the Bit Stream Processor (BSP) state machine, is evaluated once each bit time, at the Sample Point.

The Shift register serializes the messages to be sent and parallelizes received messages. Loading and shifting is controlled by the BSP.



The BSP translates messages into frames and conversely. The BSP generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. It is evaluated at the sample point and processes the sampled bus input bit. The time after the sample point that is needed to calculate the next bit to be sent (for example, data bit, CRC bit, stuff bit, error flag, or idle) is called the Information Processing Time (IPT), which is  $0 t_q$  for the CAN.

Generally, the IPT is CAN controller specific, but cannot be longer than  $2 t_q$ . The IPT length is the lower limit of the programmed length of Phase\_Seg2. In case of a synchronization, Phase\_Seg2 can be shortened to a value less than IPT, which does not affect bus timing.



**Figure 25-18. Structure of the CAN Core's CAN Protocol Controller**

### 25.12.2.1 Calculation of the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting Bit time (1/Bit rate) must be an integer multiple of the CAN clock period.

---

#### Note

8MHz is the minimum CAN clock frequency required to operate the CAN at a bit rate of 1MBit/s.

---

The bit time can consist of 8 to 25 time quanta. The length of the time quantum  $t_q$  is defined by the Baud Rate Prescaler with  $t_q = (\text{Baud Rate Prescaler}) / \text{CAN\_CLK}$ . Several combinations can lead to the desired bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is the Prop\_Seg. The length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for Prop\_Seg is converted into time quanta (rounded up to the nearest integer multiple of  $t_q$ ).

The Sync\_Seg is 1  $t_q$  long (fixed), leaving  $(\text{bit time} - \text{Prop\_Seg} - 1) t_q$  for the two Phase Buffer Segments. If the number of remaining  $t_q$  is even, the Phase Buffer Segments have the same length,  $\text{Phase\_Seg2} = \text{Phase\_Seg1}$ ; else,  $\text{Phase\_Seg2} = \text{Phase\_Seg1} + 1$ .

The minimum nominal length of Phase\_Seg2 has to be regarded as well. Phase\_Seg2 cannot be shorter than the Information Processing Time of any node in the network, which is device dependent and can be in the range of  $[0 \text{ to } 2] t_q$ .

The length of the synchronization jump width is set to the maximum value, which is the minimum of 4 and Phase\_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formulas given in [Section 25.12.1.4](#).

If more than one configurations are possible to reach a certain bit rate, choose the configuration that allows the highest oscillator tolerance range.

CAN nodes with different clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation can show that bus length or bit rate has to be decreased or that the oscillator frequency stability has to be increased to find a protocol compliant configuration of the CAN bit timing.

The resulting configuration is written into the Bit Timing register:

$$(\text{Phase\_Seg2}-1) \& (\text{Phase\_Seg1} + \text{Prop\_Seg} - 1) \& (\text{SynchronizationJumpWidth} - 1) \& (\text{Prescaler} - 1)$$

### 25.12.2.2 Example for Bit Timing at High Baudrate

In this example, the frequency of CAN\_CLK is 10MHz, BRP is 0, the bit rate is 1MBit/s.

$t_q$	100ns =	$t_{CAN\_CLK}$
delay of bus driver	90ns =	
delay of receiver circuit	40ns =	
delay of bus line (40m)	220ns =	
$t_{Prop}$	700ns =	$2 \times \text{delays} = 7 \times t_q$
$t_{SJW}$	100ns =	$1 \times t_q$
$t_{TSeg1}$	800ns =	$t_{Prop} + t_{SJW}$
$t_{TSeg2}$	100ns =	Information Processing Time + $1 \times t_q$
$t_{Sync-Seg}$	100ns =	$1 \times t_q$
bit time	1000ns =	$t_{Sync-Seg} + t_{TSeg1} + t_{TSeg2}$
tolerance for CAN_CLK	0.35% =	$\frac{\min(Tseg1, Tseg2)}{2((13 \times \text{bit time}) - Tseg2)}$
		$= \frac{0.1 \mu s}{2((13 \times 1 \mu s) - 0.1 \mu s)}$

In this example, the concatenated bit time parameters are  $(1-1)_3 \& (8-1)_4 \& (1-1)_2 \& (1-1)_6$ , so the Bit Timing Register is programmed to = 0x0000 0700.

### 25.12.2.3 Example for Bit Timing at Low Baudrate

In this example, the frequency of CAN\_CLK is 2MHz, BRP is 1, the bit rate is 100KBit/s.

$t_q$	1 $\mu$ s =	$2 \times t_{CAN\_CLK}$
delay of bus driver	200ns =	
delay of receiver circuit	80ns =	
delay of bus line (40m)	220ns =	
$t_{Prop}$	1 $\mu$ s =	$1 \times t_q$
$t_{SJW}$	4 $\mu$ s =	$4 \times t_q$
$t_{TSeg1}$	5 $\mu$ s =	$t_{Prop} + t_{SJW}$
$t_{TSeg2}$	4 $\mu$ s =	Information Processing Time + $4 \times t_q$
$t_{Sync-Seg}$	1 $\mu$ s =	$1 \times t_q$
bit time	10 $\mu$ s =	$t_{Sync-Seg} + t_{TSeg1} + t_{TSeg2}$
tolerance for CAN_CLK	1.58% =	$\frac{\min(Tseg1, Tseg2)}{2((13 \times \text{bit time}) - Tseg2)}$
		$= \frac{4 \mu s}{2((13 \times 10 \mu s) - 4 \mu s)}$

In this example, the concatenated bit time parameters are  $(4-1)_3 \& (5-1)_4 \& (4-1)_2 \& (2-1)_6$ , so the Bit Timing register is programmed to = 0x0000 34C1.

## 25.13 Message Interface Register Sets

The interface register sets control the CPU read and write accesses to the Message RAM. There are two interface register sets for read and write access (IF1 and IF2) and one Interface Register Set for read access only (IF3).

Due to the structure of the Message RAM, it is not possible to change single bits or bytes of a message object. Instead, always a complete message object in the Message RAM is accessed. Therefore the data transfer from the IF1/IF2 registers to the Message RAM requires the message handler to perform a read-modify-write cycle. First those parts of the message object that are not to be changed are read from the Message RAM into the Interface Register set, and after the update the whole content of the Interface Register set is written into the message object.

After the partial write of a message object, those parts of the Interface Register set that are not selected in the Command Register are set to the actual contents of the selected message object. After the partial read of a message object, those parts of the Interface Register set that are not selected in the Command Register are left unchanged.

By buffering the data to be transferred, the Interface Register sets avoid conflicts between concurrent CPU accesses to the Message RAM and CAN message reception and transmission. A complete message object (see [Section 25.14.1](#)) or parts of the message object can be transferred between the Message RAM and the IF1/IF2 Register set in one single transfer. This transfer, performed in parallel on all selected parts of the message object, maintains the data consistency of the CAN message.

There is one condition that can cause a write access to the message RAM to be lost. If `MsgVal = 1` for the message object that is accessed and CAN communication is ongoing, a transfer from the IFx register to message RAM can be lost. The reason this can happen is that the IFx register write to the message RAM occurs in between a read-modify-write access of the Host Message Handler when in the process of receiving a message for the same message object.


To avoid this issue with receive mail boxes, reset `MsgVal` before changing any of the following: `Id28-0`, `Xtd`, `Dir`, `DLC3-0`, `RxIE`, `TxIE`, `RmtEn`, `EoB`, `Umask`, `Msk28-0`, `MXtd`, and `MDir`.

To avoid this issue with transmit mail boxes, reset `MsgVal` before changing any of the following: `Dir`, `RxIE`, `TxIE`, `RmtEn`, `EoB`, `Umask`, `Msk28-0`, `MXtd`, and `MDir`. Other fields not listed above, like `Data`, can be changed without fear of losing a write to the message RAM.

### 25.13.1 Message Interface Register Sets 1 and 2 (IF1 and IF2)

The IF1 and IF2 register sets allow data transfers to and from the message objects. The IFxCMD register for an interface control the direction of the data transfer. If the IFxCMD register is set to write, then the message object fields selected by the IFxCMD register are overwritten by values taken from the other IFx registers. If the IFxCMD register is set to read, then the message object fields selected by the IFxCMD register is copied from the message object to the other IFx registers. The interfaces allow for transfers of a complete message object as well as individual parts. The transfer begins with the desired message object number is written to bits 7:0 of the IFxCMD register.

When the CPU initiates a data transfer between the IF1/IF2 registers and Message RAM, the message handler sets the Busy bit in the respective Command Register to 1. After the transfer has completed, the Busy bit is set back to 0 (see [Figure 25-19](#)).



**Figure 25-19. Data Transfer Between IF1 / IF2 Registers and Message RAM**

### 25.13.2 Message Interface Register Set 3 (IF3)

The IF3 register set can automatically be updated with received message objects without the need to initiate the transfer from Message RAM by CPU. The automatic update functionality can be programmed for each message object (see the IF3 Update Enable register).

All valid message objects in Message RAM that are configured for automatic update are checked for active NewDat flags. If such a message object is found, the message objects are transferred to the IF3 register, controlled by IF3 Observation register. If more than one NewDat flag is active, the message object with the lowest number has the highest priority for automatic IF3 update.

The NewDat bit in the message object is reset by a transfer to IF3.

#### Note

The IF3 register set cannot be used for transferring data into message objects.

## 25.14 Message RAM

The CAN Message RAM contains message objects and parity bits for the message objects. There are 32 message objects in the Message RAM.

During normal operation, accesses to the Message RAM are performed using the Interface Register sets, and the CPU cannot directly access the Message RAM.

The Interface Register sets IF1 and IF2 provide indirect read/write access from the CPU to the Message RAM. The IF1 and IF2 register sets can buffer control and user data to be transferred to and from the message objects.

The third Interface Register set IF3 can be configured to automatically receive control and user data from the Message RAM when a message object has been updated after reception of a CAN message. The CPU does not need to initiate the transfer from Message RAM to IF3 Register set.

The message handler avoids potential conflicts between concurrent accesses to Message RAM and CAN frame reception/transmission.

The message RAM can only be accessed in debug mode. The message RAM base address is 0x1000 above the base address of the CAN peripheral.

### 25.14.1 Structure of Message Objects

Figure 25-20 shows the structure of a message object.

The grayed fields are those parts of the message object which are represented in dedicated registers. For example, the transmit request flags of all message objects are represented in centralized transmit request registers.

**Figure 25-20. Structure of a Message Object**

Message Object												
UMask	Msk[28:0]	MXtd	MDir	EoB	unused	NewDat	MsgLst	RxIE	TxE	IntPnd	RmtEn	TxRqst
MsgVal	ID[28:0]	Xtd	Dir	DLC[3:0]	Data 0	Data 1	Data 2	Data 3	Data 4	Data 5	Data 6	Data 7

**Table 25-5. Message Object Field Descriptions**

Name	Value	Description
MsgVal	0	The message object is ignored by the message handler.
	1	The message object is to be used by the message handler. Note: This bit can be kept at level 1 even when the identifier bits ID[28:0], the control bits Xtd, Dir, or the data length code DLC[3:0] are changed.
UMask	0	Mask bits (Msk[28:0], MXtd and MDir) are ignored and not used for acceptance filtering.
	1	Mask bits are used for acceptance filtering. Note: If the UMask bit is set to 1, the message object's mask bits are programmed during initialization of the message object before MsgVal is set to 1.
ID[28:0]	ID[28:0]	29-bit ("extended") identifier bits
	ID[28:18]	11-bit ("standard") identifier bits

**Table 25-5. Message Object Field Descriptions (continued)**

Name	Value	Description
Msk[28:0]	0	The corresponding bit in the message identifier is not used for acceptance filtering (don't care).
	1	The corresponding bit in the message identifier is used for acceptance filtering. Note: The bit functionality in the DCAN module is the opposite of the Local Acceptance Mask bit functionality in the eCAN module found in older C28x devices, where a 1 means the corresponding bit is not used for filtering, and a 0 means the bit is used.
Xtd	0	The 11-bit ("standard") identifier is used for this message object.
	1	The 29-bit ("extended") identifier is used for this message object.
MXtd	0	The extended identifier bit (IDE) has no effect on the acceptance filtering.
	1	The extended identifier bit (IDE) is used for acceptance filtering. Note: When 11-bit ("standard") Identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered.
Dir	0	Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, the message is stored in this message object.
	1	Direction = transmit: On TxRqst, a data frame is transmitted. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1).
MDir	0	The message direction bit (Dir) has no effect on the acceptance filtering.
	1	The message direction bit (Dir) is used for acceptance filtering.
EOB	0	The message object is part of a FIFO Buffer block and is not the last message object of this FIFO Buffer block.
	1	The message object is a single message object or the last message object in a FIFO Buffer Block. Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to 1.
NewDat	0	No new data has been written into the data bytes of this message object by the message handler since the last time when this flag was cleared by the CPU.
	1	The message handler or the CPU has written new data into the data bytes of this message object.
MsgLst	0	Message Lost (only valid for Message Objects with direction = receive) No message was lost since the last time when this bit was reset by the CPU.
	1	The message handler stored a new message into this message object when NewDat was still set, so the previous message has been overwritten.
RxIE	0	IntPnd is not triggered after the successful reception of a frame.
	1	IntPnd is triggered after the successful reception of a frame.
TxIE	0	IntPnd is not triggered after the successful transmission of a frame.
	1	IntPnd is triggered after the successful transmission of a frame.
IntPnd	0	Interrupt Pending This message object is not the source of an interrupt.
	1	This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register point to this message object, if there is no other interrupt source with higher priority.

**Table 25-5. Message Object Field Descriptions (continued)**

Name	Value	Description
RmtEn	0	Remote Enable At the reception of a remote frame, TxRqst is not changed.
	1	At the reception of a remote frame, TxRqst is set. Note: See <a href="#">Section 25.11.8</a> for details on the setup of RmtEn and UMask for remote frames.
TxRqst	0	Transmit Request This message object is not waiting for a transmission.
	1	The transmission of this message object is requested and is not yet done.
DLC[3:0]	0-8	Data length code Data frame has 0-8 data bytes.
	9-15	Data frame has 8 data bytes. Note: The data length code of a message object must be defined to the same value as in the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, the message handler writes the DLC to the value given by the received message.
Data 0		1st data byte of a CAN data frame
Data 1		2nd data byte of a CAN data frame
Data 2		3rd data byte of a CAN data frame
Data 3		4th data byte of a CAN data frame
Data 4		5th data byte of a CAN data frame
Data 5		6th data byte of a CAN data frame
Data 6		7th data byte of a CAN data frame
Data 7		8th data byte of a CAN data frame Note: Byte Data 0 is the first data byte shifted into the shift register of the CAN core during a reception, byte Data 7 is the last. When the message handler stores a data frame, the message handler writes all the eight data bytes into a message object. If the data length code is less than 8, the remaining bytes of the message object can be overwritten by undefined values.



### 25.14.2 Addressing Message Objects in RAM

The starting location of a particular message object in RAM is:

$$\text{Message RAM base address} + (\text{message object number}) * 0x20$$

This means that Message Object 1 starts at offset 0x0020; Message Object 2 starts at offset 0x0040, and so on.

#### Note

A 0 is not a valid message object number. At address 0x0000, the last message object (32) (with the lowest priority) is located. Writing to the address of an unimplemented message object can overwrite an implemented message object.

Message Object number 1 has the highest priority.

**Table 25-6. Message RAM Addressing in Debug Mode**

Message Object Number	Offset From Base Address	Word Number	Debug Mode <sup>(1)</sup>
last implemented (here:32)	0x0000	1	Parity
	0x0004	2	MXtd,MDir,Mask
	0x0008	3	Xtd,Dir,ID
	0x000C	4	Ctrl
	0x0010	5	Data Bytes 3-0
	0x0014	6	Data Bytes 7-4
1	0x0020	1	Parity
	0x0024	2	MXtd,MDir,Mask
	0x0028	3	Xtd,Dir,ID
	0x002C	4	Ctrl
	0x0030	5	Data Bytes 3-0
	0x0034	6	Data Bytes 7-4
2	0x0040	1	Parity
	0x0044	2	MXtd,MDir,Mask
	0x0048	3	Xtd,Dir,ID
	0x004C	4	Ctrl
	0x0050	5	Data Bytes 3-0
	0x0054	6	Data Bytes 7-4
...	...	...	...
31	0x03E0	1	Parity
	0x03E4	2	MXtd,MDir,Mask
	0x03E8	3	Xtd,Dir,ID
	0x03EC	4	Ctrl
	0x03F0	5	Data Bytes 3-0
	0x03F4	6	Data Bytes 7-4

(1) See [Section 25.14.3](#).

### 25.14.3 Message RAM Representation in Debug Mode

In debug mode, the Message RAM is memory-mapped. This allows the external debug unit to access the Message RAM.

#### Note

During debug mode, the Message RAM cannot be accessed using the IFx register sets.

**Figure 25-21. Message RAM Representation in Debug Mode**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### MsgAddr + 0x00

Reserved														
Reserved											Parity[4:0]			

#### MsgAddr + 0x04

MXtd	MDir	Rsvd	Msk[28:16]											
Msk[15:0]														

#### MsgAddr + 0x08

Rsvd	Xtd	Dir	ID[28:16]											
ID[15:0]														

#### MsgAddr + 0x0C

Reserved														
Rsvd	MsgLst	Rsvd	UMask	TxIE	RxIE	RmtEn	Rsvd	EOB	Reserved				DLC[3:0]	

#### MsgAddr + 0x10

Data 3							Data 2							
Data 1							Data 0							

#### MsgAddr + 0x14

Data 7							Data 6							
Data 5							Data 4							

## 25.15 Software

### 25.15.1 CAN Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/can

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 25.15.1.1 CAN Dual Core Example - C28X\_DUAL

FILE: can\_cpu1\_allocate\_to\_cpu2.c

This example demonstrates how to allocate DCAN peripheral using CPU1 so that it can be operated using CPU2.

In the default CPU2 linker cmd file, GS4, FLASH\_BANK3 and FLASH\_BANK4 are used for allocating various CPU2 sections. The CPU1 application assigns the ownership of these memory regions to CPU2. Please note that CPU2 .out file can be loaded only after CPU1 completes this configuration. The erase setting (CPU1/CPU2 On-Chip Flash -> erase setting) needs to be configured as selected banks only (Choose the corresponding BANKS allocated for CPUs) or necessary sectors only before loading CPU1/CPU2.out file (This is applicable only for FLASH configuration)

##### *External Connections*

- None.

##### *Watch Variables*

- None.

#### 25.15.1.2 CAN External Loopback

FILE: can\_ex1\_loopback.c

This example shows the basic setup of CAN to transmit and receive messages on the CAN bus. The CAN peripheral is configured to transmit messages with a specific CAN ID. A message is then transmitted once per second, using a simple delay loop for timing. The message that is sent is a 2 byte message that contains an incrementing pattern.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core. Please refer to details of the External Loopback Test Mode in the CAN Chapter in the Technical Reference Manual. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

##### *External Connections*

- None.

##### *Watch Variables*

- msgCount - A counter for the number of successful messages received
- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received

#### 25.15.1.3 CAN External Loopback - C28X\_DUAL

FILE: can\_ex1\_cpu2\_loopback.c

This example sets up the CAN controller in External Loopback test mode using CPU2. The CAN peripheral is configured to transmit messages with a specific CAN ID. A message is then transmitted once per second, using a simple delay loop for timing. The message that is sent is a 4 byte message that contains an incrementing pattern. A CAN interrupt handler is used to confirm message transmission and count the number of messages that have been sent.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core. Please refer to details of the External Loopback

Test Mode in the CAN Chapter in the Technical Reference Manual. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

#### External Connections

- None.

#### Watch Variables

- msgCount - A counter for the number of messages received
- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received

#### 25.15.1.4 CAN External Loopback with Interrupts

FILE: can\_ex2\_loopback\_interrupts.c

This example shows the basic setup of CAN to transmit and receive messages on the CAN bus. The CAN peripheral is configured to transmit messages with a specific CAN ID. A message is then transmitted once per second, using a simple delay loop for timing. The message that is sent is a 4 byte message that contains an incrementing pattern. A CAN interrupt handler is used to confirm message transmission and count the number of messages that have been sent.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core. Please refer to details of the External Loopback Test Mode in the CAN Chapter in the Technical Reference Manual. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

#### External Connections

- None.

#### Watch Variables

- txMsgCount - A counter for the number of messages sent
- rxMsgCount - A counter for the number of messages received
- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received
- errorFlag - A flag that indicates an error has occurred

#### 25.15.1.5 CAN External Loopback with Interrupts - C28X\_DUAL

FILE: can\_ex2\_cpu2\_loopback\_interrupts.c

This example sets up the CAN controller in External Loopback test mode using CPU2. The CAN peripheral is configured to transmit messages with a specific CAN ID. A message is then transmitted once per second, using a simple delay loop for timing. The message that is sent is a 4 byte message that contains an incrementing pattern. A CAN interrupt handler is used to confirm message transmission and count the number of messages that have been sent.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core. Please refer to details of the External Loopback Test Mode in the CAN Chapter in the Technical Reference Manual. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

#### External Connections

- None.

#### Watch Variables

- txMsgCount - A counter for the number of messages sent
- rxMsgCount - A counter for the number of messages received
- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received

- errorFlag - A flag that indicates an error has occurred

#### 25.15.1.6 CAN External Loopback with DMA

FILE: can\_ex4\_loopback\_dma.c

This example sets up the CAN module to transmit and receive messages on the CAN bus. The CAN module is set to transmit a 4 byte message internally. An interrupt is used to assert the DMA request line which then triggers the DMA to transfer the received data from the CAN interface register to the receive buffer array. A data check is performed once the transfer is complete.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core. Please refer to details of the External Loopback Test Mode in the CAN Chapter in the Technical Reference Manual. Please refer to the appnote Programming Examples and Debug Strategies for the DCAN Module ([www.ti.com/lit/SPRACE5](http://www.ti.com/lit/SPRACE5)) for useful information about this example

##### External Connections

- None.

##### Watch Variables

- txMsgCount - A counter for the number of messages sent
- rxMsgCount - A counter for the number of messages received
- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received

#### 25.15.1.7 CAN Transmit and Receive Configurations

FILE: can\_ex5\_transmit\_receive.c

This example shows the basic setup of CAN to transmit or receive messages on the CAN bus with a specific Message ID. The CAN Controller is configured according to the selection of the define.

When the TRANSMIT define is selected, the CAN Controller acts as a Transmitter and sends data to the second CAN Controller connected externally. If TRANSMIT is not defined the CAN Controller acts as a Receiver and waits for message to be transmitted by the External CAN Controller. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

CAN modules on the device need to be connected to via CAN transceivers. *Hardware Required*

- A C2000 board with CAN transceiver.

##### External Connections

- ControlCARD CANA is on DEVICE\_GPIO\_PIN\_CANTXA (CANTXA)
- and DEVICE\_GPIO\_PIN\_CANRXA (CANRXA)

##### Watch Variables Transmit \Configuration

- MSGCOUNT - Adjust to set the number of messages
- txMsgCount - A counter for the number of messages sent
- txMsgData - An array with the data being sent
- errorFlag - A flag that indicates an error has occurred
- rxMsgCount - Has the initial value as No. of Messages to be received and decrements with each message.

#### 25.15.1.8 CAN Error Generation Example

FILE: can\_ex6\_error\_generation.c

This example demonstrates the ways of handling CAN Error conditions. It generates the CAN Packets and sends them over GPIO. It is looped back externally to be received in CAN module. The CAN Interrupt service routine reads the Error status and demonstrates how different Error conditions can be detected.

Change ERR\_CFG define to the different Error Scenarios and run the example. The corresponding Error Flag will be set in status variable of canalSR() routine. Uses a CPU Timer (Timer 0) for periodic timer interrupt.

of CANBITRATE uSec On the Timer interrupt it sends the required CAN Frame type with the specified error conditions CAN modules on the device need to be connected to via CAN transceivers. Please refer to the application note titled "Configurable Error Generator for Controller Area Network" at [Configurable Error Generator for Controller Area Network](#) for further details on this example

#### External Connections

- ControlCARD GPIOTX\_PIN should be connected to
- DEVICE\_GPIO\_PIN\_CANRXA(CANRXA)

#### Watch Variables Transmit \Configuration

- status - variable in canaISR for checking error Status

#### 25.15.1.9 CAN Remote Request Loopback

FILE: can\_ex7\_loopback\_tx\_rx\_remote\_frame.c

This example shows the basic setup of CAN in order to transmit a remote frame and get a response for the remote frame and store it in a receive Object. The CAN peripheral is configured to transmit remote request frame and a remote answer frame messages with a specific CAN ID. Message object 3 is configured to transmit a remote request. Message object 2 is configured as a remote answer object with filter mask such that it accepts remote frame with any message ID and transmit's remote answer with message ID 7 and data length 8. Message object 1 is configured as a received object with filter message ID 7 so as to store the remote answer data transmitted by message object 2.

This example sets up the CAN controller in External Loopback test mode. Data transmitted is visible on the CANTXA pin and is received internally back to the CAN Core. Please refer to details of the External Loopback Test Mode in the CAN Chapter in the Technical Reference Manual.

#### External Connections

- None.

#### Watch Variables

- txMsgData - An array with the data being sent
- rxMsgData - An array with the data that was received

#### 25.15.1.10 CAN example that illustrates the usage of Mask registers

FILE: can\_ex8\_mask.c

This example initializes CAN module A for Reception. When a frame with a matching filter criterion is received, the data is copied in mailbox 1 and LED is toggled a few times and the code gets ready for the next frame. If a message of any other MSGID is received, an ACK is provided Completion of reception is determined by polling CAN\_NDAT\_21 register. No interrupts are used. Refer to [Programming Examples and Debug Strategies for the DCAN Module](#) for useful information about this example

#### Hardware Required

- An external CAN node that transmits to CAN-A on the C2000 MCU

#### Watch Variables

- rxMsgCount - A counter for the number of messages received
- rxMsgData - An array with the data that was received

## 25.16 CAN Registers

This section describes the Controller Area Network registers.

### 25.16.1 CAN Base Address Table

**Table 25-7. CAN Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
CanaRegs	<a href="#">CAN_REGS</a>	CANA_BASE	0x0004_8000	YES	YES	-	YES	YES	YES

### 25.16.2 CAN\_REGS Registers

Table 25-8 lists the memory-mapped registers for the CAN\_REGS registers. All register offset addresses not listed in Table 25-8 should be considered as reserved locations and the register contents should not be modified.

**Table 25-8. CAN\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	CAN_CTL	CAN Control Register		<a href="#">Go</a>
4h	CAN_ES	Error and Status Register		<a href="#">Go</a>
8h	CAN_ERRC	Error Counter Register		<a href="#">Go</a>
Ch	CAN_BTR	Bit Timing Register		<a href="#">Go</a>
10h	CAN_INT	Interrupt Register		<a href="#">Go</a>
14h	CAN_TEST	Test Register		<a href="#">Go</a>
1Ch	CAN_PERR	CAN Parity Error Code Register		<a href="#">Go</a>
40h	CAN_RAM_INIT	CAN RAM Initialization Register		<a href="#">Go</a>
50h	CAN_GLB_INT_EN	CAN Global Interrupt Enable Register		<a href="#">Go</a>
54h	CAN_GLB_INT_FLG	CAN Global Interrupt Flag Register		<a href="#">Go</a>
58h	CAN_GLB_INT_CLR	CAN Global Interrupt Clear Register		<a href="#">Go</a>
80h	CAN_ABOTR	Auto-Bus-On Time Register		<a href="#">Go</a>
84h	CAN_TXRQ_X	CAN Transmission Request Register		<a href="#">Go</a>
88h	CAN_TXRQ_21	CAN Transmission Request 2_1 Register		<a href="#">Go</a>
98h	CAN_NDAT_X	CAN New Data Register		<a href="#">Go</a>
9Ch	CAN_NDAT_21	CAN New Data 2_1 Register		<a href="#">Go</a>
ACh	CAN_IPEN_X	CAN Interrupt Pending Register		<a href="#">Go</a>
B0h	CAN_IPEN_21	CAN Interrupt Pending 2_1 Register		<a href="#">Go</a>
C0h	CAN_MVAL_X	CAN Message Valid Register		<a href="#">Go</a>
C4h	CAN_MVAL_21	CAN Message Valid 2_1 Register		<a href="#">Go</a>
D8h	CAN_IP_MUX21	CAN Interrupt Multiplexer 2_1 Register		<a href="#">Go</a>
100h	CAN_IF1CMD	IF1 Command Register		<a href="#">Go</a>
104h	CAN_IF1MSK	IF1 Mask Register		<a href="#">Go</a>
108h	CAN_IF1ARB	IF1 Arbitration Register		<a href="#">Go</a>
10Ch	CAN_IF1MCTL	IF1 Message Control Register		<a href="#">Go</a>
110h	CAN_IF1DATA	IF1 Data A Register		<a href="#">Go</a>
114h	CAN_IF1DATB	IF1 Data B Register		<a href="#">Go</a>
120h	CAN_IF2CMD	IF2 Command Register		<a href="#">Go</a>
124h	CAN_IF2MSK	IF2 Mask Register		<a href="#">Go</a>
128h	CAN_IF2ARB	IF2 Arbitration Register		<a href="#">Go</a>
12Ch	CAN_IF2MCTL	IF2 Message Control Register		<a href="#">Go</a>
130h	CAN_IF2DATA	IF2 Data A Register		<a href="#">Go</a>
134h	CAN_IF2DATB	IF2 Data B Register		<a href="#">Go</a>
140h	CAN_IF3OBS	IF3 Observation Register		<a href="#">Go</a>
144h	CAN_IF3MSK	IF3 Mask Register		<a href="#">Go</a>
148h	CAN_IF3ARB	IF3 Arbitration Register		<a href="#">Go</a>
14Ch	CAN_IF3MCTL	IF3 Message Control Register		<a href="#">Go</a>
150h	CAN_IF3DATA	IF3 Data A Register		<a href="#">Go</a>
154h	CAN_IF3DATB	IF3 Data B Register		<a href="#">Go</a>
160h	CAN_IF3UPD	IF3 Update Enable Register		<a href="#">Go</a>



Complex bit access types are encoded to fit into small table cells. [Table 25-9](#) shows the codes that are used for access types in this section.

**Table 25-9. CAN\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 25.16.2.1 CAN\_CTL Register (Offset = 0h) [Reset = 00001401h]

CAN\_CTL is shown in [Figure 25-22](#) and described in [Table 25-10](#).

Return to the [Summary Table](#).

This register is used for configuring the CAN module in terms of interrupts, parity, debug-mode behavior etc.

**Figure 25-22. CAN\_CTL Register**

31	30	29	28	27	26	25	24
RESERVED						RESERVED	RESERVED
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED			DE3	DE2	DE1	IE1	INITDBG
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
SWR	RESERVED	PMD				ABO	IDS
R-0/W1C-0h	R-0h	R/W-5h				R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
Test	CCE	DAR	RESERVED	EIE	SIE	IE0	Init
R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h

**Table 25-10. CAN\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	RESERVED	R/W	0h	Reserved
24	RESERVED	R/W	0h	Reserved
23-21	RESERVED	R	0h	Reserved
20	DE3	R/W	0h	Enable DMA request line for IF3 0 Disabled 1 Enabled Note: A pending DMA request for IF3 remains active until first access to one of the IF3 registers. Reset type: SYSRSn
19	DE2	R/W	0h	Enable DMA request line for IF2 0 Disabled 1 Enabled Note: A pending DMA request for IF1 remains active until first access to one of the IF2 registers. Reset type: SYSRSn
18	DE1	R/W	0h	Enable DMA request line for IF1 0 Disabled 1 Enabled Note: A pending DMA request for IF1 remains active until first access to one of the IF1 registers. Reset type: SYSRSn
17	IE1	R/W	0h	Interrupt line 1 Enable 0 CANINT1 is disabled. 1 CANINT1 is enabled. Interrupts will assert CANINT1 line to 1 line remains active until pending interrupts are processed. Reset type: SYSRSn

**Table 25-10. CAN\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	INITDBG	R	0h	Debug Mode Status Bit: This bit indicates the internal init state for a debug access 0 Not in debug mode, or debug mode requested but not entered. 1 Debug mode requested and internally entered the CAN module is ready for debug accesses. Reset type: SYSRSn
15	SWR	R-0/W1C	0h	Software Reset Enable Bit: This bit activates the software reset. 0 Normal Operation. 1 Module is forced to reset state. This bit will get cleared automatically one clock cycle after execution of software reset. Note: To execute software reset, the following procedure is necessary: 1. Set INIT bit to shut down CAN communication. 2. Set SWR bit. Note: This bit is write-protected by Init bit. If module is reset using the SWR bit, no user configuration is lost. Only status bits get reset along with logic which needs to be reset for the next CAN transaction. If module is reset using SOFTPRES register, entire module will get reset, including configuration registers. Reset type: SYSRSn
14	RESERVED	R	0h	Reserved
13-10	PMD	R/W	5h	Parity on/off 0101 Parity function disabled Any other value - Parity function enabled Reset type: SYSRSn
9	ABO	R/W	0h	Auto-Bus-On Enable 0 The Auto-Bus-On feature is disabled 1 The Auto-Bus-On feature is enabled Reset type: SYSRSn
8	IDS	R/W	0h	Interruption Debug Support Enable 0 When Debug mode is requested, the CAN module will wait for a started transmission or reception to be completed before entering Debug mode 1 When Debug mode is requested, the CAN module will interrupt any transmission or reception, and enter Debug mode immediately. Reset type: SYSRSn
7	Test	R/W	0h	Test Mode Enable 0 Disable Test Mode (Normal operation) 1 Enable Test Mode Reset type: SYSRSn
6	CCE	R/W	0h	Configuration Change Enable 0 The CPU has no write access to the configuration registers. 1 The CPU has write access to the configuration registers (when Init bit is set). Reset type: SYSRSn
5	DAR	R/W	0h	Disable Automatic Retransmission 0 Automatic Retransmission of 'not successful' messages enabled. 1 Automatic Retransmission disabled. Reset type: SYSRSn
4	RESERVED	R	0h	Reserved
3	EIE	R/W	0h	Error Interrupt Enable 0 Disabled - PER, BOff and EWarn bits cannot generate an interrupt. 1 Enabled - PER, BOff and EWarn bits can generate an interrupt at CANINT0 line and affect the Interrupt Register. Reset type: SYSRSn

**Table 25-10. CAN\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SIE	R/W	0h	Status Change Interrupt Enable 0 Disabled - RxOk, TxOk and LEC bits cannot generate an interrupt. 1 Enabled - RxOk, TxOk and LEC can generate an interrupt on the CANINT0 line Reset type: SYSRSn
1	IE0	R/W	0h	Interrupt line 0 Enable 0 CANINT0 is disabled. 1 CANINT0 is enabled. Interrupts will assert CANINT0 line to 1 line remains active until pending interrupts are processed. Reset type: SYSRSn
0	Init	R/W	1h	Initialization Mode This bit is used to keep the CAN module inactive during bit timing configuration and message RAM initialization. It is set automatically during a bus off event. Clearing this bit will not shorten the bus recovery time. 0 CAN module processes messages normally 1 CAN module ignores bus activity Reset type: SYSRSn

### 25.16.2.2 CAN\_ES Register (Offset = 4h) [Reset = 0000007h]

CAN\_ES is shown in [Figure 25-23](#) and described in [Table 25-11](#).

Return to the [Summary Table](#).

This register indicates error conditions, if any, of the CAN module. Interrupts are generated by PER, BOff and EWarn bits (if EIE bit in CAN Control Register is set) and by RxOk, TxOk, and LEC bits (if SIE bit in CAN Control Register is set). A change of bit EPass will not generate an Interrupt.

Reading the Error and Status Register clears the PER, RxOk and TxOk bits and sets the LEC to value '7'. Additionally, the Status Interrupt value (0x8000) in the Interrupt Register will be replaced by the next lower priority interrupt value.

For debug support, the auto clear functionality of Error and Status Register (clear of status flags by read) is disabled when in Debug/Suspend mode.

**Figure 25-23. CAN\_ES Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED					RESERVED	RESERVED	PER
R-0h				R-0h		R-0h	R-0h
7	6	5	4	3	2	1	0
BOff	EWarn	EPass	RxOk	TxOk	LEC		
R-0h	R-0h	R-0h	R-0h	R-0h	R-7h		

**Table 25-11. CAN\_ES Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	PER	R	0h	Parity Error Detected: This bit will be reset after the CPU reads the register. 0 No parity error has been detected since last read access. 1 The parity check mechanism has detected a parity error in the Message RAM. Reset type: SYSRSn
7	BOff	R	0h	Bus-off Status Bit: 0 The CAN module is not in Bus-Off state. 1 The CAN module is in Bus-Off state. Reset type: SYSRSn
6	EWarn	R	0h	Warning State Bit: 0 Both error counters are below the error warning limit of 96. 1 At least one of the error counters has reached the error warning limit of 96. Reset type: SYSRSn
5	EPass	R	0h	Error Passive State 0 On CAN Bus error, the CAN could send active error frames. 1 The CAN Core is in the error passive state as defined in the CAN Specification. Reset type: SYSRSn

**Table 25-11. CAN\_ES Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	RxOk	R	0h	<p>Reception status Bit: This bit indicates the status of reception. The bit will be reset after the CPU reads the register.</p> <p>0 No message has been successfully received since the last time when this bit was read by the CPU. This bit is never reset by CAN internal events.</p> <p>1 A message has been successfully received since the last time when this bit was reset by a read access of the CPU. This bit will be set independent of the result of acceptance filtering.</p> <p>Reset type: SYSRSn</p>
3	TxOk	R	0h	<p>Transmission status Bit: This bit indicates the status of transmission. The bit will be reset after the CPU reads the register.</p> <p>0 No message has been successfully transmitted since the last time when this bit was read by the CPU. This bit is never reset by CAN internal events.</p> <p>1 A message has been successfully transmitted (error free and acknowledged by at least one other node) since the last time when this bit was cleared by a read access of the CPU.</p> <p>Reset type: SYSRSn</p>
2-0	LEC	R	7h	<p>Last Error Code</p> <p>The LEC field indicates the type of the last error on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error. This field will be reset to '7' whenever the CPU reads the register.</p> <p>0 No Error</p> <p>1 Stuff Error: More than five equal bits in a row have been detected in a part of a received message where this is not allowed.</p> <p>2 Form Error: A fixed format part of a received frame has the wrong format.</p> <p>3 Ack Error: The message this CAN Core transmitted was not acknowledged by another node.</p> <p>4 Bit1 Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.</p> <p>5 Bit0 Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (logical value '0'), but the monitored bus level was recessive. During Bus-Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus-Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).</p> <p>6 CRC Error: In a received message, the CRC check sum was incorrect. (CRC received for an incoming message does not match the calculated CRC for the received data).</p> <p>7 No CAN bus event was detected since the last time when CPU has read the Error and Status Register. Any read access to the Error and Status Register re-initializes the LEC to value '7'.</p> <p>Reset type: SYSRSn</p>

### 25.16.2.3 CAN\_ERRC Register (Offset = 8h) [Reset = 0000000h]

CAN\_ERRC is shown in [Figure 25-24](#) and described in [Table 25-12](#).

Return to the [Summary Table](#).

This register reflects the value of the Transmit and Receive error counters

**Figure 25-24. CAN\_ERRC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RP		REC						TEC							
R-0h				R-0h						R-0h					

**Table 25-12. CAN\_ERRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RP	R	0h	Receive Error Passive 0 The Receive Error Counter is below the error passive level. 1 The Receive Error Counter has reached the error passive level as defined in the CAN Specification. Reset type: SYSRSn
14-8	REC	R	0h	Receive Error Counter Actual state of the Receive Error Counter (values from 0 to 127). Reset type: SYSRSn
7-0	TEC	R	0h	Transmit Error Counter Actual state of the Transmit Error Counter. (values from 0 to 255). Reset type: SYSRSn

### 25.16.2.4 CAN\_BTR Register (Offset = Ch) [Reset = 00002301h]

CAN\_BTR is shown in [Figure 25-25](#) and described in [Table 25-13](#).

Return to the [Summary Table](#).

This register is used to configure the bit-timing parameters for the CAN module. This register is only writable if CCE and Init bits in the CAN Control Register are set.

The CAN bit time may be programmed in the range of 8 to 25 time quanta.

The CAN time quantum may be programmed in the range of 1 to 1024 CAN\_CLK periods.

**Figure 25-25. CAN\_BTR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED				BRPE			
R-0h				R/W-0h			
15	14	13	12	11	10	9	8
RESERVED	TSEG2			TSEG1			
R-0h		R/W-2h		R/W-3h			
7	6	5	4	3	2	1	0
SJW		BRP					
R/W-0h		R/W-1h					

**Table 25-13. CAN\_BTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-16	BRPE	R/W	0h	Baud Rate Prescaler Extension Valid programmed values are 0 to 15. By programming BRPE the Baud Rate Prescaler can be extended to values up to 1024. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn
15	RESERVED	R	0h	Reserved
14-12	TSEG2	R/W	2h	Time segment after the sample point Valid programmed values are 0 to 7. The actual TSeg2 value which is interpreted for the Bit Timing will be the programmed TSeg2 value + 1. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn
11-8	TSEG1	R/W	3h	Time segment before the sample point Valid programmed values are 1 to 15. The actual TSeg1 value interpreted for the Bit Timing will be the programmed TSeg1 value + 1. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn
7-6	SJW	R/W	0h	Synchronization Jump Width Valid programmed values are 0 to 3. The actual SJW value interpreted for the Synchronization will be the programmed SJW value + 1. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn



**Table 25-13. CAN\_BTR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-0	BRP	R/W	1h	Baud Rate Prescaler- Value by which the CAN_CLK frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid programmed values are 0 to 63. The actual BRP value interpreted for the Bit Timing will be the programmed BRP value + 1. Note: This bit is Write Protected by CCE bit. Reset type: SYSRSn

### 25.16.2.5 CAN\_INT Register (Offset = 10h) [Reset = 0000000h]

CAN\_INT is shown in [Figure 25-26](#) and described in [Table 25-14](#).

Return to the [Summary Table](#).

This register is used to identify the source of the interrupt(s).

**Figure 25-26. CAN\_INT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								INT1ID								INT0ID															
R-0h								R-0h								R-0h															

**Table 25-14. CAN\_INT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	INT1ID	R	0h	<p>Interrupt 1 Cause</p> <p>0x00 No interrupt is pending.</p> <p>0x01-0x20 Number of message object (mailbox) which caused the interrupt.</p> <p>0x21-0xFF Unused.</p> <p>If several interrupts are pending, the CAN Interrupt Register will point to the pending interrupt with the highest priority.</p> <p>Note: The CANINT1 interrupt line remains active until INT1ID reaches value 0 (the cause of the interrupt is reset) or until IE0 is cleared. A message interrupt is cleared by clearing the mailbox's IntPnd bit. Among the message interrupts, the mailbox's interrupt priority decreases with increasing message number.</p> <p>Reset type: SYSRSn</p>
15-0	INT0ID	R	0h	<p>Interrupt 0 Cause</p> <p>0x0000 - No interrupt is pending.</p> <p>0x0001 - 0x0020 - Number of message object which caused the interrupt.</p> <p>0x0021 - 0x7FFF - Unused.</p> <p>0x8000 - Error and Status Register value is not 0x07.</p> <p>0x8001 - 0xFFFF - Unused.</p> <p>If several interrupts are pending, the CAN Interrupt Register will point to the pending interrupt with the highest priority.</p> <p>Note: The CANINT0 interrupt line remains active until INT0ID reaches value 0 (the cause of the interrupt is reset) or until IE0 is cleared. The Status Interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number.</p> <p>Reset type: SYSRSn</p>

### 25.16.2.6 CAN\_TEST Register (Offset = 14h) [Reset = 0000000h]

CAN\_TEST is shown in [Figure 25-27](#) and described in [Table 25-15](#).

Return to the [Summary Table](#).

This register is used to configure the various test options supported. For all test modes, the Test bit in CAN Control Register needs to be set to one. If Test bit is set, the RDA, EXL, Tx1, Tx0, LBack and Silent bits are writable. Bit Rx monitors the state of CANRX pin and therefore is only readable. All Test Register functions are disabled when Test bit is cleared.

Note: Setting Tx[1:0] other than '00' will disturb message transfer.

Note: When the internal loop back mode is active (bit LBack is set), bit EXL will be ignored.

**Figure 25-27. CAN\_TEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						RDA	EXL
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RX	TX		LBACK	SILENT	RESERVED		
R-0h	R/W-0h		R/W-0h	R/W-0h	R-0h		

**Table 25-15. CAN\_TEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	RDA	R/W	0h	RAM Direct Access Enable: 0 Normal Operation. 1 Direct access to the RAM is enabled while in Test Mode. Reset type: SYSRSn
8	EXL	R/W	0h	External Loop Back Mode: 0 Disabled. 1 Enabled. Reset type: SYSRSn
7	RX	R	0h	Monitors the actual value of the CANRX pin: 0 The CAN bus is dominant. 1 The CAN bus is recessive. Reset type: SYSRSn
6-5	TX	R/W	0h	Control of CANTX pin: 00 Normal operation, CANTX is controlled by the CAN Core. 01 Sample Point can be monitored at CANTX pin. 10 CANTX pin drives a dominant value. 11 CANTX pin drives a recessive value. Reset type: SYSRSn
4	LBACK	R/W	0h	Loop Back Mode: 0 Disabled. 1 Enabled. Reset type: SYSRSn

**Table 25-15. CAN\_TEST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	SILENT	R/W	0h	Silent Mode: 0 Disabled. 1 Enabled. Reset type: SYSRSn
2-0	RESERVED	R	0h	Reserved

### 25.16.2.7 CAN\_PERR Register (Offset = 1Ch) [Reset = 0000XXh]

CAN\_PERR is shown in [Figure 25-28](#) and described in [Table 25-16](#).

Return to the [Summary Table](#).

This register indicates the Word/Mailbox number where a parity error has been detected. If a parity error is detected, the PER flag will be set in the Error and Status Register. This bit is not reset by the parity check mechanism

it must be reset by reading the Error and Status Register. In addition to the PER flag, the Parity Error Code Register will indicate the memory area where the parity error has been detected. If more than one word with a parity error was detected, the highest word number with a parity error will be displayed. After a parity error has been detected, the register will hold the last error code until power is removed.

**Figure 25-28. CAN\_PERR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED					WORD_NUM					MSG_NUM					
R-0h					R-Xh					R-XXh					

**Table 25-16. CAN\_PERR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R	0h	Reserved
10-8	WORD_NUM	R	Xh	0x01-0x05 Word number where parity error has been detected. RDA word number (1 to 5) of the mailbox (according to the Message RAM representation in RDA mode). Reset type: SYSRSn
7-0	MSG_NUM	R	XXh	0x01-0x21 Mailbox number where parity error has been detected Reset type: SYSRSn

### 25.16.2.8 CAN\_RAM\_INIT Register (Offset = 40h) [Reset = 0000005h]

CAN\_RAM\_INIT is shown in [Figure 25-29](#) and described in [Table 25-17](#).

Return to the [Summary Table](#).

This register is used to initialize the Mailbox RAM. It clears the entire mailbox RAM, including the MsgVal bits.

**Figure 25-29. CAN\_RAM\_INIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		RAM_INIT_DONE	CAN_RAM_INIT	KEY3	KEY2	KEY1	KEY0
R-0h		R-0h	R/W-0h	R/W-0h	R/W-1h	R/W-0h	R/W-1h

**Table 25-17. CAN\_RAM\_INIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5	RAM_INIT_DONE	R	0h	CAN Mailbox RAM initialization status: 0 Read: Initialization is on-going or initialization not initiated. 1 Read: Initialization complete Reset type: SYSRSn
4	CAN_RAM_INIT	R/W	0h	Initiate CAN Mailbox RAM initialization: 0 Read: Initialization complete or initialization not initiated. Write: No action 1 Read: Initialization is on-going Write: Initiate CAN Mailbox RAM initialization. After initialization, this bit will be automatically cleared to 0. Reset type: SYSRSn
3	KEY3	R/W	0h	See Key 0 Reset type: SYSRSn
2	KEY2	R/W	1h	See Key 0 Reset type: SYSRSn
1	KEY1	R/W	0h	See Key 0 Reset type: SYSRSn
0	KEY0	R/W	1h	KEY3-KEY0 should be 1010 for any write to this register to be valid. These bits will be restored to their reset state after the CAN RAM initialization is complete. Reset type: SYSRSn

### 25.16.2.9 CAN\_GLB\_INT\_EN Register (Offset = 50h) [Reset = 0000000h]

CAN\_GLB\_INT\_EN is shown in [Figure 25-30](#) and described in [Table 25-18](#).

Return to the [Summary Table](#).

This register is used to enable the interrupt lines to the PIE.

**Figure 25-30. CAN\_GLB\_INT\_EN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						GLBINT1_EN	GLBINT0_EN
R-0h						R/W-0h	R/W-0h

**Table 25-18. CAN\_GLB\_INT\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	GLBINT1_EN	R/W	0h	Global Interrupt Enable for CANINT1 0 CANINT1 does not generate interrupt to PIE 1 CANINT1 generates interrupt to PIE if interrupt condition occurs Reset type: SYSRSn
0	GLBINT0_EN	R/W	0h	Global Interrupt Enable for CANINT0 0 CANINT0 does not generate interrupt to PIE 1 CANINT0 generates interrupt to PIE if interrupt condition occurs Reset type: SYSRSn

### 25.16.2.10 CAN\_GLB\_INT\_FLG Register (Offset = 54h) [Reset = 0000000h]

CAN\_GLB\_INT\_FLG is shown in [Figure 25-31](#) and described in [Table 25-19](#).

Return to the [Summary Table](#).

This register indicates if and when the interrupt line to the PIE is active.

**Figure 25-31. CAN\_GLB\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						INT1_FLG	INT0_FLG
R-0h						R-0h	R-0h

**Table 25-19. CAN\_GLB\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	INT1_FLG	R	0h	CANINT1 Flag 0 No interrupt generated 1 Interrupt is generated due to CANINT1 (refer to CAN Interrupt Status Register for the condition) Reset type: SYSRSn
0	INT0_FLG	R	0h	CANINT0 Flag 0 No interrupt generated 1 Interrupt is generated due to CANINT0 (refer to CAN Interrupt Status Register for the condition) Reset type: SYSRSn



### 25.16.2.11 CAN\_GLB\_INT\_CLR Register (Offset = 58h) [Reset = 0000000h]

CAN\_GLB\_INT\_CLR is shown in [Figure 25-32](#) and described in [Table 25-20](#).

Return to the [Summary Table](#).

This register is used to clear the interrupt to the PIE.

**Figure 25-32. CAN\_GLB\_INT\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						INT1_FLG_CLR	INT0_FLG_CLR
R-0h						W-0h	W-0h

**Table 25-20. CAN\_GLB\_INT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	INT1_FLG_CLR	W	0h	Global Interrupt flag clear for CANINT1 0 No effect 1 Write 1 to clear the corresponding bit of the Global Interrupt Flag Register and allow the PIE to receive another interrupt from CANINT1. Reset type: SYSRSn
0	INT0_FLG_CLR	W	0h	Global Interrupt flag clear for CANINT0 0 No effect 1 Write 1 to clear the corresponding bit of the Global Interrupt Flag Register and allow the PIE to receive another interrupt from CANINT0. Reset type: SYSRSn

### 25.16.2.12 CAN\_ABOTR Register (Offset = 80h) [Reset = 0000000h]

CAN\_ABOTR is shown in [Figure 25-33](#) and described in [Table 25-21](#).

Return to the [Summary Table](#).

This register is used to introduce a variable delay before the Bus-off recovery sequence is started.

**Figure 25-33. CAN\_ABOTR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ABO_Time																															
R/W-0h																															

**Table 25-21. CAN\_ABOTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ABO_Time	R/W	0h	<p>Auto-Bus-On Timer</p> <p>Number of clock cycles before a Bus-Off recovery sequence is started by clearing the Init bit. 'Clock' refers to the input clock to the CAN module. This function has to be enabled by setting bit ABO in CAN Control Register.</p> <p>The Auto-Bus-On timer is realized by a 32-bit counter which starts to count down to zero when the module goes Bus-Off. The counter will be reloaded with the preload value of the ABO Time register after this phase.</p> <p>NOTE: On write access to the CAN Control register while Auto-Bus-On timer is running, the Auto-Bus-On procedure will be aborted.</p> <p>NOTE: During Debug mode, running Auto-Bus-On timer will be paused.</p> <p>Reset type: SYSRSn</p>

### 25.16.2.13 CAN\_TXRQ\_X Register (Offset = 84h) [Reset = 0000000h]

CAN\_TXRQ\_X is shown in [Figure 25-34](#) and described in [Table 25-22](#).

Return to the [Summary Table](#).

With these bits, the CPU can detect if one or more bits in the CAN Transmission Request 21 Register (CAN\_TXRQ\_21) is set. Each bit in this register represents a group of eight mailboxes. If at least one of the TxRqst bits of these message objects is set, the corresponding bit in this register will be set.

**Figure 25-34. CAN\_TXRQ\_X Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				TxRqstReg2		TxRqstReg1	
R-0h				R-0h		R-0h	

**Table 25-22. CAN\_TXRQ\_X Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3-2	TxRqstReg2	R	0h	Transmit Request Register 2 flag: Bit 2 represents byte 2 of CAN_TXRQ_21. If one or more bits in that byte are set, then bit 2 will be set. Bit 3 represents byte 3 of CAN_TXRQ_21 Register. If one or more bits in that byte are set, then bit 3 will be set. Reset type: SYSRSn
1-0	TxRqstReg1	R	0h	Transmit Request Register 1 flag: Bit 0 represents byte 0 of CAN_TXRQ_21 Register. If one or more bits in that byte are set, then bit 0 will be set. Bit 1 represents byte 1 of CAN_TXRQ_21 Register. If one or more bits in that byte are set, then bit 1 will be set. Reset type: SYSRSn

### 25.16.2.14 CAN\_TXRQ\_21 Register (Offset = 88h) [Reset = 0000000h]

CAN\_TXRQ\_21 is shown in [Figure 25-35](#) and described in [Table 25-23](#).

Return to the [Summary Table](#).

This register holds the TxRqst bits of the mailboxes. By reading out these bits, the CPU can check for pending transmission requests. The TxRqst bit in a specific mailbox can be set/reset by the CPU via the IF1/IF2 message interface registers, or by the message handler after reception of a remote frame or after a successful transmission.

**Figure 25-35. CAN\_TXRQ\_21 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TxRqst																															
R-0h																															

**Table 25-23. CAN\_TXRQ\_21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TxRqst	R	0h	Transmission Request Bits (for all message objects) 0 No transmission has been requested for this message object. 1 The transmission of this message object is requested and is not yet done. Note: Bit 0 is for mailbox 1, Bit 1 is for mailbox 2, Bit 2 is for mailbox 3, ..., Bit 31 is for mailbox 32 Reset type: SYSRSn

### 25.16.2.15 CAN\_NDAT\_X Register (Offset = 98h) [Reset = 0000000h]

CAN\_NDAT\_X is shown in [Figure 25-36](#) and described in [Table 25-24](#).

Return to the [Summary Table](#).

With these bits, the CPU can detect if one or more bits in the CAN New Data 21 Register (CAN\_NDAT\_21) is set. Each bit in this register represents a group of eight mailboxes. If at least one of the NewDat bits of these mailboxes are set, the corresponding bit in this register will be set.

**Figure 25-36. CAN\_NDAT\_X Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				NewDatReg2		NewDatReg1	
R-0h				R-0h		R-0h	

**Table 25-24. CAN\_NDAT\_X Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3-2	NewDatReg2	R	0h	New Data Register 2 flag: Bit 2 represents byte 2 of CAN_NDAT_21 Register. If one or more bits in that byte are set, then bit 2 will be set. Bit 3 represents byte 3 of CAN_NDAT_21 Register. If one or more bits in that byte are set, then bit 3 will be set. Reset type: SYSRSn
1-0	NewDatReg1	R	0h	New Data Register 1 flag: Bit 0 represents byte 0 of CAN_NDAT_21 Register. If one or more bits in that byte are set, then bit 0 will be set. Bit 1 represents byte 1 of CAN_NDAT_21 Register. If one or more bits in that byte are set, then bit 1 will be set. Reset type: SYSRSn

### 25.16.2.16 CAN\_NDAT\_21 Register (Offset = 9Ch) [Reset = 0000000h]

CAN\_NDAT\_21 is shown in [Figure 25-37](#) and described in [Table 25-25](#).

Return to the [Summary Table](#).

This register holds the NewDat bits of all mailboxes. By reading out the NewDat bits, the CPU can check for which mailboxes the data portion was updated. The NewDat bit of a specific mailbox can be set/reset by the CPU via the IFx 'Message Interface' Registers or by the Message Handler after reception of a Data Frame or after a successful transmission.

**Figure 25-37. CAN\_NDAT\_21 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NewDat																															
R-0h																															

**Table 25-25. CAN\_NDAT\_21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	NewDat	R	0h	New Data Bits (for all message objects) 0 No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU. 1 The message handler or the CPU has written new data into the data portion of this message object. Note: Bit 0 is for mailbox 1, Bit 1 is for mailbox 2, Bit 2 is for mailbox 3,..., Bit 31 is for mailbox 32 Reset type: SYSRSn

### 25.16.2.17 CAN\_IPEN\_X Register (Offset = ACh) [Reset = 0000000h]

CAN\_IPEN\_X is shown in [Figure 25-38](#) and described in [Table 25-26](#).

Return to the [Summary Table](#).

With these bits, the CPU can detect if one or more bits in the CAN Interrupt Pending 21 Register (CAN\_IPEN\_21) is set. Each bit in this register represents a group of eight mailboxes. If at least one of the IntPnd bits of these mailboxes are set, the corresponding bit in this register will be set.

**Figure 25-38. CAN\_IPEN\_X Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				IntPndReg2		IntPndReg1	
R-0h				R-0h		R-0h	

**Table 25-26. CAN\_IPEN\_X Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3-2	IntPndReg2	R	0h	Interrupt Pending Register 2 flag: Bit 2 represents byte 2 of CAN_IPEN_21 Register. If one or more bits in that byte are set, then bit 2 will be set. Bit 3 represents byte 3 of CAN_IPEN_21 Register. If one or more bits in that byte are set, then bit 3 will be set. Reset type: SYSRSn
1-0	IntPndReg1	R	0h	Interrupt Pending Register 1 flag: Bit 0 represents byte 0 of CAN_IPEN_21 Register. If one or more bits in that byte are set, then bit 0 will be set. Bit 1 represents byte 1 of CAN_IPEN_21 Register. If one or more bits in that byte are set, then bit 1 will be set. Reset type: SYSRSn

### 25.16.2.18 CAN\_IPEN\_21 Register (Offset = B0h) [Reset = 0000000h]

CAN\_IPEN\_21 is shown in [Figure 25-39](#) and described in [Table 25-27](#).

Return to the [Summary Table](#).

This register holds the IntPnd bits of the mailboxes. By reading out these bits, the CPU can check for pending interrupts in the mailboxes. The IntPnd bit of a specific mailbox can be set/reset by the CPU via the IF1/IF2 interface register sets, or by the message handler after a reception or a successful transmission.

**Figure 25-39. CAN\_IPEN\_21 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IntPnd																															
R-0h																															

**Table 25-27. CAN\_IPEN\_21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	IntPnd	R	0h	<p>Interrupt Pending bits: This register contains the bits that indicate the pending interrupts in each one of the 32 mailboxes.</p> <p>0 This mailbox is not the source of an interrupt.</p> <p>1 This mailbox is the source of an interrupt.</p> <p>Note: Bit 0 is for mailbox 1, Bit 1 is for mailbox 2, Bit 2 is for mailbox 3,..., Bit 31 is for mailbox 32</p> <p>Reset type: SYSRSn</p>



### 25.16.2.19 CAN\_MVAL\_X Register (Offset = C0h) [Reset = 0000000h]

CAN\_MVAL\_X is shown in [Figure 25-40](#) and described in [Table 25-28](#).

Return to the [Summary Table](#).

With these bits, the CPU can detect if one or more bits in the CAN Message Valid 2\_1 Register (CAN\_MVAL\_21) is set. Each bit in this register represents a group of eight mailboxes. If at least one of the MsgVal bits of these mailboxes are set, the corresponding bit in this register will be set.

**Figure 25-40. CAN\_MVAL\_X Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				MsgValReg2		MsgValReg1	
R-0h				R-0h		R-0h	

**Table 25-28. CAN\_MVAL\_X Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3-2	MsgValReg2	R	0h	Message Valid Register 2 flag: Bit 2 represents byte 2 of CAN_MVAL_21 Register. If one or more bits in that byte are set, then bit 2 will be set. Bit 3 represents byte 3 of CAN_MVAL_21 Register. If one or more bits in that byte are set, then bit 3 will be set. Reset type: SYSRSn
1-0	MsgValReg1	R	0h	Message Valid Register 1 flag: Bit 0 represents byte 0 of CAN_MVAL_21 Register. If one or more bits in that byte are set, then bit 0 will be set. Bit 1 represents byte 1 of CAN_MVAL_21 Register. If one or more bits in that byte are set, then bit 1 will be set. Reset type: SYSRSn

### 25.16.2.20 CAN\_MVAL\_21 Register (Offset = C4h) [Reset = 0000000h]

CAN\_MVAL\_21 is shown in [Figure 25-41](#) and described in [Table 25-29](#).

Return to the [Summary Table](#).

This registers hold the MsgVal bits of all mailboxes. By reading out the MsgVal bits, the CPU can check which mailbox is valid. The MsgVal bit of a specific mailbox can be set/reset by the CPU via the IF1/2 'Message Interface' Registers.

**Figure 25-41. CAN\_MVAL\_21 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MsgValReg																															
R-0h																															

**Table 25-29. CAN\_MVAL\_21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	MsgValReg	R	0h	Message Valid Bits (for all message objects) 0 This message object is ignored by the message handler. 1 This message object is configured and will be considered by the message handler. Note: Bit 0 is for mailbox 1, Bit 1 is for mailbox 2, Bit 2 is for mailbox 3,..., Bit 31 is for mailbox 32 Reset type: SYSRSn

### 25.16.2.21 CAN\_IP\_MUX21 Register (Offset = D8h) [Reset = 0000000h]

CAN\_IP\_MUX21 is shown in [Figure 25-42](#) and described in [Table 25-30](#).

Return to the [Summary Table](#).

The IntMux bit determines for each mailbox, which of the two interrupt lines (CANINT0 or CANINT1) will be asserted when the IntPnd bit of that mailbox is set. Both interrupt lines can be globally enabled or disabled by setting or clearing IE0 and IE1 bits in CAN Control Register. This will also affect the INT0ID or INT1ID flags in the Interrupt Register.

**Figure 25-42. CAN\_IP\_MUX21 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IntMux																															
R/W-0h																															

**Table 25-30. CAN\_IP\_MUX21 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	IntMux	R/W	0h	Interrupt Mux bits: 0 CANINT0 line is active if corresponding IntPnd flag is one. 1 CANINT1 line is active if corresponding IntPnd flag is one. Note: Bit 0 is for mailbox 32, Bit 1 is for mailbox 1, Bit 2 is for mailbox 2,..., Bit 31 is for mailbox 31 Reset type: SYSRSn

### 25.16.2.22 CAN\_IF1CMD Register (Offset = 100h) [Reset = 0000001h]

CAN\_IF1CMD is shown in [Figure 25-43](#) and described in [Table 25-31](#).

Return to the [Summary Table](#).

The IF1/IF2 Command Registers configure and initiate the transfer between the IF1/IF2 Register sets and the Message RAM. It is configurable which portions of the message object should be transferred. A transfer is started when the CPU writes the message number to bits [7:0] of the IF1/IF2 Command Register. With this write operation, the Busy bit is automatically set to '1' to indicate that a transfer is in progress. After 4 to 14 clock cycles, the transfer between the Interface Register and the Message RAM will be completed and the Busy bit is cleared. The maximum number of cycles is needed when the message transfer coincides with a CAN message transmission, acceptance filtering, or message storage.

If the CPU writes to both IF1/IF2 Command Registers consecutively (request of a second transfer while first transfer is still in progress), the second transfer will start after the first one has been completed. The following points must be borne in mind while writing to this register: (1) Do not write zeros to the whole register. (2) Write to the register in a single 32-bit write or write the upper 16-bits before writing to the lower 16-bits.

Note: While Busy bit is one, IF1/IF2 Register sets are write protected.

Note: For debug support, the auto clear functionality of the IF1/IF2 Command Registers (clear of DMAActive flag by R/W, for devices with DMA support) is disabled during Debug/Suspend mode.

Note: If an invalid Message Number is written to bits [7:0] of the IF1/IF2 Command Register, the Message Handler may access an implemented (valid) message object instead.

**Figure 25-43. CAN\_IF1CMD Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
DIR	Mask	Arb	Control	ClrIntPnd	TXRQST	DATA_A	DATA_B
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
Busy	DMAActive	RESERVED					
R-0h	R/W-0h	R-0h					
7	6	5	4	3	2	1	0
MSG_NUM							
R/W-1h							

**Table 25-31. CAN\_IF1CMD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	DIR	R/W	0h	Write/Read 0 Direction = Read: Transfer direction is from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 Register set. That is, transfer data from the mailbox into the selected IF1/IF2 Message Buffer Registers. 1 Direction = Write: Transfer direction is from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]) . That is, transfer data from the selected IF1/IF2 Message Buffer Registers to the mailbox. The other bits of IF1/IF2 Command Mask Register have different functions depending on the transfer direction. Note: This bit is write protected by Busy bit. Reset type: SYSRSn

**Table 25-31. CAN\_IF1CMD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	Mask	R/W	0h	Access Mask Bits 0 Mask bits will not be changed 1 (Direction = Read): The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 Register set. 1 (Direction = Write): The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: This bit is write protected by Busy bit. Reset type: SYSRSn
21	Arb	R/W	0h	Access Arbitration Bits 0 Arbitration bits will not be changed 1 (Direction = Read): The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set. 1 (Direction = Write): The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: This bit is write protected by Busy bit. Reset type: SYSRSn
20	Control	R/W	0h	Access control bits. If the TxRqst/NewDat bit in this register(Bit [18]) is set, the TxRqst/NewDat bit in the IF1 message control register will be ignored. 0 Control bits will not be changed. 1 (Direction = Read): The message control bits will be transferred from the message object addressed by message number (Bits [7:0]) to the IF1 register set. 1 (Direction = Write): The message control bits will be transferred from the IF1 register set to the message object addressed by message number (Bits [7:0]). Note: This bit is write protected by the Busy bit. Reset type: SYSRSn
19	ClrIntPnd	R/W	0h	Clear Interrupt Pending Bit 0 IntPnd bit will not be changed 1 (Direction = Read): Clears IntPnd bit in the message object. 1 (Direction = Write): This bit is ignored. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
18	TXRQST	R/W	0h	Access Transmission Request (TxRqst) / New Data (NewDat) Bit 0 (Direction = Read): NewDat bit will not be changed. 0 (Direction = Write): TxRqst/NewDat bit will be handled according to the Control bit. 1 (Direction = Read): Clears NewDat bit in the message object. 1 (Direction = Write): Sets TxRqst/NewDat in message object. Note: If a CAN transmission is requested by setting TxRqst/NewDat in this register, the TxRqst/NewDat bits in the message object will be set to one independent of the values in IF1/IF2 Message Control Register. Note: A read access to a message object can be combined with the reset of the control bits IntPnd and NewDat. The values of these bits transferred to the IF1/IF2 Message Control Register always reflect the status before resetting them. Note: This bit is write protected by Busy bit. Reset type: SYSRSn

**Table 25-31. CAN\_IF1CMD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	DATA_A	R/W	0h	<p>Access Data Bytes 0-3</p> <p>0 Data Bytes 0-3 will not be changed.</p> <p>1 (Direction = Read): The Data Bytes 0-3 will be transferred from the message object addressed by the Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set.</p> <p>1 (Direction = Write): The Data Bytes 0-3 will be transferred from the IF1/IF2 Register set to the message object addressed by the Message Number (Bits [7:0]).</p> <p>Note: The duration of the message transfer is independent of the number of bytes to be transferred.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
16	DATA_B	R/W	0h	<p>Access Data Bytes 4-7</p> <p>0 Data Bytes 4-7 will not be changed.</p> <p>1 (Direction = Read): The Data Bytes 4-7 will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set.</p> <p>1 (Direction = Write): The Data Bytes 4-7 will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]).</p> <p>Note: The duration of the message transfer is independent of the number of bytes to be transferred.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
15	Busy	R	0h	<p>Busy Flag</p> <p>0 No transfer between IF1/IF2 Register Set and Message RAM is in progress.</p> <p>1 Transfer between IF1/IF2 Register Set and Message RAM is in progress.</p> <p>This bit is set to one after the message number has been written to bits [7:0]. IF1/IF2 Register Set will be write protected. The bit is cleared after read/write action has been finished.</p> <p>Reset type: SYSRSn</p>
14	DMAactive	R/W	0h	<p>DMA trigger status due to IF1 update.</p> <p>0 No IF1 DMA request is active.</p> <p>1 DMA is requested after a completed transfer between IF1 and the message RAM. The DMA request remains active until the first read or write to one of the IF1 registers an exception is a write to Message Number (Bits [7:0]) when DMAactive is one.</p> <p>Note: Due to the auto reset feature of the DMAactive bit, this bit has to be set for each subsequent DMA cycle separately.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
13-8	RESERVED	R	0h	Reserved
7-0	MSG_NUM	R/W	1h	<p>Number of message object in Message RAM which is used for data transfer</p> <p>0x00 Invalid message number</p> <p>0x01-0x20 Valid message numbers</p> <p>0x21-0xFF Invalid message numbers</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>

### 25.16.2.23 CAN\_IF1MSK Register (Offset = 104h) [Reset = FFFFFFFFh]

CAN\_IF1MSK is shown in [Figure 25-44](#) and described in [Table 25-32](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Mask Registers mirror the mask bits of a message object.

Note: While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write-protected.

**Figure 25-44. CAN\_IF1MSK Register**

31	30	29	28	27	26	25	24
MXtd	MDir	RESERVED	Msk				
R/W-1h	R/W-1h	R-1h	R/W-1FFFFFFFh				
23	22	21	20	19	18	17	16
Msk							
R/W-1FFFFFFFh							
15	14	13	12	11	10	9	8
Msk							
R/W-1FFFFFFFh							
7	6	5	4	3	2	1	0
Msk							
R/W-1FFFFFFFh							

**Table 25-32. CAN\_IF1MSK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MXtd	R/W	1h	Mask Extended Identifier 0 The extended identifier bit (Xtd) has no effect on the acceptance filtering. 1 The extended identifier bit (Xtd) is used for acceptance filtering. When 11-bit ('standard') identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
30	MDir	R/W	1h	Mask Message Direction 0 The message direction bit (Dir) has no effect on the acceptance filtering. 1 The message direction bit (Dir) is used for acceptance filtering. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
29	RESERVED	R	1h	Reserved
28-0	Msk	R/W	1FFFFFFFh	Identifier Mask- 0 The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care). 1 The corresponding bit in the identifier of the message object is used for acceptance filtering. Note: This bit is write protected by Busy bit. Reset type: SYSRSn

### 25.16.2.24 CAN\_IF1ARB Register (Offset = 108h) [Reset = 0000000h]

CAN\_IF1ARB is shown in [Figure 25-45](#) and described in [Table 25-33](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Arbitration Registers mirror the arbitration bits of a message object. The Arbitration bits ID[28:0], Xtd, and Dir are used to define the identifier and type of outgoing messages and (together with the Mask bits Msk[28:0], MXtd, and MDir) for acceptance filtering of incoming messages.

A received message is stored into the valid message object with matching identifier and Direction = receive (Data Frame) or Direction = transmit (Remote Frame).

Extended frames can be stored only in message objects with Xtd = one, standard frames in message objects with Xtd = zero.

If a received message (Data Frame or Remote Frame) matches more than one valid message objects, it is stored into the one with the lowest message number.

Note: While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write-protected.

**Figure 25-45. CAN\_IF1ARB Register**

31	30	29	28	27	26	25	24
MsgVal	Xtd	Dir	ID				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
ID							
R/W-0h							
15	14	13	12	11	10	9	8
ID							
R/W-0h							
7	6	5	4	3	2	1	0
ID							
R/W-0h							

**Table 25-33. CAN\_IF1ARB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MsgVal	R/W	0h	<p>Message Valid</p> <p>0 The mailbox is disabled. (The message object is ignored by the message handler).</p> <p>1 The mailbox is enabled. (The message object is to be used by the message handler).</p> <p>The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets the Init bit in the CAN Control Register.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
30	Xtd	R/W	0h	<p>Extended Identifier</p> <p>0 The 11-bit ('standard') Identifier is used for this message object.</p> <p>1 The 29-bit ('extended') Identifier is used for this message object.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>



**Table 25-33. CAN\_IF1ARB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
29	Dir	R/W	0h	Message Direction 0 Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, that frame is stored in this message object. 1 Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = one). Note: This bit is write protected by Busy bit. Reset type: SYSRSn
28-0	ID	R/W	0h	Message Identifier ID[28:0] 29-bit Identifier ('Extended Frame') ID[28:18] 11-bit Identifier ('Standard Frame') Note: This bit is write protected by Busy bit. Reset type: SYSRSn

### 25.16.2.25 CAN\_IF1MCTL Register (Offset = 10Ch) [Reset = 0000000h]

CAN\_IF1MCTL is shown in [Figure 25-46](#) and described in [Table 25-34](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Message Control Registers mirror the message control bits of a message object. This register has control/status bits pertaining to interrupts, acceptance mask, remote frames and FIFO option.

**Figure 25-46. CAN\_IF1MCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EoB	RESERVED			DLC			
R/W-0h	R-0h			R/W-0h			

**Table 25-34. CAN\_IF1MCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	NewDat	R/W	0h	<p>New Data</p> <p>0 No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU.</p> <p>1 The message handler or the CPU has written new data into the data portion of this message object.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
14	MsgLst	R/W	0h	<p>Message Lost (only valid for message objects with direction = receive)</p> <p>0 No message lost since the last time when this bit was reset by the CPU.</p> <p>1 The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
13	IntPnd	R/W	0h	<p>Interrupt Pending</p> <p>0 This message object is not the source of an interrupt.</p> <p>1 This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
12	UMask	R/W	0h	<p>Use Acceptance Mask</p> <p>0 Mask ignored</p> <p>1 Use Mask (Msk[28:0], MXtd, and MDir) for acceptance filtering</p> <p>If the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>

**Table 25-34. CAN\_IF1MCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	TxE	R/W	0h	Transmit Interrupt Enable 0 IntPnd will not be triggered after the successful transmission of a frame. 1 IntPnd will be triggered after the successful transmission of a frame. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
10	RxE	R/W	0h	Receive Interrupt Enable 0 IntPnd will not be triggered after the successful reception of a frame. 1 IntPnd will be triggered after the successful reception of a frame. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
9	RmtEn	R/W	0h	Remote Enable 0 At the reception of a remote frame, TxRqst is not changed. 1 At the reception of a remote frame, TxRqst is set. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
8	TxRqst	R/W	0h	Transmit Request 0 This message object is not waiting for a transmission. 1 The transmission of this message object is requested and is not yet done. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
7	EoB	R/W	0h	End of Block 0 The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block. 1 The message object is a single message object or the last message object in a FIFO Buffer Block. Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
6-4	RESERVED	R	0h	Reserved
3-0	DLC	R/W	0h	Data length code 0-8 Data frame has 0-8 data bytes. 9-15 Data frame has 8 data bytes. Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message. Note: This bit is write protected by Busy bit. Reset type: SYSRSn

### 25.16.2.26 CAN\_IF1DATA Register (Offset = 110h) [Reset = 0000000h]

CAN\_IF1DATA is shown in [Figure 25-47](#) and described in [Table 25-35](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message. The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order. In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first. All bits in this register are write-protected by the Busy bit.

**Figure 25-47. CAN\_IF1DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data_3								Data_2								Data_1								Data_0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 25-35. CAN\_IF1DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	Data_3	R/W	0h	Data Byte 3 Reset type: SYSRSn
23-16	Data_2	R/W	0h	Data Byte 2 Reset type: SYSRSn
15-8	Data_1	R/W	0h	Data Byte 1 Reset type: SYSRSn
7-0	Data_0	R/W	0h	Data Byte 0 Reset type: SYSRSn

### 25.16.2.27 CAN\_IF1DATB Register (Offset = 114h) [Reset = 0000000h]

CAN\_IF1DATB is shown in [Figure 25-48](#) and described in [Table 25-36](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message. The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order. In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first. All bits in this register are write-protected by the Busy bit.

**Figure 25-48. CAN\_IF1DATB Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data_7								Data_6								Data_5								Data_4							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 25-36. CAN\_IF1DATB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	Data_7	R/W	0h	Data Byte 7 Reset type: SYSRSn
23-16	Data_6	R/W	0h	Data Byte 6 Reset type: SYSRSn
15-8	Data_5	R/W	0h	Data Byte 5 Reset type: SYSRSn
7-0	Data_4	R/W	0h	Data Byte 4 Reset type: SYSRSn

### 25.16.2.28 CAN\_IF2CMD Register (Offset = 120h) [Reset = 0000001h]

CAN\_IF2CMD is shown in [Figure 25-49](#) and described in [Table 25-37](#).

Return to the [Summary Table](#).

The IF1/IF2 Command Registers configure and initiate the transfer between the IF1/IF2 Register sets and the Message RAM. It is configurable which portions of the message object should be transferred. A transfer is started when the CPU writes the message number to bits [7:0] of the IF1/IF2 Command Register. With this write operation, the Busy bit is automatically set to '1' to indicate that a transfer is in progress. After 4 to 14 clock cycles, the transfer between the Interface Register and the Message RAM will be completed and the Busy bit is cleared. The maximum number of cycles is needed when the message transfer coincides with a CAN message transmission, acceptance filtering, or message storage.

If the CPU writes to both IF1/IF2 Command Registers consecutively (request of a second transfer while first transfer is still in progress), the second transfer will start after the first one has been completed. The following points must be borne in mind while writing to this register: (1) Do not write zeros to the whole register. (2) Write to the register in a single 32-bit write or write the upper 16-bits before writing to the lower 16- bits.

Note: While Busy bit is one, IF1/IF2 Register sets are write protected.

Note: For debug support, the auto clear functionality of the IF1/IF2 Command Registers (clear of DMAActive flag by R/W, for devices with DMA support) is disabled during Debug/Suspend mode.

Note: If an invalid Message Number is written to bits [7:0] of the IF1/IF2 Command Register, the Message Handler may access an implemented (valid) message object instead.

**Figure 25-49. CAN\_IF2CMD Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
DIR	Mask	Arb	Control	ClrIntPnd	TxRqst	DATA_A	DATA_B
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
Busy	DMAActive	RESERVED					
R-0h	R/W-0h	R-0h					
7	6	5	4	3	2	1	0
MSG_NUM							
R/W-1h							

**Table 25-37. CAN\_IF2CMD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	DIR	R/W	0h	Write/Read 0 Direction = Read: Transfer direction is from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 Register set. That is, transfer data from the mailbox into the selected IF1/IF2 Message Buffer Registers. 1 Direction = Write: Transfer direction is from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]) . That is, transfer data from the selected IF1/IF2 Message Buffer Registers to the mailbox. The other bits of IF1/IF2 Command Mask Register have different functions depending on the transfer direction. Note: This bit is write protected by Busy bit. Reset type: SYSRSn

**Table 25-37. CAN\_IF2CMD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	Mask	R/W	0h	Access Mask Bits 0 Mask bits will not be changed 1 (Direction = Read): The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 Register set. 1 (Direction = Write): The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: This bit is write protected by Busy bit. Reset type: SYSRSn
21	Arb	R/W	0h	Access Arbitration Bits 0 Arbitration bits will not be changed 1 (Direction = Read): The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set. 1 (Direction = Write): The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]). Note: This bit is write protected by Busy bit. Reset type: SYSRSn
20	Control	R/W	0h	Access control bits. If the TxRqst/NewDat bit in this register(Bit [18]) is set, the TxRqst/NewDat bit in the IF1 message control register will be ignored. 0 Control bits will not be changed. 1 (Direction = Read): The message control bits will be transferred from the message object addressed by message number (Bits [7:0]) to the IF1 register set. 1 (Direction = Write): The message control bits will be transferred from the IF1 register set to the message object addressed by message number (Bits [7:0]). Note: This bit is write protected by the Busy bit. Reset type: SYSRSn
19	ClrIntPnd	R/W	0h	Clear Interrupt Pending Bit 0 IntPnd bit will not be changed 1 (Direction = Read): Clears IntPnd bit in the message object. 1 (Direction = Write): This bit is ignored. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
18	TxRqst	R/W	0h	Access Transmission Request (TxRqst) / New Data (NewDat) Bit 0 (Direction = Read): NewDat bit will not be changed. 0 (Direction = Write): TxRqst/NewDat bit will be handled according to the Control bit. 1 (Direction = Read): Clears NewDat bit in the message object. 1 (Direction = Write): Sets TxRqst/NewDat in message object. Note: If a CAN transmission is requested by setting TxRqst/NewDat in this register, the TxRqst/NewDat bits in the message object will be set to one independent of the values in IF1/IF2 Message Control Register. Note: A read access to a message object can be combined with the reset of the control bits IntPnd and NewDat. The values of these bits transferred to the IF1/IF2 Message Control Register always reflect the status before resetting them. Note: This bit is write protected by Busy bit. Reset type: SYSRSn

**Table 25-37. CAN\_IF2CMD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	DATA_A	R/W	0h	<p>Access Data Bytes 0-3</p> <p>0 Data Bytes 0-3 will not be changed.</p> <p>1 (Direction = Read): The Data Bytes 0-3 will be transferred from the message object addressed by the Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set.</p> <p>1 (Direction = Write): The Data Bytes 0-3 will be transferred from the IF1/IF2 Register set to the message object addressed by the Message Number (Bits [7:0]).</p> <p>Note: The duration of the message transfer is independent of the number of bytes to be transferred.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
16	DATA_B	R/W	0h	<p>Access Data Bytes 4-7</p> <p>0 Data Bytes 4-7 will not be changed.</p> <p>1 (Direction = Read): The Data Bytes 4-7 will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set.</p> <p>1 (Direction = Write): The Data Bytes 4-7 will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]).</p> <p>Note: The duration of the message transfer is independent of the number of bytes to be transferred.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
15	Busy	R	0h	<p>Busy Flag</p> <p>0 No transfer between IF1/IF2 Register Set and Message RAM is in progress.</p> <p>1 Transfer between IF1/IF2 Register Set and Message RAM is in progress.</p> <p>This bit is set to one after the message number has been written to bits [7:0]. IF1/IF2 Register Set will be write protected. The bit is cleared after read/write action has been finished.</p> <p>Reset type: SYSRSn</p>
14	DMAActive	R/W	0h	<p>DMA trigger status due to IF1 update.</p> <p>0 No IF1 DMA request is active.</p> <p>1 DMA is requested after a completed transfer between IF1 and the message RAM. The DMA request remains active until the first read or write to one of the IF1 registers</p> <p>an exception is a write to Message Number (Bits [7:0]) when DMAActive is one.</p> <p>Note: Due to the auto reset feature of the DMAActive bit, this bit has to be set for each subsequent DMA cycle separately.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
13-8	RESERVED	R	0h	Reserved
7-0	MSG_NUM	R/W	1h	<p>Number of message object in Message RAM which is used for data transfer</p> <p>0x00 Invalid message number</p> <p>0x01-0x20 Valid message numbers</p> <p>0x21-0xFF Invalid message numbers</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>



### 25.16.2.29 CAN\_IF2MSK Register (Offset = 124h) [Reset = FFFFFFFFh]

CAN\_IF2MSK is shown in [Figure 25-50](#) and described in [Table 25-38](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Mask Registers mirror the mask bits of a message object.

Note: While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write-protected.

**Figure 25-50. CAN\_IF2MSK Register**

31	30	29	28	27	26	25	24
MXtd	MDir	RESERVED	Msk				
R/W-1h	R/W-1h	R-1h	R/W-1FFFFFFFh				
23	22	21	20	19	18	17	16
Msk							
R/W-1FFFFFFFh							
15	14	13	12	11	10	9	8
Msk							
R/W-1FFFFFFFh							
7	6	5	4	3	2	1	0
Msk							
R/W-1FFFFFFFh							

**Table 25-38. CAN\_IF2MSK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MXtd	R/W	1h	Mask Extended Identifier 0 The extended identifier bit (Xtd) has no effect on the acceptance filtering. 1 The extended identifier bit (Xtd) is used for acceptance filtering. When 11-bit ('standard') identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
30	MDir	R/W	1h	Mask Message Direction 0 The message direction bit (Dir) has no effect on the acceptance filtering. 1 The message direction bit (Dir) is used for acceptance filtering. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
29	RESERVED	R	1h	Reserved
28-0	Msk	R/W	1FFFFFFFh	Identifier Mask 0 The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care). 1 The corresponding bit in the identifier of the message object is used for acceptance filtering. Note: This bit is write protected by Busy bit. Reset type: SYSRSn

### 25.16.2.30 CAN\_IF2ARB Register (Offset = 128h) [Reset = 0000000h]

CAN\_IF2ARB is shown in [Figure 25-51](#) and described in [Table 25-39](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Arbitration Registers mirror the arbitration bits of a message object. The Arbitration bits ID[28:0], Xtd, and Dir are used to define the identifier and type of outgoing messages and (together with the Mask bits Msk[28:0], MXtd, and MDir) for acceptance filtering of incoming messages.

A received message is stored into the valid message object with matching identifier and Direction = receive (Data Frame) or Direction = transmit (Remote Frame).

Extended frames can be stored only in message objects with Xtd = one, standard frames in message objects with Xtd = zero.

If a received message (Data Frame or Remote Frame) matches more than one valid message objects, it is stored into the one with the lowest message number.

Note: While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write-protected.

**Figure 25-51. CAN\_IF2ARB Register**

31	30	29	28	27	26	25	24
MsgVal	Xtd	Dir	ID				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
ID							
R/W-0h							
15	14	13	12	11	10	9	8
ID							
R/W-0h							
7	6	5	4	3	2	1	0
ID							
R/W-0h							

**Table 25-39. CAN\_IF2ARB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MsgVal	R/W	0h	<p>Message Valid</p> <p>0 The mailbox is disabled. (The message object is ignored by the message handler).</p> <p>1 The mailbox is enabled. (The message object is to be used by the message handler).</p> <p>The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets the Init bit in the CAN Control Register.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
30	Xtd	R/W	0h	<p>Extended Identifier</p> <p>0 The 11-bit ('standard') Identifier is used for this message object.</p> <p>1 The 29-bit ('extended') Identifier is used for this message object.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>

**Table 25-39. CAN\_IF2ARB Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
29	Dir	R/W	0h	Message Direction 0 Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, that frame is stored in this message object. 1 Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = one). Note: This bit is write protected by Busy bit. Reset type: SYSRSn
28-0	ID	R/W	0h	Message Identifier ID[28:0] 29-bit Identifier ('Extended Frame') ID[28:18] 11-bit Identifier ('Standard Frame') Note: This bit is write protected by Busy bit. Reset type: SYSRSn

### 25.16.2.31 CAN\_IF2MCTL Register (Offset = 12Ch) [Reset = 0000000h]

CAN\_IF2MCTL is shown in [Figure 25-52](#) and described in [Table 25-40](#).

Return to the [Summary Table](#).

The bits of the IF1/IF2 Message Control Registers mirror the message control bits of a message object. This register has control/status bits pertaining to interrupts, acceptance mask, remote frames and FIFO option.

**Figure 25-52. CAN\_IF2MCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EoB	RESERVED			DLC			
R/W-0h	R-0h			R/W-0h			

**Table 25-40. CAN\_IF2MCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	NewDat	R/W	0h	<p>New Data</p> <p>0 No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU.</p> <p>1 The message handler or the CPU has written new data into the data portion of this message object.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
14	MsgLst	R/W	0h	<p>Message Lost (only valid for message objects with direction = receive)</p> <p>0 No message lost since the last time when this bit was reset by the CPU.</p> <p>1 The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
13	IntPnd	R/W	0h	<p>Interrupt Pending</p> <p>0 This message object is not the source of an interrupt.</p> <p>1 This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>
12	UMask	R/W	0h	<p>Use Acceptance Mask</p> <p>0 Mask ignored</p> <p>1 Use Mask (Msk[28:0], MXtd, and MDir) for acceptance filtering</p> <p>If the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one.</p> <p>Note: This bit is write protected by Busy bit.</p> <p>Reset type: SYSRSn</p>

**Table 25-40. CAN\_IF2MCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	TxE	R/W	0h	Transmit Interrupt Enable 0 IntPnd will not be triggered after the successful transmission of a frame. 1 IntPnd will be triggered after the successful transmission of a frame. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
10	RxE	R/W	0h	Receive Interrupt Enable 0 IntPnd will not be triggered after the successful reception of a frame. 1 IntPnd will be triggered after the successful reception of a frame. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
9	RmtEn	R/W	0h	Remote Enable 0 At the reception of a remote frame, TxRqst is not changed. 1 At the reception of a remote frame, TxRqst is set. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
8	TxRqst	R/W	0h	Transmit Request 0 This message object is not waiting for a transmission. 1 The transmission of this message object is requested and is not yet done. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
7	EoB	R/W	0h	End of Block 0 The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block. 1 The message object is a single message object or the last message object in a FIFO Buffer Block. Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one. Note: This bit is write protected by Busy bit. Reset type: SYSRSn
6-4	RESERVED	R	0h	Reserved
3-0	DLC	R/W	0h	Data length code 0-8 Data frame has 0-8 data bytes. 9-15 Data frame has 8 data bytes. Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message. Note: This bit is write protected by Busy bit. Reset type: SYSRSn

### 25.16.2.32 CAN\_IF2DATA Register (Offset = 130h) [Reset = 0000000h]

CAN\_IF2DATA is shown in [Figure 25-53](#) and described in [Table 25-41](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message. The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order. In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first. All bits in this register are write-protected by the Busy bit.

**Figure 25-53. CAN\_IF2DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data_3								Data_2								Data_1								Data_0							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 25-41. CAN\_IF2DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	Data_3	R/W	0h	Data Byte 3 Reset type: SYSRSn
23-16	Data_2	R/W	0h	Data Byte 2 Reset type: SYSRSn
15-8	Data_1	R/W	0h	Data Byte 1 Reset type: SYSRSn
7-0	Data_0	R/W	0h	Data Byte 0 Reset type: SYSRSn

### 25.16.2.33 CAN\_IF2DATB Register (Offset = 134h) [Reset = 0000000h]

CAN\_IF2DATB is shown in [Figure 25-54](#) and described in [Table 25-42](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message. The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order. In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first. All bits in this register are write-protected by the Busy bit.

**Figure 25-54. CAN\_IF2DATB Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data_7								Data_6								Data_5								Data_4							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 25-42. CAN\_IF2DATB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	Data_7	R/W	0h	Data Byte 7 Reset type: SYSRSn
23-16	Data_6	R/W	0h	Data Byte 6 Reset type: SYSRSn
15-8	Data_5	R/W	0h	Data Byte 5 Reset type: SYSRSn
7-0	Data_4	R/W	0h	Data Byte 4 Reset type: SYSRSn

### 25.16.2.34 CAN\_IF3OBS Register (Offset = 140h) [Reset = 0000000h]

CAN\_IF3OBS is shown in [Figure 25-55](#) and described in [Table 25-43](#).

Return to the [Summary Table](#).

The IF3 register set can automatically be updated with received message objects without the need to initiate the transfer from Message RAM by CPU.

The observation flags (Bits [4:0]) in the IF3 Observation register are used to determine, which data sections of the IF3 Interface Register set have to be read in order to complete a DMA read cycle. After all marked data sections are read, the DCAN is enabled to update the IF3 Interface Register set with new data.

Any access order of single bytes or half-words is supported. When using byte or half-word accesses, a data section is marked as completed, if all bytes are read.

Note: If IF3 Update Enable is used and no Observation flag is set, the corresponding message objects will be copied to IF3 without activating the DMA request line and without waiting for DMA read accesses.

A write access to this register aborts a pending DMA cycle by resetting the DMA line and enables updating of IF3 Interface Register set with new data. To avoid data inconsistency, the DMA controller should be disabled before reconfiguring IF3 observation register. The status of the current read-cycle can be observed via status flags (Bits [12:8]).

With this, the observation status bits and the IF3Upd bit could be used by the application to realize the notification about new IF3 content in polling or interrupt mode

**Figure 25-55. CAN\_IF3OBS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
IF3Upd	RESERVED		IF3SDB	IF3SDA	IF3SC	IF3SA	IF3SM
R-0h	R-0h		R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED			Data_B	Data_A	Ctrl	Arb	Mask
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 25-43. CAN\_IF3OBS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	IF3Upd	R	0h	IF3 Update Data 0 No new data has been loaded since last IF3 read. 1 New data has been loaded since last IF3 read. Reset type: SYSRSn
14-13	RESERVED	R	0h	Reserved
12	IF3SDB	R	0h	IF3 Status of Data B read access 0 All Data B bytes are already read out, or are not marked to be read. 1 Data B section has still data to be read out. Reset type: SYSRSn
11	IF3SDA	R	0h	IF3 Status of Data A read access 0 All Data A bytes are already read out, or are not marked to be read. 1 Data A section has still data to be read out. Reset type: SYSRSn



**Table 25-43. CAN\_IF3OBS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	IF3SC	R	0h	IF3 Status of Control bits read access 0 All Control section bytes are already read out, or are not marked to be read. 1 Control section has still data to be read out. Reset type: SYSRSn
9	IF3SA	R	0h	IF3 Status of Arbitration data read access 0 All Arbitration data bytes are already read out, or are not marked to be read. 1 Arbitration section has still data to be read out. Reset type: SYSRSn
8	IF3SM	R	0h	IF3 Status of Mask data read access 0 All Mask data bytes are already read out, or are not marked to be read. 1 Mask section has still data to be read out. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4	Data_B	R/W	0h	Data B read observation 0 Data B section not to be read. 1 Data B section has to be read to enable next IF3 update. Reset type: SYSRSn
3	Data_A	R/W	0h	Data A read observation 0 Data A section not to be read. 1 Data A section has to be read to enable next IF3 update. Reset type: SYSRSn
2	Ctrl	R/W	0h	Ctrl read observation 0 Ctrl section not to be read. 1 Ctrl section has to be read to enable next IF3 update. Reset type: SYSRSn
1	Arb	R/W	0h	Arbitration data read observation 0 Arbitration data not to be read. 1 Arbitration data has to be read to enable next IF3 update. Reset type: SYSRSn
0	Mask	R/W	0h	Mask data read observation 0 Mask data not to be read. 1 Mask data has to be read to enable next IF3 update. Reset type: SYSRSn

### 25.16.2.35 CAN\_IF3MSK Register (Offset = 144h) [Reset = FFFFFFFFh]

CAN\_IF3MSK is shown in [Figure 25-56](#) and described in [Table 25-44](#).

Return to the [Summary Table](#).

This register provides a window to the acceptance mask for the chosen mailbox.

**Figure 25-56. CAN\_IF3MSK Register**

31	30	29	28	27	26	25	24
MXtd	MDir	RESERVED	Msk				
R-1h	R-1h	R-1h	R-1FFFFFFFh				
23	22	21	20	19	18	17	16
Msk							
R-1FFFFFFFh							
15	14	13	12	11	10	9	8
Msk							
R-1FFFFFFFh							
7	6	5	4	3	2	1	0
Msk							
R-1FFFFFFFh							

**Table 25-44. CAN\_IF3MSK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MXtd	R	1h	Mask Extended Identifier 0 The extended identifier bit (Xtd) has no effect on the acceptance filtering. 1 The extended identifier bit (Xtd) is used for acceptance filtering. Note: When 11-bit ('standard') identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered. Reset type: SYSRSn
30	MDir	R	1h	Mask Message Direction 0 The message direction bit (Dir) has no effect on the acceptance filtering. 1 The message direction bit (Dir) is used for acceptance filtering. Reset type: SYSRSn
29	RESERVED	R	1h	Reserved
28-0	Msk	R	1FFFFFFFh	Identifier Mask Identifier Mask 0 The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care). 1 The corresponding bit in the identifier of the message object is used for acceptance filtering. Identifier Mask Reset type: SYSRSn

### 25.16.2.36 CAN\_IF3ARB Register (Offset = 148h) [Reset = 0000000h]

CAN\_IF3ARB is shown in [Figure 25-57](#) and described in [Table 25-45](#).

Return to the [Summary Table](#).

The bits of the IF3 Arbitration Register mirrors the arbitration bits of a message object.

**Figure 25-57. CAN\_IF3ARB Register**

31	30	29	28	27	26	25	24
MsgVal	Xtd	Dir	ID				
R-0h	R-0h	R-0h	R-0h				
23	22	21	20	19	18	17	16
ID							
R-0h							
15	14	13	12	11	10	9	8
ID							
R-0h							
7	6	5	4	3	2	1	0
ID							
R-0h							

**Table 25-45. CAN\_IF3ARB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	MsgVal	R	0h	Message Valid 0 The message object is ignored by the message handler. 1 The message object is to be used by the message handler. The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN Control Register. Reset type: SYSRSn
30	Xtd	R	0h	Extended Identifier 0 The 11-bit ('standard') Identifier is used for this message object. 1 The 29-bit ('extended') Identifier is used for this message object. Reset type: SYSRSn
29	Dir	R	0h	Message Direction 0 Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, that message is stored in this message object. 1 Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = one). Reset type: SYSRSn
28-0	ID	R	0h	Message Identifier ID[28:0] 29-bit Identifier ('Extended Frame') ID[28:18] 11-bit Identifier ('Standard Frame') Reset type: SYSRSn

### 25.16.2.37 CAN\_IF3MCTL Register (Offset = 14Ch) [Reset = 0000000h]

CAN\_IF3MCTL is shown in [Figure 25-58](#) and described in [Table 25-46](#).

Return to the [Summary Table](#).

The bits of the IF3 Message Control Register mirrors the message control bits of a message object.

**Figure 25-58. CAN\_IF3MCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
EoB	RESERVED			DLC			
R-0h	R-0h			R-0h			

**Table 25-46. CAN\_IF3MCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	NewDat	R	0h	New Data 0 No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU. 1 The message handler or the CPU has written new data into the data portion of this message object. Reset type: SYSRSn
14	MsgLst	R	0h	Message Lost (only valid for message objects with direction = receive) 0 No message lost since the last time when this bit was reset by the CPU. 1 The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten. Reset type: SYSRSn
13	IntPnd	R	0h	Interrupt Pending 0 This message object is not the source of an interrupt. 1 This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority. Reset type: SYSRSn
12	UMask	R	0h	Use Acceptance Mask 0 Mask ignored 1 Use Mask (Msk[28:0], MXtd, and MDir) for acceptance filtering If the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one. Reset type: SYSRSn

**Table 25-46. CAN\_IF3MCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	TxE	R	0h	Transmit Interrupt Enable 0 IntPnd will not be triggered after the successful transmission of a frame. 1 IntPnd will be triggered after the successful transmission of a frame. Reset type: SYSRSn
10	RxE	R	0h	Receive Interrupt Enable 0 IntPnd will not be triggered after the successful reception of a frame. 1 IntPnd will be triggered after the successful reception of a frame. Reset type: SYSRSn
9	RmtEn	R	0h	Remote Enable 0 At the reception of a remote frame, TxRqst is not changed. 1 At the reception of a remote frame, TxRqst is set. Reset type: SYSRSn
8	TxRqst	R	0h	Transmit Request 0 This message object is not waiting for a transmission. 1 The transmission of this message object is requested and is not yet done. Reset type: SYSRSn
7	EoB	R	0h	End of Block 0 The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block. 1 The message object is a single message object or the last message object in a FIFO Buffer Block. Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one. Reset type: SYSRSn
6-4	RESERVED	R	0h	Reserved
3-0	DLC	R	0h	Data length code 0-8 Data frame has 0-8 data bytes. 9-15 Data frame has 8 data bytes. Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message. Reset type: SYSRSn

### 25.16.2.38 CAN\_IF3DATA Register (Offset = 150h) [Reset = 0000000h]

CAN\_IF3DATA is shown in [Figure 25-59](#) and described in [Table 25-47](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message.

**Figure 25-59. CAN\_IF3DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data_3								Data_2								Data_1								Data_0							
R-0h								R-0h								R-0h								R-0h							

**Table 25-47. CAN\_IF3DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	Data_3	R	0h	Data Byte 3 Reset type: SYSRSn
23-16	Data_2	R	0h	Data Byte 2 Reset type: SYSRSn
15-8	Data_1	R	0h	Data Byte 1 Reset type: SYSRSn
7-0	Data_0	R	0h	Data Byte 0 Reset type: SYSRSn

### 25.16.2.39 CAN\_IF3DATB Register (Offset = 154h) [Reset = 0000000h]

CAN\_IF3DATB is shown in [Figure 25-60](#) and described in [Table 25-48](#).

Return to the [Summary Table](#).

This register provides a window to the data bytes of the CAN message.

**Figure 25-60. CAN\_IF3DATB Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data_7								Data_6								Data_5								Data_4							
R-0h								R-0h								R-0h								R-0h							

**Table 25-48. CAN\_IF3DATB Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	Data_7	R	0h	Data Byte 7 Reset type: SYSRSn
23-16	Data_6	R	0h	Data Byte 6 Reset type: SYSRSn
15-8	Data_5	R	0h	Data Byte 5 Reset type: SYSRSn
7-0	Data_4	R	0h	Data Byte 4 Reset type: SYSRSn

### 25.16.2.40 CAN\_IF3UPD Register (Offset = 160h) [Reset = 0000000h]

CAN\_IF3UPD is shown in [Figure 25-61](#) and described in [Table 25-49](#).

Return to the [Summary Table](#).

The automatic update functionality of the IF3 register set can be configured for each message object. A message object is enabled for automatic IF3 update, if the dedicated IF3UpdEn flag is set. This means that an active NewDat flag of this message object (e.g due to reception of a CAN frame) will trigger an automatic copy of the whole message object to IF3 register set. Note: IF3 Update enable should not be set for transmit objects.

**Figure 25-61. CAN\_IF3UPD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IF3UpdEn																															
R/W-0h																															

**Table 25-49. CAN\_IF3UPD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	IF3UpdEn	R/W	0h	IF3 Update Enabled (for all message objects) 0 Automatic IF3 update is disabled for this message object. 1 Automatic IF3 update is enabled for this message object. A message object is scheduled to be copied to IF3 register set, if NewDat flag of the message object is active. Reset type: SYSRSn

### 25.16.3 CAN Registers to Driverlib Functions

**Table 25-50. CAN Registers to Driverlib Functions**

File	Driverlib Function
<b>CAN_CTL</b>	
can.c	CAN_initModule
can.c	CAN_setBitTiming
can.h	CAN_startModule
can.h	CAN_enableController
can.h	CAN_disableController
can.h	CAN_enableTestMode
can.h	CAN_disableTestMode
can.h	CAN_setInterruptionDebugMode
can.h	CAN_enableDMARRequests
can.h	CAN_disableDMARRequests
can.h	CAN_disableAutoBusOn
can.h	CAN_enableAutoBusOn
can.h	CAN_enableInterrupt
can.h	CAN_disableInterrupt
can.h	CAN_enableRetry
can.h	CAN_disableRetry
can.h	CAN_isRetryEnabled
<b>CAN_ES</b>	
can.c	CAN_clearInterruptStatus
can.h	CAN_getStatus
<b>CAN_ERRC</b>	
can.h	CAN_getErrorCount



**Table 25-50. CAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>CAN_BTR</b>	
can.c	CAN_setBitTiming
can.h	CAN_getBitTiming
<b>CAN_INT</b>	
can.h	CAN_getInterruptCause
<b>CAN_TEST</b>	
can.h	CAN_enableTestMode
can.h	CAN_disableTestMode
can.h	CAN_enableMemoryAccessMode
can.h	CAN_disableMemoryAccessMode
<b>CAN_PERR</b>	
-	
<b>CAN_RAM_INIT</b>	
can.h	CAN_initRAM
<b>CAN_GLB_INT_EN</b>	
can.h	CAN_enableGlobalInterrupt
can.h	CAN_disableGlobalInterrupt
<b>CAN_GLB_INT_FLG</b>	
can.h	CAN_getGlobalInterruptStatus
<b>CAN_GLB_INT_CLR</b>	
can.h	CAN_clearGlobalInterruptStatus
<b>CAN_ABOTR</b>	
can.h	CAN_setAutoBusOnTime
<b>CAN_TXRQ_X</b>	
-	
<b>CAN_TXRQ_21</b>	
can.h	CAN_getTxRequests
<b>CAN_NDAT_X</b>	
-	
<b>CAN_NDAT_21</b>	
can.h	CAN_getNewDataFlags
<b>CAN_IPEN_X</b>	
-	
<b>CAN_IPEN_21</b>	
can.h	CAN_getInterruptMessageSource
<b>CAN_MVAL_X</b>	
-	
<b>CAN_MVAL_21</b>	
can.h	CAN_getValidMessageObjects
<b>CAN_IP_MUX21</b>	
can.h	CAN_getInterruptMux
can.h	CAN_setInterruptMux
<b>CAN_IF1CMD</b>	
can.c	CAN_clearInterruptStatus
can.c	CAN_setupMessageObject

**Table 25-50. CAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
can.c	CAN_sendMessage
can.c	CAN_sendMessage_16bit
can.c	CAN_sendMessage_32bit
can.c	CAN_sendMessage_updateDLC
can.c	CAN_sendRemoteRequestMessage
can.c	CAN_transferMessage
can.c	CAN_clearMessage
can.c	CAN_disableMessageObject
can.c	CAN_disableAllMessageObjects
<b>CAN_IF1MSK</b>	
can.c	CAN_setupMessageObject
<b>CAN_IF1ARB</b>	
can.c	CAN_setupMessageObject
can.c	CAN_clearMessage
can.c	CAN_disableMessageObject
can.c	CAN_disableAllMessageObjects
<b>CAN_IF1MCTL</b>	
can.c	CAN_setupMessageObject
can.c	CAN_sendMessage
can.c	CAN_sendMessage_16bit
can.c	CAN_sendMessage_32bit
can.c	CAN_sendMessage_updateDLC
can.c	CAN_sendRemoteRequestMessage
<b>CAN_IF1DATA</b>	
can.c	CAN_sendMessage
can.c	CAN_sendMessage_16bit
can.c	CAN_sendMessage_32bit
can.c	CAN_sendMessage_updateDLC
<b>CAN_IF1DATB</b>	
-	See IF1DATA
<b>CAN_IF2CMD</b>	
can.c	CAN_readMessage
can.c	CAN_transferMessage
<b>CAN_IF2MSK</b>	
-	
<b>CAN_IF2ARB</b>	
can.c	CAN_readMessageWithID
<b>CAN_IF2MCTL</b>	
can.c	CAN_readMessage
<b>CAN_IF2DATA</b>	
can.c	CAN_readMessage
<b>CAN_IF2DATB</b>	
-	See IF2DATA
<b>CAN_IF3OBS</b>	
-	

**Table 25-50. CAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
CAN_IF3MSK	
-	
CAN_IF3ARB	
-	
CAN_IF3MCTL	
-	
CAN_IF3DATA	
-	
CAN_IF3DATB	
-	See IF3DATA
CAN_IF3UPD	
-	

**EtherCAT® Subordinate Device Controller (ESC)**

This chapter describes the implementation and integration of the Ethernet for Control Automation Technology (EtherCAT®) Subordinate Device Controller (ESC). The ESC can be mapped to any CPU subsystem (default access mapped to CPU1 subsystem), and thus any of these subsystems can run the ESC stack and application software to implement an ESC node.

On this device, the CPU1 is the main subsystem. If the intention is to use a different CPU subsystem as the owner of the ESC, then certain ESC subsystem configurations can only be done by the CPU1 during initialization before allocating the ownership of the ESC peripheral to the other CPU subsystem. These details are explained in this chapter.

Information about the EtherCAT standards and working principles can be found these documents:

- EtherCAT ET1100 Data sheet
- EtherCAT ESC Hardware Data sheet (Section I)
- EtherCAT IP Core for Xilinx™ FPGAs

Refer to [Section 26.1.11](#) for details on EtherCAT IP errata provided from Beckhoff® Automation.

<b>26.1 Introduction</b> .....	<b>4482</b>
<b>26.2 ESC and ESCSS Description</b> .....	<b>4492</b>
<b>26.3 Software Initialization Sequence and Allocating Ownership</b> .....	<b>4513</b>
<b>26.4 ESC Configuration Constants</b> .....	<b>4514</b>
<b>26.5 EtherCAT IP Registers</b> .....	<b>4515</b>

## 26.1 Introduction

Ethernet for Control Automation Technology (EtherCAT®) is an Ethernet-based fieldbus system, invented by Beckhoff® Automation and is standardized in IEC 61158. All the SubordinateDevice (or SubDevice) nodes connected to the bus interpret, process, and modify the data addressed to them "on the fly", without having to buffer the frame inside the node. This real-time behavior, frame processing, and forwarding requirements are implemented by the EtherCAT SubDevice controller (ESC) hardware. EtherCAT does not require software interaction for data transmission inside the SubDevices. EtherCAT only defines the MAC layer while the higher layer protocols and stack are implemented in software on the microcontrollers connected to the ESC.

The EtherCAT:

- Involves MainDevice (or MDevice) and SubordinateDevice (SubDevice) setup where SubDevice nodes are physically connected
- Specializes in precise, low jitter synchronization across SubDevice nodes
- Uses IEEE 802.3 Ethernet physical layer and standard Ethernet frames

A list of relevant terms and definitions are listed in [Table 26-1](#).

**Table 26-1. Abbreviations**

Name	Definition
CPU1	Main CPU1 subsystem on this MCU
CPU2	CPU2 subsystem on this MCU
DIGIO	Digital IO profile
ENI	EtherCAT Network Information
ESC	EtherCAT SubordinateDevice Controller
ESCSS or SS	Subsystem (specifically referring to EtherCAT Subsystem on this device)
ESI	EtherCAT SubordinateDevice Information
ET1100	Beckhoff EtherCAT SubordinateDevice controller
ETG	EtherCAT Technical Group
EtherCAT	Ethernet for Control Automation Technology
FMMU	Fieldbus Memory Management Units
HAL	Hardware Abstraction Layer
MII	Medium Independent Interface
NMIWDRS	NMI Watchdog Reset
PDI	Processor Data Interface
POR	Power-on-Reset
SSC	EtherCAT SubordinateDevice Stack Code
SII	SubordinateDevice Information Interface
WDRS	Watchdog Reset
XRS	External Reset

### 26.1.1 ECAT Related Collateral

#### Foundational Materials

- [C2000 Academy - EtherCAT](#)
- [EtherCAT Device Protocol Poster](#)
- [EtherCAT Protocol Series \(Video\)](#)

#### Getting Started Materials

- [EtherCAT User's Guide](#)
- [Real-time control meets real-time industrial communications development - part 4](#)

#### Expert Materials

- [Design Guide: TIDM-02006 Distributed Multi-axis Servo Drive Over Fast Serial Interface \(FSI\) Reference Design](#)
- [EtherCAT Based Connected Servo Drive using Fast Current Loop on PMSM Application Report](#)
- [EtherCAT Technology Group - Download Section Landing Page](#)
- [Hardware Data Sheet Section I - Technology](#)
- [Hardware Data Sheet Section II - Register Description](#)
- [PHY Selection Guide](#)

### 26.1.2 ESC Features

The ESC on this MCU provides the following functionality.

- Up to 2 MII ports to connect to EtherCAT PHYs
- Process data interface (PDI) through 16-bit asynchronous interface (ASYN16)
- 64-bit distributed clocking.
  - Sync output signals to synchronize device events and latch input signals supporting time stamping for events.
  - Distributed clock features of SYNC0/1 (o/ps) and LATCH0/1 able to synchronize GPIOs and allow inputs from any GPIOs as well as other muxing options for internal device events.
- 8 Field bus Memory Management Units (FMMUs)
  - Supports all native types of RD/, WR/, RDWR, and built-in features of bit- and byte-addressing
- 8 Sync Managers
- I2C EEPROM interface
- Up-to 32 general-purpose inputs and 32 general-purpose outputs
- 2 SYNC and 2 LATCH signals connected to GPIO pads
- 16KB RAM with parity

### 26.1.3 ESC Subsystem Integrated Features

In addition to the ESC features, the following are the device-specific features provided by the integration of the ESC to the MCU:

- ESC access allocation to either CPU1 subsystem or CPU2 subsystem during initialization
- EtherCAT reset request from MainDevice can be routed to NMI or general interrupt controller on MCU
- RAM Parity error routed to NMI on MCU
- DMA access to EtherCAT RAM
- Up to 32 GPI (general-purpose inputs) and up to 32 GPO (general-purpose outputs) feature integrated in addition to 16-bit ASYNC PDI interface
- Interface to CLB
- I2C internal loopback feature for EEPROM Emulation
- Distributed clock feature of SYNC0 and SYNC1 able to synchronize PWMs, generate interrupt and DMA requests, trigger ECAP capture, or allow external component action through GPIO access
- EtherCAT SYNC0 and SYNC1 pulse can trigger a CLA task
- Distributed clock feature of LATCH0 and LATCH1 allowing inputs from any GPIO or PWM crossbar triggers

### 26.1.4 F28P65x ESC versus Beckhoff ET1100


Table 26-2 details a comparison between the F28P65x ESC IP Core implementation and the Beckhoff's ET1100 ESC.

**Table 26-2. F28P65x ESC versus Beckhoff ET1100**

Feature	F28P65x ESC	Beckhoff ET1100
Transmission Speed	100Mbit/s	100Mbit/s
Number of Ports	2 (MII Only)	4 (MII or EBUS)
FMMUs	8	8
SyncManagers	8	8
RAM (KByte)	16KB	8KB
Distributed Clocks	Yes, 64-bit	Yes, 64-bit
EBUS Support	No	Yes
Process Data Interfaces (PDI)	16-bit ASYNC	Digital I/O SPI 8-bit ASYNC/SYNC 16-bit ASYNC/SYNC

### 26.1.5 EtherCAT IP Block Diagram

Figure 26-1 shows the general functionality of etherCAT IP from Beckhoff. This chapter discusses how the etherCAT IP is integrated into the MCU.



**Figure 26-1. EtherCAT IP Block Diagram**

### 26.1.6 ESC Functional Blocks

The following introduces each of the sub-blocks. For more details, refer to the Beckhoff EtherCAT documentation.

#### 26.1.6.1 Interface to EtherCAT MainDevice

The EtherCAT MainDevice is a remote entity normally implemented through the device with ethernet switch capability. Beckhoff suggests using either a standard ethernet physical layer interface through MII or RMII protocol, or using a low-voltage differential pair signaling with EBUS protocol. Per Beckhoff specification, up to 4 PHY ports can be supported. In this MCU, implementation of ESC:

- Only MII is supported for Ethernet PHY interface
- ESC supports only 2 PHY ports

#### 26.1.6.2 Process Data Interface

Process data interface (PDI) is a connection from the ESC IP to the microcontroller and SubordinateDevice application. The implementation of the ESC on this MCU supports a 16-bit asynchronous interface (ASYNC16) to the local host only

#### 26.1.6.3 General-Purpose Inputs and Outputs



Since this MCU does not support digital I/O PDI interface, the ESC supports general-purpose I/O that allows 32 GPI and 32 GPO signals. These EtherCAT GPI/GPOs can be programmed to be either driven by (or drive) device I/O pins or be driven by (or drive) the same I/O pins after qualifying them using internal events. Refer to [Section 26.2.9](#) for more details.

#### 26.1.6.4 EtherCAT Processing Unit (EPU)

The EtherCAT Processing Unit (EPU) receives, analyzes, and processes the EtherCAT data stream. The EPU is logically located between port 0 and port 1. The main purpose of the EPU is to enable and coordinate access to the internal registers and the memory space of the ESC, which can be addressed both from the EtherCAT MainDevice and from the local application by way of the Processor Data Interface (PDI). Data exchange between the MainDevice and SubordinateDevice application is comparable to a dual-ported memory (process memory), enhanced by special functions; for example, for consistency checking (SyncManager) and data mapping (FMMU). The EPU contains the main function blocks of the EtherCAT SubordinateDevices besides Auto-Forwarding, Loop-back function, and PDI.

- **Auto-Forwarder:**
  - The Auto-forwarder function includes receiving EtherCAT frame, checksum computation and verification, timestamp capture for received frames, and forwarding to Loop-back component.
- **Loop-back Function:**
  - For the two-port implementation on this device, port 3 and port 2 are looped back by design, as shown in [Figure 26-2](#).
  - Port 0 is a special port that is always connected to the MainDevice while designing the topology. At egress, port 0 acts as a terminal point for the network connected downstream; hence, any circulating packets get dropped at port 0 in the event of port 0 being looped-back.
  - In the event of a network or link loss downstream to the ESC port 1, the packets end in loopback.




**Figure 26-2. Two-port ESC Description**

**Figure 26-3. Two-port Block Diagram in EtherCAT Topology**

#### 26.1.6.5 Fieldbus Memory Management Unit (FMMU)

The fieldbus memory management unit (FMMU) maps the logical addresses of the memory elements in ESC to a physical address that allows the remote EtherCAT MainDevice to address registers and process RAM as one memory-map that can be accessed across the EtherCAT network. Mapping can be done up-to bit-wise mapping.

#### 26.1.6.6 Sync Manager

The integrity and security of the data in dual-port memory across the MainDevice and local application is maintained by the sync manager. The sync manager allows data to be accessed as buffered or mailbox, where either there is definite read and write space or sequence defined for both of the MainDevice entities.

#### 26.1.6.7 Monitoring

The monitoring unit contains error counters and watchdogs. The watchdogs are used for observing communication and returning to a safe state in case of an error. Error counters are used for error detection and analysis.

#### 26.1.6.8 Reset Controller

The reset controller aggregates the internal/external resets as well as asserts the reset to external pin, which can be connected to device pin to reset companion devices on the board.

### 26.1.6.9 PHY Management

The PHY control is maintained through the MDIO interface which allows the configuration of the PHYs and enabling advanced features of link detection, if present, be enabled.

### 26.1.6.10 Distributed Clock (DC)

Distributed clocks (DC) allows the tracked time at ESC be synchronized across the EtherCAT network, which makes precisely timed events possible throughout the network. Events can be realized with triggers from ESC outputs that are programmed to create a toggle at a certain absolute time tracked by the ESC or through sampling of timestamp of certain system event inputs to ESC that can further be used for synchronizing the time.

- Refer to [Section 26.2.10](#) for more details.

### 26.1.6.11 EEPROM

Every ESC requires non-volatile memory to store the configuration contents of the ESI (EtherCAT SubordinateDevice Information) that are accessed by the MainDevice normally before enabling the ESC in the network. Size of the memory is configurable with a minimum of 1K bit up to 4M bit are supported depending on the ESC. This non-volatile memory is supported in simplest form by the ESC IP core as serial access EEPROM.

- For ESI EEPROM Layout and mandatory information, refer to the ESC Hardware Data Sheet Section I - Technology (ethercat\_esc\_datasheet\_sec1\_technology) document provided by Beckhoff/ETG at [www.beckhoff.com](http://www.beckhoff.com).
- EEPROM is supported using the I2C interface on this device and is further explained in [Section 26.2.8](#).

### 26.1.6.12 Status / LEDs

ESC supports the status indication of application activity, link status and link errors which can be utilized for visual status indication through LEDs.

### 26.1.7 EtherCAT Physical Layer

ESC devices with Ethernet Physical Layer are able to support MII interfaces, RMI interfaces, and EBUS interfaces. Since RMI PHYs include TX FIFOs, the RMI PHYs increase the packet forwarding delay of an ESC device as well as the jitter. RMI as an Ethernet Physical Layer is not supported on this device due to these reasons and therefore only the MII interface is supported.

- On this device, only MII is supported (RMI and EBUS are not supported)
- Refer to the **ESC Application Note - PHY Selection Guide (an\_phy\_selection\_guide)** provided by Beckhoff/ETG at [www.beckhoff.com](http://www.beckhoff.com) for additional PHY selection details.

Table 26-3 depicts the number of pins needed for MII interface for two ports.

**Table 26-3. EtherCAT Physical Layer Signals**

Pin	Number of Pins for 2 Ports	MII	Direction	Description
nMII_Link	2	Yes	IN	Input signal provided by the PHY, if a 100Mbps (full duplex) link is established
RX_CLK	2	Yes	IN	Receive Clock
RX_DV	2	Yes	IN	Receive Data valid
RX_DATA[1:0]	4	Yes	IN	Receive Data
RX_DATA[3:2]	4	Yes	IN	Receive Data
RX_ERR	2	Yes	IN	Receive error
TX_CLK <sup>(1)</sup>	2	Optional	IN	Transmit Clock
TX_ENA	2	Yes	OUT	Transmit Enable
TX_DATA[1:0]	4	Yes	OUT	Transmit Data
TX_DATA[3:2]	4	Yes	OUT	Transmit Data
MCLK	1	Yes	OUT	MII Interface clock
MDIO	1	Yes	BI-Directional	MII Interface Data
<b>Total Pins:</b>	28 (required) + 2 (optional)			


- (1) The TX\_CLK signal is optional when using the TX\_SHIFT register for manual compensation; however, it is recommended to route the TX\_CLK signals to the MII ports for improved accuracy and to avoid the need for manual compensation.

#### 26.1.7.1 MII Interface

Ethernet IEEE802.3 specified MII interface is supported with possible minor variation in clocking to optimize the clock delay to operate the Tx FIFO. Unlike regular integration of Tx clock being sourced by the PHY, the ESC implementation allows the common source clock between PHY and ESC be used for Tx logic. The option is selected by manual Tx shift compensation which allows Tx-Data and Tx-En be compensated in steps of 10 ns to meet the timing requirements of data sampling at the PHY.

The following signals are used by the ESC to connect to an Ethernet PHY. The MDIO pins are not shown in Figure 26-4, as these pins are covered in the next section.

The MII signals TX\_ERR, COL and CRS are not used by the ESC. These are not available on the MCU for EtherCAT.



Note: The PHY reset signal is also not shown in the diagram.

**Figure 26-4. ESC PHY Interface Diagram**

If an ESC MII interface is not used, LINK\_MII has to be tied to the logic value high that indicates no link. RX\_CLK, RXD, RX\_ER, and especially RX\_DV are connected to GND and this is taken care of by design internally when the functional IO mux for the RX pins is not configured when the IP is out of reset. The TX outputs can be left unconnected, by not configuring the Functional IO mux for respective EtherCAT functionality, unless the TX outputs are used for ESC configuration.


### 26.1.7.2 PHY Management Interface

Most ESCs with MII/RMII ports use the MII management interface for communication with the Ethernet PHYs. Most ESCs do not use the management interface for link detection or configuration of link modes. For link detection, it is recommended that the ESC use a separate signal (LINK\_MII). The MII management interface can be used by the EtherCAT MainDevice – or the local MCU. Enhanced MII link detection uses the management interface for restarting auto-negotiation after communication errors occurred.

On this ESC, it is possible to make use of the MII management interface for link detection and PHY configuration.

#### Note

Note that the EtherCAT link status through the MII management interface option must be enabled only if a Gigabit PHY is to be supported; the EtherCAT link must not be enabled if needing to support both 10/100 and Gigabit PHY. For this reason, the link status through the MII management interface is disabled on this ESC. Instead, use the LINKACT or PHY MII\_LINK signals for link status purposes.



Note: The MDIO must have a pull-up resistor (4.7 kOhm recommended) externally. MCLK is driven rail-to-rail, idle value is high.

**Figure 26-5. PHY Management Interface Connectivity**

#### 26.1.7.2.1 PHY Address Configuration

The ESC typically addresses the Ethernet PHYs using the logical port number plus the PHY address offset. The Ethernet PHY addresses must correspond with the logical port number, so PHY addresses 0 and 1 are used.

A PHY address offset of 0 to 31 can be applied, which moves the PHY addresses to any consecutive address range. The ESC module expects logical port 0 to have PHY address 0 plus the PHY address offset. The PHY address offset can be selected in register ESCSS\_MISC\_CONFIG.PHY\_ADDR[4:0].

#### 26.1.7.2.2 PHY Reset Signal

The PHY reset signal is generated out of the ESC module. If required to release both, the PHY and ESC module synchronous out of reset, this signal can be used. Since there are no pull devices active on the MCU during and after reset, a pull down resistor must be added on this signal on the board level.

In some case, PHYs can be released from reset after releasing the ESC module. To generate a delay, the pin for nPHY\_RESET can be used as an I/O and must be switched later to the alternate output function.

### 26.1.7.2.3 PHY Clock

The PHY Clock connectivity is shown in [Figure 26-4](#). On this MCU, the user has an option to clock the PHY using the ESCSS\_PHY\_CLK signal if needed; otherwise, the user can choose to provide an external 25MHz source to the PHY and ESC (both must be clocked from the same source). For more details regarding providing PHY clock, refer to [Section 26.2.6.2](#) and see the EtherCAT data sheet from Beckhoff.

---

#### Note

Beckhoff documents strict accuracy (ppm) requirements for the shared 25MHz ESC and PHY clock. Special care must be taken within a design to make sure the EtherCAT clocking requirements are met. Relying on external components (oscillator and clock buffer) for the 25MHz source are recommended. Validation of a design during normal operating conditions can be necessary to confirm clocking requirements are adequately met, especially if using the ESCSS\_PHY\_CLK signal.

---

### 26.1.8 EtherCAT Protocol

EtherCAT uses standard IEEE 802.3 Ethernet frames, thus a standard network controller can be used and no special hardware is required on the MainDevice side. EtherCAT has a reserved EtherType of 0x88A4 that distinguishes this from other Ethernet frames. Thus, EtherCAT can run in parallel to other Ethernet protocols.

- EtherCAT does not need the IP protocol; however, the EtherCAT can be encapsulated in IP/UDP.
- The ESC processes the frame in hardware; therefore, communication performance is independent from processor power.

An EtherCAT frame is subdivided into the EtherCAT frame header followed by one or more EtherCAT datagrams. At least one EtherCAT datagram has to be in the frame. Only EtherCAT frames with Type 1 in the EtherCAT Header are currently processed by the ESCs. The ESCs also support IEEE802.1Q VLAN Tags, although the VLAN Tag contents are not evaluated by the ESC.


- If the minimum Ethernet frame size requirement is not fulfilled, padding bytes are added. Otherwise, the EtherCAT frame is exactly as large as the sum of all EtherCAT datagrams plus EtherCAT frame header.
- For further reading, including details on network time or network propagation delay, refer to the ESC Hardware Data Sheet Section I - Technology (ethercat\_esc\_datasheet\_sec1\_technology) document provided by Beckhoff/ETG at [www.beckhoff.com](http://www.beckhoff.com).

### 26.1.9 EtherCAT State Machine (ESM)

The EtherCAT State Machine (ESM) is responsible for the coordination of the MainDevice and SubordinateDevice applications at start up and during operation. State changes are typically initiated by requests from the MainDevice. The state changes are acknowledged by the local application after the associated operations have been executed. Unsolicited state changes of the local application are also possible.

There are four states (see [Figure 26-6](#)) an ESC can support, plus one optional state:

- Initialize (Init)
- Pre-Operational
- Safe-Operational
- Operational
- Bootstrap (Optional)


**Figure 26-6. EtherCAT State Machine**
**Note**

Not all state changes are possible, for example, the transition from Init to Operational requires the following sequence: Init → Pre-Operational → Safe-Operational → Operational.

**26.1.10 More Information on EtherCAT**

- For further information on EtherCAT, refer to the EtherCAT specifications, available from the EtherCAT Technology Group (ETG, [www.ethercat.org](http://www.ethercat.org)).
- Refer to the IEC standard “Digital data communications for measurement and control – Fieldbus for use in industrial control systems”, IEC 61158 Type 12: EtherCAT, available from the IEC ([www.iec.ch](http://www.iec.ch)).
- Documentation on Beckhoff Automation ESC are available at the Beckhoff website ([www.beckhoff.com](http://www.beckhoff.com)), for example, data sheets, application notes, and ASIC pinout configuration tools.

**26.1.11 Beckhoff® Automation EtherCAT IP Errata**

Table 26-4 details the Beckhoff®Automation errata of the EtherCAT IP integrated onto this device.

**Table 26-4. EtherCAT IP Errata**

Errata Number	Description
ER#156	WKC increment for reading reserved FMMU registers (+0xD-+0xF)
ER#158	WKC increment for writing 0x0914-0x0917
ER#162	ESC DL Control (0x0101) loop setting Auto-Close (01): if port waits for write access to be opened, the temporary loop bit (0x0100[1]) is not taken into account when a write command to ESC DL Control occurs.
ER#164	EEPROM FSM cannot accept another command within 1680 ns after finishing a previous command
ER#165	EtherCAT reset register 0x0040 cannot be written using VLAN tagged frames, because state is reset due to double ECAT_CLEAR. VLAN tagged frames are rarely used for EtherCAT.
ER#168	Changing SyncSignal cycle times during activation can lead to extremely long cycle times, resulting from (intermediate) violation of the minimum delay between two consecutive pulses. For example, changing Sync1 from a few ns before Sync0 to a few ns after Sync0 results in a missed Sync1 time, which can take up to several 32/64-bit turn-arounds until the next pulse occurs. Changing cycle time from PDI can result in usage of intermediate, inconsistent values, which can result in unwanted cycle times or extremely long delays as above.

**26.2 ESC and ESCSS Description**

This section details the aspects of the ESC integration in the MCU. On this MCU, the ESC is integrated such that the ESC is accessed by either the CPU1 (main) subsystem or the CPU2 subsystem. The MCU with the ESC functions as an EtherCAT SubordinateDevice device.

Figure 26-7 shows the ESC on this MCU.




Figure 26-7. ESC Integration on MCU



**Table 26-5. ESC Integration Figure Sections**

ESC Figure Sections	More Information Links
ECAT/ESCSS Clocking	<a href="#">ESC Clocking</a>
Resets	<a href="#">ESCSS Resets</a>
Service Request	<a href="#">SYNC Signals</a> <a href="#">Interrupts and Interrupt Mapping</a>
Registers and PDI	<a href="#">ESC SubSystem</a>
Distributed Clocks	<a href="#">Distributed Clocks - Sync and Latch</a>
LEDS and Link	<a href="#">LED Controls</a>
Inputs Outputs	<a href="#">General Purpose Inputs and Outputs</a>
Physical Layer	<a href="#">EtherCAT Physical Layer</a>
EEPROM	<a href="#">SubordinateDevice Node Configuration and EEPROM</a>

There are various actions that the controlling processor (CPU1/CPU2) needs to perform in response to actions initiated by the EtherCAT MainDevice meant for this particular SubordinateDevice . All these interactions take place through one of the following:

- The 16-bit asynchronous interface through which registers and RAM of the EtherCAT IP are read/written.
- An interrupt request going from the ESC to the Local Host (CPU1 or CPU2).
- SYNC0 and SYNC1 pulses generated by the ESC that are used as triggers for initiating further action.
- LATCH0 and LATCH1 that are sampled by the ESC.
- EtherCAT general-purpose inputs and outputs.

### 26.2.1 ESC RAM Parity and Memory Address Maps

This section details the ESC RAM parity logic, CPU1 ESC memory address map, and CPU2 ESC memory address map.

#### 26.2.1.1 ESC RAM Parity Logic

The ESC RAM has parity logic to make sure the data integrity of the contents. The byte-wide parity is implemented, as PDI accesses to RAM can be done byte wide. To make sure that errors in parity logic itself do not mask the memory error, redundant parity generation logic is used. The parity generated by both logics is compared to make sure safe operation of the memory accesses. Use the INITIATE\_MEM\_INIT bit from the ESCSS register to trigger the memory initialization.

#### 26.2.1.2 CPU1 and CPU2 ESC Memory Address Map

When the ESC is allocated to CPU1 and CPU2, [Table 26-6](#) is the memory-map and associated details.

**Table 26-6. ESC Address Map on CPU1/CPU2**

Memory-Map Region	Memory Region	Accessed Through	Parity Scheme	DMA Access	CLA Access	Security	Access/Bus
DPRAM memory-map (16KB)	0x0005 0800 - 0x0005 27FF	PDI interface of ESC	1 parity bit for 8 bits of data	Yes	No	No	Async
ESC registers	0x0005 0000 - 0x0005 07FF	PDI interface of ESC	No	No	No	No	Async
ESCSS registers <sup>(1)</sup>	0x0005 7E00 - 0x0005 7FFF	Direct access	No	No	No	No	VBUS32

(1) When register access protection is enabled, all write accesses are blocked; however, a violation interrupt is not generated in the event of an attempted write access.

### 26.2.2 Local Host Communication

Figure 26-8 shows how the ESC and ESC subsystem connects to the local host subsystem. The local host subsystem can include the CPU (CPU1 or CPU2) of the device and the DMA engine as the bus controller accessing the ESC. This local host subsystem is acting upon the commands that are sent by the EtherCAT MainDevice in the form of EtherCAT datagrams.

The 16-bit asynchronous interface and the interrupt request line are the main channels through which the local host subsystem interacts with the ESC. The interrupt request line can be used to trigger actions based on ESC internal events, exception conditions or time synchronized events. The DMA engine is used to transfer the contents from the process data memory to system RAM on any of these events. The user application needs to select the events that act as interrupts or DMA requests. The mask and clear events for the interrupt causes are configured to be accessed by the CPU/Co-processor that is controlling the ESC.




Figure 26-8. Interaction of ESCSS with the CPU Subsystem

### 26.2.2.1 Byte Accessibility Through PDI

The ESC has a few registers which need byte wide access to affect the functionality. The EtherCAT implementation on this MCU is as follows:

- CPU1 and CPU2 support 16-bit accesses only
- 

### 26.2.2.2 Software Details for Operation Across Clock Domains

The registers accessible from the CPU are in the system clock domain and are synchronized to the PDI clock before being used within the EtherCAT IP. Given the frequency ratios and different styles of synchronization schemes, the application needs to assume there is a delay in getting the values transferred from one domain to other. Such a delay can vary based on the frequency of system clock and type of synchronizer used in the path.

For example, a system clock of 200MHz and ESCSS running at 100MHz requires at least 10 clock-system clock cycles delay before values are affected on the other side. If a write occurs to the PDI and some other action is performed elsewhere (not involving the PDI), then the software must perform a simple read to make sure that the write is complete.

### 26.2.3 Debug Emulation Mode Operation

There are two aspects of the EtherCAT IP operation that need to be considered from a debug emulation stand point.

- **CPU Halted Condition:**
  - **CPU1:** For any operation from the EtherCAT IP that is based off an interrupt request, it is quite important that this interrupt is marked as a real-time interrupt and the debugger must be halted in RealTime mode. If the CPU is halted without taking the above precaution, then the EtherCAT IP can only be active for those parts where servicing the interrupt is not required (For example, GPIO and SYNC0/1 output triggers can all function unaffected).
  - **CPU2** Does not apply. CPU2 does not have real-time debug and remains in halt mode until released by the run command, regardless of interrupt request assertions.
- **Debugger Writes/Reads of EtherCAT IP registers/memories Condition:** The EtherCAT IP does not have any mechanism to identify a debug initiated read/write. Debug accesses to the registers or the ESC RAM can affect the state of the EtherCAT IP. This is addressed by the following:
  - **CPU1/CPU2:** The ENABLE\_DEBUG\_ACCESS bit must be set in the ESCSS Access Control Register to enable user access to the ESC RAM and EtherCAT registers for the purpose of debug. By default, this is disabled.

### 26.2.4 ESC SubSystem

The EtherCAT SubordinateDevice Controller SubSystem (ESCSS) wraps the ESC core with required register configurations and required logic for different functions of the EtherCAT and RAM (ESC RAM). This section covers the ESCSS integration aspects. [Figure 26-9](#) shows the EtherCAT subsystem integration.

- **ESCSS configuration registers interface** is the port for accessing the critical device level configurations which are a must have for the ESCSS to function.
- **ESCSS register interface** has control and status registers including SYNC, LATCH configurations, interrupt related controls, and GPIO related controls.
- **PDI Async interface** is a 16-bit wide data interface that allows the local application to access the registers internal to the EtherCAT IP Core as well as the dual-port memory (ESC RAM) through the SyncManager and the FMMUs.




Figure 26-9. ESCSS Wrapper

#### 26.2.4.1 CPU1 Bus Interface

Interface to the CPU1 core is retained at the ESCSS boundary as a native mem32 interface that connects the RD and WR ports independently to all of the SubordinateDevice entities within the ESCSS.

- CPU1 MEM32 RD and WR ports: Configuration Registers, Control/Status Registers, PDI
- CPU1 DMA MEM32 RD and WR ports: PDI (access to ESC RAM only)

#### 26.2.4.2 CPU2 Bus Interface

The CPU2 interface involves a bus that is arbitrated between the CPU2 and DMA accesses to the PDI .

- CPU2 bus ports: Configuration Registers, Control/Status Registers, PDI
- DMA ports: PDI (access to ESC RAM only)

## 26.2.5 Interrupts and Interrupt Mapping

The ESC has one interrupt line that can be connected to the local host (CPU1 or CPU2) that is called PDI IRQ from the ESC. Besides this, there are other interrupt causes generated within the ESCSS. These are aggregated to a total of 4 interrupt lines that are connected to the local host core.

**Table 26-7** summarizes these exceptions and the mapping. There are 4 interrupt lines provided for ESCSS which are: ECATSS\_Intr, RESET\_OUT\_Intr, SYNC0\_Intr and SYNC1\_Intr. Each of these causes have an independent set of mask/clear/set controls and raw/masked interrupt status flags. This allows independent cause servicing on the exception event with flexibility to mask or service the desired set of causes. All these interrupts are mapped onto PIE on CPU1 and CPU2. Refer to the *System Control and Interrupts* chapter for details on the interrupt numbers.

In the event that the same exception is available to the multiple bus MainDevice cores of the local host CPU, the application software is expected to make sure that clearing of the RIS is a software synchronized event between those MainDevices and there is no stale exceptions pending for one controller while the other clears the RIS. In other words, there is no separate exception cause (RIS/MIS) copy per MainDevice but are common interrupt registers for the local host across MainDevices.

**Table 26-7. Service Request Generation Map**

Source	Description	MainDevice				
		CPU1	CLA	CPU1 DMA	CPU2	DMA
EtherCAT IRQ	AL Event Request of the ESC	ECATSS_ intr	ECATSS_ intr	Not Available	ECATSS_ intr	Not Available
PDI Interface Timeout Error	PDI Interface WatchDog timeout error	ECATSS_ intr	ECATSS_ intr	Not Available	ECATSS_ intr	Not Available
EtherCAT RESET_OUT Event	RESET_OUT can be programmed as interrupt to the CPU to either complete the reset sequence with required pre-steps if an or acknowledge the reset request in some other way. Given the high priority nature of the signal independent interrupt line is allocated	RESET_OUT_Intr	RESET_OUT_Intr	Not Available	RESET_OUT_Intr	Not Available
SYNC0 Event	Precise time event 2, can be used to start routine SYNC1_Intron cores or data transfer using DMA. Given the precise time and priority of these interrupts a separate interrupt line is dedicated.	SYNC0_Intr	SYNC0_Intr	SYNC_DMAReq	SYNC0_Intr	SYNC_DMAReq
SYNC1 Event	Precise time event 1, can be used to start routine on cores or data transfer using DMA. Given the precise time and priority of these interrupts a separate interrupt line is dedicated.	SYNC1_Intr	SYNC1_Intr	SYNC_DMAReq	SYNC1_Intr	SYNC_DMAReq

## 26.2.6 Power, Clocks, and Resets

This section details the ESCSS power requirements, clocking, and resets. The EtherCAT IP has 2 clock ports and one reset output. Since the PLLs, dividers, and gating is implemented as part of system control, this setup is always handled by CPU1 during the initialization sequence.

### 26.2.6.1 Power

The ESC module is inside the main power domain like other peripherals and there are no special considerations about the power-up or power-down sequences that need to be taken. Refer to the *System Control and Interrupts* chapter for different power modes.

### 26.2.6.2 Clocking

Two functional clock inputs are defined for the ESC: CLK25 (25MHz) and CLK100 (100MHz).

EtherCAT functional clock inputs CLK25 and CLK100 are sourced by the MCU clocking module either using SYSPLL or AUXPLL. At the SoC level, you have multiple options to choose from regarding what inputs are used for the SYSPLL or AUXPLL.

- Due to the 25ppm requirement for EtherCAT, an external oscillator of 25MHz is suggested to be used as the main clock source.
- A less accurate clock than 25ppm limits the ability of the ESC to act as the network reference clock. For practical reasons, clock accuracy must be the same or better than the Ethernet clock source that is 50ppm.

#### Note

- CLK25 and CLK100 are used for the ESC core operation. These two clocks and the clocks to the PHY **must have a common source**, which establishes a deterministic phase relationship between PHY clocks and ESC clocks.
- In MII mode, the 25MHz RX clock is sourced by the PHY while the TX clock from the PHY is optional (which effectively saves a pin). The phase differential between the PHY TX clock and CLK25 can be compensated to the TX data and TX EN using the manual compensation mode in increments of 10ns. Connecting the TX clock avoids the need to perform the manual compensation.

Figure 26-10 shows the clocks connectivity. Refer to the *System Control and Interrupts* chapter for additional details of the PLL source selections and clock dividers.




Figure 26-10. Clocking of ESC

In the case of a low-accuracy clock (up to 100ppm) being used, a clock accuracy of 25ppm cannot be feasible, then the following restrictions apply:

- RX FIFO size cannot be reduced lower than 7 (default for 100ppm), which in turn affects the latency of the transfer as the transfer starts after half of the FIFO full threshold, thus resulting in a RX Delay.
- This ECS cannot be used as the first SubordinateDevice from the MainDevice in the network, as typically the first SubordinateDevice from the MainDevice is treated as the reference clock for the distributed clocks functionality.
- The number of iterations required for synchronizing clocks (specially the drift computation) increases.

### 26.2.6.3 Resets

This section describes the ESCSS sources of reset. There are other conditional reset sources that can impact ESCSS and those include all the device level reset sources including: device pin reset “XRSN” or software initiated device level reset “SYSRSn”.

---

#### Note

Whenever the device comes out of reset, software must execute the following sequence to make sure that PHY can see the full stretching of the reset:

1. Configure the EtherCAT GPIOs
2. Put the ESCSS into soft reset
3. Bring the ESCSS out of soft reset

Refer to [Section 26.3](#) more information on proper software procedure.

---

#### 26.2.6.3.1 Chip-Level Reset

Chip-level resets (such as POR, XRS, WDRS, or NMIWDRS) are a MainDevice reset that resets the entire device including the ESC.

#### 26.2.6.3.2 EtherCAT Soft Resets

ESSCS can be reset by three soft reset mechanisms, including:

- System control level software programmable (SOFTPRES23) that is reset only by chip-level and EtherCAT resets. Default keeps the ESC in reset that is released by the local application after setting the ESC ready for operation.
- Reset by a particular command sequence from the remote EtherCAT MainDevice.
- Reset by a particular command sequence from the local host application. (CPU2 core only)

#### 26.2.6.3.3 Reset Out (RESET\_OUT)

Multiple reset sources of ESCSS are combined to make the reset vector that drives the EtherCAT and companion devices (PHYs) on this MCU. The RESET\_OUT is asserted only when configured to be a reset. If configured as an interrupt or NMI, the local host completes the reset.

By default, RESET\_OUT performs no action and must be setup to cause the reset to the EtherCAT core and PHY. The input events to RESET\_OUT include the remote EtherCAT MainDevice, local host application, and EtherCAT soft reset.

When the intent is to perform a reset to the ESCSS and the device, the following options are available to reset the device after software has given a reset to the ESCSS:

- Use the system control SIMRESET register to generate a device reset.
- Use the watchdog or NMIWD to generate a device reset.

### 26.2.7 LED Controls

There are four LED outputs from the ESC that can be routed out of GPIO to indicate different status of the ESC. [Table 26-8](#) is the recommendation for applications on the usage, especially for the pin sensitive systems that can support this and still meet the intent. All the LED functions are routed to the peripheral pin mux and the user must configure the LEDs as per the available pins.

**Table 26-8. Status LED Options and Priority**

LED	Priority Order	Function	Recommendation	Usage Priority
RUN	5	Shows the status of ESC state machine with different blinking patterns.	In the case where color LEDs are not supported, then this needs to be supported.	Must
ERR <sup>(1)</sup>	4	Indicates the Error in ESC operation.	In the case where color LEDs are not supported, then at least the Error status needs to be reported.	Must
STATE	2	Combination of the RUN and ERR LED.	Not supported on this device.	-
LINKACT0 (ESC_LED_LINK0_ACTIVE)	3	Link Active Status for link towards the MainDevice.	Link Status on MainDevice side (Port0) is important to know, if the ESC and network downstream is part of the network or not. The prior ESC loopbacks, if this node fails. The status on this LED eases the debug.	Desired
LINKACT1 (ESC_LED_LINK1_ACTIVE)	1	Link Active status for link towards Network side.	The Link status on the network side (Port 1) is critical from continuity through the ESC point; hence, this is kept highest priority status reporting.	Must

(1) Driven by software and not the ESC on this device.

The PHY MII\_LINK (ESC\_PHYx\_LINKSTATUS) indication is an indication from PHY and does not indicate if the established link meets the characteristics including auto-negotiation as required by EtherCAT. Hence, the indication may not be a true status indication; however, it is critical to shorten reaction time in the event of link loss that is crucial for redundancy operation. Using LINKACT LEDs (LED\_LINKx\_ACTIVE) for the status output and MII\_LINK (ESC\_PHYx\_LINKSTATUS) for the status input is the best usage; however, using the LEDs are not practical to sacrifice 4 pins. The tradeoff of whether MII\_LINK is used as a link status LED or LINKACT is used depends on link loss reaction time requirements and available number of GPIOs for the system.

The PHY MII\_LINK (ESC\_PHYx\_LINKSTATUS) signal is an active-low signal input to the C2000 ESC. It is possible to use the GPxINV register to invert the signal's polarity before the signal enters the ESC, if the system hardware cannot provide the desired polarity for this signal.

The LINKACT LEDs (LED\_LINKx\_ACTIVE) is an output signal of the ESC intended to control an LED for link indication.

**Table 26-9. LINKACT and PHY MII\_LINK States**

Link State	LINKACTx (LED_LINKx_ACTIVE) State	PHY MII_LINK (ESC_PHYx_LINKSTATUS) State
No Link	0 (LOW)	1 (HIGH)
Link WITHOUT Activity	1 (HIGH)	0 (LOW)
Link WITH Activity	Toggling / Blinking	0 (LOW)



---

**Note**

The EtherCAT link status through the MII management interface option must be enabled if only a Gigabit PHY is to be supported and must not be enabled if needing to support both 10/100 and Gigabit PHY. For this reason, the link status through MII management interface is disabled on this ESC. Instead, use the LINKACT or PHY MII\_LINK signals for link status purposes.

---

### 26.2.8 SubordinateDevice Node Configuration and EEPROM

The ESC requires non-volatile memory (for example, an EEPROM with I2C interface), which is referred to as the SubordinateDevice Information Interface (SII) memory, to store the EtherCAT SubordinateDevice Information (ESI) data.

The ESI data contains information about the SubordinateDevice device identification, supported features, and other network accessible properties.

---

**Note**

The ESI XML file is generated from Beckhoff's SubordinateDevice Stack Code (SSC) tool.

---

- **EtherCAT SubordinateDevice**

- Uses the SII upon power-on or reset to load configuration data into the EtherCAT SubordinateDevice configuration registers.

- **EtherCAT MainDevice**

- During development, the MainDevice is used to program the device SII memory with the ESI data.
- When the ESI file isn't provided to the MainDevice, the MainDevice reads the device SII memory upon boot-up to determine the SubordinateDevice device properties such as the process data and their mapping options, the supported mailbox protocols including optional features, as well as the supported modes of synchronization.

### 26.2.9 General-Purpose Inputs and Outputs

The ESC subsystem implementation on this MCU supports 32 general-purpose inputs (GPI) and 32 general-purpose outputs (GPO) in addition to the PDI.

These GPI/GPOs provide an advantage for embedded applications over discrete components because the GPI/GPOs can selectively drive or sense GPIOs in a time controlled manner. For example, it can be a sensor/actuator control, status read, LED status update, and so on. The following section describes the integration and usage of this feature.

#### 26.2.9.1 General-Purpose Inputs

General-purpose inputs are connected to the device GPIO pin mux through an input buffer with an option to directly connect the asynchronous input flowing directly into the ECS or through a ESCSS register pipeline, which can hold the value stable while the value is captured within the ESC. The state of the GPI can be captured based on the following events:

- **Start-of-Frame (SOF):** Contents can be ready for capture in the frame if requested by the MainDevice
- **SYNC0/1:** Contents captured on a precise time tick
- **LATCH0/1:** Contents synchronized with LATCHIN read (allows simultaneous input and timestamp capture)

The ESCSS\_GPIN\_DAT register, containing the contents of the GPIN data, is available for reading from host CPU to allow debug access. Additionally, ESCSS\_GPIN\_DAT allows CPU writes for being used GPIN override purposes such as in place of using GPIOs.

GPIs are divided into 4 sets: GPIO:7, GPI8:15, GPI16:23, and GPI24:31, for clocking the capture trigger, which means the same capture trigger has to be used for the IOs within a set. Thus, either a bus can be formed out of these or individual IOs which need to be aggregated under common trigger can be combined in one set. This allows limited freedom of trigger selection for inputs. Selection of which Inputs (ESCSS\_GPIN\_SEL) and outputs (ESCSS\_GPOUT\_SEL) can be connected to GPIO is possible at each single IO level.

Figure 26-11 shows the integration of the GPI feature.




Figure 26-11. ESCSS General-Purpose Inputs Integration

**Note**

For software: The write data gets reflected on the ESCSS\_GPIN\_DAT read path only when one of the configured events, like SOF, SYNC0/1, and so on, is seen as configured after a few cycles of that event getting generated. Additionally, the copy of ESCSS\_GPIN\_DAT register readable by the CPU is provided without synchronization; therefore, multiple reads must be performed to confirm a stable value before using the value.

**26.2.9.2 General-Purpose Output**


General-purpose outputs are connected to the device GPIO pin mux through an output buffer with an option to directly connect from the ESC IP core registers to the external world or through a ESCSS register pipeline, which can hold the output value stable. The state of the GPO can be set based on the following events:

- **End-of-Frame:** Contents can be updated by the MainDevice from the last received frame
- **SYNC0/1:** Contents can be updated based on a precise time tick
- **Watchdog Trigger:** Contents can be updated based on the last successful access to process data memory

The ESCSS\_GPOUT\_DAT register, containing the contents of the GPO data, is available for reading from host CPU to allow debug access or to read in place of GPIOs.

GPOs are divided into 4 sets: GPI0:7, GPI8:15, GPI16:23, and GPI24:31, for clocking the output trigger, which means the same output trigger has to be used for the IOs within a set. Thus, either a bus can be formed out of these or individual IOs which need to be aggregated under common trigger can be combined in one set. This allows limited freedom of trigger selection for inputs. Selection of which inputs (ESCSS\_GPIN\_SEL) and outputs (ESCSS\_GPOUT\_SEL) can be connected to GPIO is possible at each single IO level.

Figure 26-12 shows the integration of the GPO feature.




**Figure 26-12. ESCSS General-Purpose Output Integration**

**Note**

In Figure 26-12, the synchronization between CLK100 or CLK25 with respect to SysClk is not shown and is implicit by design. The local host can adjust for the synchronization delays as required while processing the data in either direction.

**26.2.10 Distributed Clocks – Sync and Latch**

Distributed clocks (DC) is a differentiating feature of the EtherCAT network. Distributed clocks allows all the SubordinateDevice nodes in the EtherCAT network to be bound in a tight margin of time to synchronize the events and the EtherCAT MainDevice command.



**Figure 26-13. ESC SYNC and LATCH**

This feature has sub-features as listed below. To enable the utility of these features at the application level, the related signals of DC are integrated tightly with the C2000 control loop logic, as well as, an external component that can be a possible implementation to trigger/latch other components on the board. This section explains the integration of these signals and related nuances of usage.

**Distributed clock features:**

- Clock Synchronization
- Sync Signal Generation
- Latch Signal event capture

Apart from usage for control loop synchronizations, these features are also used to synchronize the system and network time. These include the following:

- **System Time PDI Controlled:** Synchronize system time between two different EtherCAT networks.
- **Communication Timing:** To synchronize SubordinateDevice communication with sync signals, output or input events, and so on.

For further reading, including details on network time or network propagation delay, refer to the **ESC Hardware Data Sheet Section I - Technology (ethercat\_esc\_datasheet\_sec1\_technology)** document provided by Beckhoff/ETG at [www.beckhoff.com](http://www.beckhoff.com).

#### 26.2.10.1 Clock Synchronization

DC clock synchronization is the ability and procedure of the ESC to maintain the copy of the reference clock based on local clock (internal 64-bit time base) and other adjustment as derived by the procedure. The reference clock is the most accurate clock in the system and is typically held by one of the SubordinateDevices (Topologically first one after MainDevice is preferred). This time-base has a higher accuracy requirement and needs to periodically synchronize with an absolute time source like GPS or any other maintained time-base as in IEEE1588 network.


The synchronization order is as follows:

1. The MainDevice maintains a MainDevice clock that is either the absolute time synchronized or controls the reference clock.
2. The MainDevice queries the ESC time-base based on topology information and timestamps to determine the drift of the local clock for each ESC with regards to the reference clock.
3. The MainDevice programs the clock drift adjustments in each respective ESC.
4. With further periodic queries of the local clock, the MainDevice determines the drift of the local clock and keeps adjusting the clock so as to maintain the copies of the reference clocks on each ESCs in a tight limit.

While the ESC requires two clocks of 25MHz and 100MHz, the 100MHz clock is used for the internal time-base and supports the best accuracy possible. Refer to [Section 26.2.6.2](#) for more details on clocking.

#### 26.2.10.2 SYNC Signals

Sync signals are precise time controlled signals and are able to trigger time synchronized actions of the MainDevice. CPU core and DMA engine triggers are configured independently for every end point. The following sections describe ESC signal integration and various control triggers in the device.



**Figure 26-14. SYNC0 Signal Modes**

- **SYNC0:** SYNC0 is the primary trigger and can be generated in either a cyclic (periodic event generation like rise edge at every x period) or one-shot mode. Furthermore, these modes can be either with or without acknowledge, such that when enabled with acknowledge mode, the next event is not generated until the acknowledgment is received from the controlling MainDevice. If the acknowledgment is delayed, the event is skipped and the next periodic event is generated. Remember that the acknowledgment can be part of the interrupt servicing from the PDI and such a delay in triggering the next event is acceptable since the servicing routine can accordingly take action for the period elapsed. These modes are shown in [Figure 26-14](#).
- **SYNC1:** The SYNC1 generation follows the SYNC0 generation with a programmable delay and depending upon the delay time defined, SYNC1 can or cannot generate the pulse since the predefined delay from the SYNC0 event is newly measured only after the SYNC1 event (except for the start).

**Note**

- The SYNC0/1 when used in a system clock domain is stretched to at least 3 clock-wide pulse.
- When ESC goes through a reset, the SYNC outputs triggering external device events need to be kept at a safe value. At reset, the output values are 0 and this can be an active state when the reset occurs; therefore, the corresponding care of usage from the remote device must be taken.


**26.2.10.2.1 Seeking Host Intervention**

SYNC can be used to initiate the action from the local host or related DMA engine that can respond with control action or data transfers from the ESC IP.

These actions can be selectively initiated in terms of:

- Interrupts to CPU cores (CPU1, CLA, or CPU2)
- DMA requests to DMA cores (CPU1 DMA and CPU2 DMA)

Figure 26-15 depicts the SYNC connection diagram to the CPU subsystems.



**Figure 26-15. SYNC Integration for the HOST Intervention**

Table 26-10 shows the Host Intervention selections, control and information that helps applications to route and handle the SYNC signals for respective Host intervention.

**Table 26-10. ESC SYNC Integration Map**

Destination	Source	Enable	Mask	Clear	Source Clock	Destination Clock	Destination Signaling
C28x PIE Interrupt	SYNC0	ESCSS_SYNC0_CONFIG[0]	ESCSS_INTR_MASK[0]	ESCSS_INTR_CLR[0]	ECAT.100MHz	C28x.SysClk	Pulse
C28x PIE Interrupt	SYNC1	ESCSS_SYNC1_CONFIG[0]	ESCSS_INTR_MASK[1]	ESCSS_INTR_CLR[1]	ECAT.100MHz	C28x.SysClk	Pulse
CLA Interrupt	SYNC0	ESCSS_SYNC0_CONFIG[1]	NA	NA	ECAT.100MHz	C28x.SysClk	Pulse
CLA Interrupt	SYNC1	ESCSS_SYNC1_CONFIG[1]	NA	NA	ECAT.100MHz	C28x.SysClk	Pulse
C28x DMA Trigger	SYNC0	ESCSS_SYNC0_CONFIG[2]	NA	NA	ECAT.100MHz	C28x.SysClk	Pulse
C28x DMA Trigger	SYNC1	ESCSS_SYNC1_CONFIG[2]	NA	NA	ECAT.100MHz	C28x.SysClk	Pulse
DMA Trigger	SYNC0	ESCSS_SYNC0_CONFIG[4]	NA	NA	ECAT.100MHz	CPU2.SysClk	Pulse/Level
DMA Trigger	SYNC1	ESCSS_SYNC1_CONFIG[4]	NA	NA	ECAT.100MHz	CPU2.SysClk	Pulse/Level


The difference between Enable and Mask is that Enable allows the conditioned and synchronized interrupt to be routed to the raw interrupt/trigger cause register, while Mask is a software control to allow raising an interrupt or not. Disabling the SYNC0 and SYNC1 on a respective trigger can lose any events that happen until SYNC0 and SYNC1 are enabled again.

### Regarding the CLA:

- The CLA does not have access to EtherCAT, so the CLA does not have the MASK and Clear controls; however, the trigger starts the action on the CLA processing which, upon completion, must be acknowledged by CPU1 to clear the cause.

### Regarding the DMA:

- The DMA triggers do not have Mask and Clear capabilities, as typically there is no feedback mechanism from the DMA to clear the trigger cause.
- [Figure 26-16](#) is the symbolic view of DMA request source select. If a given source event triggers multiple events across different MainDevices, then the software has to make sure there is a status exchange before the cause is cleared.



**Figure 26-16. SYNC Event Muxing for Different Host DMA Triggers**

### 26.2.10.3 LATCH Signals

Latch inputs to the ESC can be used to capture the time-stamp or register the GPI inputs. Two latch inputs are available. Latch enables external events:

- To take a system time snapshot of the EtherCAT network, measure time, or schedule further operations.
- To capture the status of the GPI inputs either as the status of connected external components or as part of control flow.

Both of the Latch inputs can be independently configured to operate on either the rising or falling edge of the signal. The LATCH events can be individually assigned either for the PDI control or EtherCAT controller control. Additionally, one shot or continuous mode is supported.

- In **one shot mode**, the next capture of the timestamp is done on a qualifying LATCH event only after the previous event is acknowledged.
- In **continuous mode**, timestamps are successively captured on a qualifying event, regardless of a preceding event being read or not.

Figure 26-17 depicts the different sources for the LATCH0/1 so as to fulfill the application requirements. These are explained for possible use.




Figure 26-17. ESC Latch Input Integration



The details of connections and mux select to these muxes is shown in [Table 26-11](#) and selection is possible individually for each of the LATCH0 or LATCH1 signal.

**Table 26-11. ESC LATCH0/1 Trigger Table**

ECAT_LATCH_SELx	Signal Hookup
0	ECAT_LATCH0 (From Pin)
1	ECAT_LATCH1 (From Pin)
2	CPU1_NMI
3	CPU2_NMI
4	ERRORSTS
5	INPUTXBAR1
6	INPUTXBAR2
7	INPUTXBAR3
8	INPUTXBAR4
9	INPUTXBAR5
10	INPUTXBAR6
11	INPUTXBAR7
12	INPUTXBAR8
13	INPUTXBAR9
14	INPUTXBAR10
15	INPUTXBAR11
16	INPUTXBAR12
17	INPUTXBAR13
18	INPUTXBAR14
19	INPUTXBAR15
20	INPUTXBAR16
21	EPWMXBAR1
22	EPWMXBAR2
23	EPWMXBAR3
24	EPWMXBAR4
25	EPWMXBAR5
26	EPWMXBAR6
27	EPWMXBAR7
28	EPWMXBAR8
29-31	Reserved

### 26.2.10.3.1 Timestamping

Timestamping allows the local application or remote EtherCAT MainDevice to measure the time events and plan the subsequent controls.

#### Timestamping: Device Internal Events

- Enable timestamping and logging of internal device events coming from control logic
- The same outputs of the EPWM crossbar that connect to the 8 EPWMs can be used as 8 input signals (PWMXBAROUT0-PWMXBAROUT7) for time stamping
- Note that there is no independent option for Latch muxing as far as EPWM cross-bar inputs are concerned; unless one of the TRIP outputs are not used in control loop and such a crossbar output is dedicated for LATCH0/1 toggle

#### Timestamping: External Events

- Enable external board components apart from the MCU to trigger timestamp capture
- For example, timestamp a periodic event or pulse/edge event from a sensor when the sensor data is read or accessed
- Connecting the LATCH0/1 controls through the input crossbar allows timestamp capture based on any selected GPIO toggle (such as GPTRIP15 or GPTRIP16)
  - Two GPTRIPs are provided for independent GPIO choice for LATCH0 and LATCH1
  - GPTRIP1, 2, and 3 allow the same functionality; however, those can be utilized for EPWM trip zone functions where pins can or cannot need to match. In the case of a trip zone based on GPTRIP is to be latched, one of these inputs can be used.

#### Timestamping: Device Exception Events

- Log and timestamp exception events within the device (example: NMI exceptions) and periodically collect information to find out systemic issues in the system
- Can be used by local application and the remote MainDevice to diagnose or debug the system
- On CPU1, ERAD can be used to analyze particular accesses or data patterns/counts on the CPU bus. Refer to the *Embedded Real-time Analysis and Diagnostic (ERAD)* chapter for further information


### 26.2.10.4 Device Control and Synchronization

The primary advantage of DC functionality is when used in conjunction with device control functions. The precisely timed pulse/edge nature of the SYNC allows the ESC to synchronize the internal resources like PWMs, ECAPs (for capture as well as PWM) with remote system components. The following are the connections which are available for applications to program for allowing this synchronization.

#### 26.2.10.4.1 Synchronization of PWM

The PWM Sync-chain on the MCU can be triggered either by the device external inputs from the GPIO via input cross-bar or the PWM internal events when the chain is programmed appropriately. The SYNC0/1 inputs in this implementation also act as the external sync inputs to the PWM sync-chain. The integration is shown in [Figure 26-18](#).


The additional select register added to the trigger crossbar register allows independent programming of the EXTSYNCx from either GPTRIP or SYNC0/1.



**Figure 26-18. SYNC Integration for Control Functions - PWM SYNC**

#### 26.2.10.4.2 ECAP SYNC Inputs

ECAP supports accurate time capture of events that can be relatively checked against the series of events in vicinity and used for the control loop action. Additionally, ECAP has inbuilt capability of limited PWM action that can be triggered based on the selected input. Hence, the SYNC0/1 are also connected to ECAP input mux. The exact select value/vector for SYNC0/1 is defined in the *Enhanced Capture (eCAP)* chapter.




**Figure 26-19. SYNC Integration for Control Functions – ECAP**

### 26.2.10.4.3 SYNC Signal Conditioning and Rerouting

SYNC0/SYNC1 generation modes can generate various waveform patterns to create different trigger conditions. The SYNC0/1 signals are routed to the CLB, which can make conditional and delay based waveforms. Using the CLB, these signals can be processed for additional uses based on the application.

Additionally, this integration also allows routing SYNC0/1 signals with or without processing to other destinations within the device that are not explicitly connected. Details of the CLB input mux selects are explained in the *Configurable Logic Block (CLB)* chapter.



**Figure 26-20. SYNC Integration for Signal Conditioning – CLB**

## 26.3 Software Initialization Sequence and Allocating Ownership

This section details the software initialization sequence when configuring CPU1 or CPU2 as ESC owner. The CPU2 sequence includes details on allocating ownership of the ESC peripheral.

**Table 26-12. CPU1 Software Initialization Sequence**

Step	Action
1	General device initialization (configure clock, enable PLL, enable peripheral clocks except EtherCAT)
2	Configure Aux Clock for EtherCAT (if using Aux clock as source)
3	Configure GPIOs for EtherCAT (set pin configurations, set GPIO qualification mode, set pad configuration)
4	Initialize interrupts and register ISR handlers
5	Set EtherCAT clock source and divider. Then configure if EtherCAT PHY is clocked from device or external PHY clock.
6	Configure the EEPROM size
7	Bring ESC out of reset using system control register
8	Perform EtherCAT memory initialization and wait until memory initialization is complete
9	(Optional) Enable debug access to the EtherCAT registers
10	(Optional) Check that EEPROM loaded successfully
11	EtherCAT subsystem configurations for interrupt masking, SYNCx connections, and so on <sup>(1)</sup>

(1) Applications must make sure that ESC outputs are in a safe state until the EEPROM is loaded and that SYNC and LATCH are configured only after the EEPROM is loaded.

**Table 26-13. CPU2 Software Initialization Sequence**

Step	Core	Action
1	CPU1	General device initialization (configure clock, enable PLL, enable peripheral clocks except EtherCAT)
2	CPU1	Assign RAMs and Flash Banks to CPU2
3	CPU1	Bring CPU2 out of reset using system control register
4	CPU1	Configure GPIOs for EtherCAT (set pin configurations, set GPIO qualification mode, set pad configuration)
5	CPU1	Configure Aux Clock for EtherCAT (if using Aux clock as source)
6	CPU1	Set EtherCAT source and clock divider. Then configure if EtherCAT PHY is clocked from device or external PHY clock
7	CPU1	Reset ESC using system control register
8	CPU1	Bring ESC out of reset using system control register
9	CPU1	Configure EtherCAT EEPROM Size
10	CPU1	Reset ESC using system control register
11	CPU1	Allocate ESC to CPU2
12	CPU2	Initialize Interrupts and Register ISR Handlers
13	CPU2	Perform EtherCAT memory initialization and wait until memory initialization is complete
14	CPU2	(Optional) Enable debug access to the EtherCAT registers
15	CPU2	(Optional) Check that EEPROM Loaded successfully
16	CPU2	EtherCAT subsystem configurations for interrupt masking, SYNCx connections and so on <sup>(1)</sup>

- (1) Applications must make sure that ESC outputs are in a safe state until the EEPROM is loaded and that SYNC and LATCH are configured only after the EEPROM is loaded.

## 26.4 ESC Configuration Constants

The following is EtherCAT IP core configurations that are static by design.

**Table 26-14. ESC Configuration Constants Table**

Name	Value
ESC Type	0x91
Revision	0x0
Build	0x0
FMMU Supported	0x8
SyncManagers	0x8
RAM Size	0x10
Port Descriptor	0xF
ESC Features Supported	0x1CC
Product ID	0x0
Vendor ID	0x0

**Table 26-15. ESC IP Register Constants Table**

EtherCAT IP Register	Offset Address	Value <sup>(1)</sup>
PDI 8/16Bit asynchronous Microcontroller configuration	0x0150	0x00
Sync/Latch PDI configuration	0x0151	0x66
Pulse Length of SyncSignals	0x0982/0x0983	0x000A

- (1) These values are not changed or overwritten by EEPROM contents.

## 26.5 EtherCAT IP Registers

The EtherCAT IP (IP core) register details are included as part of Beckhoff documentation.

**Table 26-16. EtherCAT IP Register Documentation**

Document	Beckhoff ESC Type	Link
ESC Hardware Data Sheet - Section II - Register Description (ethercat_esc_datasheet_sec2_registers)	EtherCAT IP Core	<a href="http://www.beckhoff.com">www.beckhoff.com</a>

### 26.5.1 ETHERCAT Base Address Table

**Table 26-17. ETHERCAT Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
EscssRegs	<a href="#">ESCSS_REGS</a>	ESC_SS_BASE	0x0005_7E00	YES	-	-	YES	-	YES
EscssConfigRegisters	<a href="#">ESCSS_CONFIG_REGS</a>	ESC_SS_CONFIG_BASE	0x0005_7F00	YES	-	-	YES	-	YES

## 26.5.2 ESCSS\_REGS Registers

Table 26-18 lists the memory-mapped registers for the ESCSS\_REGS registers. All register offset addresses not listed in Table 26-18 should be considered as reserved locations and the register contents should not be modified.

**Table 26-18. ESCSS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ESCSS_IPREVNUM	IP Revision Number		<a href="#">Go</a>
2h	ESCSS_INTR_RIS	EtherCATSS Interrupt Raw Status		<a href="#">Go</a>
4h	ESCSS_INTR_MASK	EtherCATSS Interrupt Mask		<a href="#">Go</a>
6h	ESCSS_INTR_MIS	EtherCATSS Masked Interrupt Status		<a href="#">Go</a>
8h	ESCSS_INTR_CLR	EtherCATSS Interrupt Clear		<a href="#">Go</a>
Ah	ESCSS_INTR_SET	EtherCATSS Interrupt Set to emulate		<a href="#">Go</a>
Ch	ESCSS_LATCH_SEL	Select for Latch0/1 inputs and LATCHIN input		<a href="#">Go</a>
Eh	ESCSS_ACCESS_CTRL	PDI interface access control config.		<a href="#">Go</a>
10h	ESCSS_GPIN_DAT	GPIN data capture for debug & override		<a href="#">Go</a>
12h	ESCSS_GPIN_PIPE	GPIN pipeline select		<a href="#">Go</a>
14h	ESCSS_GPIN_GRP_CAP_SEL	GPIN pipe group capture trigger		<a href="#">Go</a>
16h	ESCSS_GPOUT_DAT	GPOUT data capture for debug & override		<a href="#">Go</a>
18h	ESCSS_GPOUT_PIPE	GPOUT pipeline select		<a href="#">Go</a>
1Ah	ESCSS_GPOUT_GRP_CAP_SEL	GPOUT pipe group capture trigger		<a href="#">Go</a>
1Ch	ESCSS_MEM_TEST	Memory Test Control		<a href="#">Go</a>
1Eh	ESCSS_RESET_DEST_CONFIG	ResetOut impact or destination config	LOCK	<a href="#">Go</a>
20h	ESCSS_SYNC0_CONFIG	SYNC0 Configuration for various triggers	LOCK	<a href="#">Go</a>
22h	ESCSS_SYNC1_CONFIG	SYNC1 Configuration for various triggers	LOCK	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 26-19 shows the codes that are used for access types in this section.

**Table 26-19. ESCSS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 26.5.2.1 ESCSS\_IPRENUM Register (Offset = 0h) [Reset = 0000000h]

ESSC\_IPRENUM is shown in [Figure 26-21](#) and described in [Table 26-20](#).

Return to the [Summary Table](#).

IP Revision number showing the Major & Minor IP versions 4 bit each

**Figure 26-21. ESCSS\_IPRENUM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								IP_REV_MAJOR				IP_REV_MINOR			
R-0-0h								R-0h				R-0h			

**Table 26-20. ESCSS\_IPRENUM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0	0h	Reserved
7-4	IP_REV_MAJOR	R	0h	Major IP Type increment is hardcoded reset value which increments to signify major change in IP behavior in terms of data/control flow or new feature addition. Reset type: ECAT.IPRS <sub>n</sub>
3-0	IP_REV_MINOR	R	0h	Reset value for this register is hardcoded and increments with minor changes to the IP those will not increment IP Type, but the bug fixes and changes impact behavior or software control than previous silicon version. Reset type: ECAT.IPRS <sub>n</sub>



### 26.5.2.2 ESCSS\_INTR\_RIS Register (Offset = 2h) [Reset = 0000000h]

ESSC\_INTR\_RIS is shown in [Figure 26-22](#) and described in [Table 26-21](#).

Return to the [Summary Table](#).

Registers the Raw Interrupt status of different interrupt triggers regardless of mask.

**Figure 26-22. ESCSS\_INTR\_RIS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		MDEVICE_RESET_RIS	TIMEOUT_ERR_RIS	DMA_DONE_RIS	IRQ_RIS	SYNC1_RIS	SYNC0_RIS
R-0-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 26-21. ESCSS\_INTR\_RIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	MDEVICE_RESET_RIS	R	0h	Indicates Raw Status of the EtherCAT MainDevice Reset event , until cleared by ESCSS_INTR_CLR 0: EtherCAT MainDevice Reset Event did not happen since last IP reset or last clear of this bit and ECAT MainDevice reset programmed to be Interrupt to local host. 1: EtherCAT MainDevice Reset Event has occurred. This status gets updated regardless of interrupt mask, it is registered on the EtherCATSS clock domain, sticky and remains active till cleared using ESCSS_INTR_CLR. If simultaneous clear & incoming event on same clock edge the incoming event registering has priority and clear does not have effect. Information of this event is lost if ECAT Master event is programmed to be reset IP. Reset type: ECAT.IPRSn
4	TIMEOUT_ERR_RIS	R	0h	Indicates Raw Status of the past event on PDI access timeout Error, until cleared by ESCSS_INTR_CLR 0: PDI Access Timeout Error Event did not happen since reset or last clear of this bit. 1: PDI Access Timeout Error Event has triggered the interrupt/DMA trigger. This status gets updated regardless of interrupt mask as long as Timeout is enabled, it is registered on the EtherCATSS clock domain, sticky and remains active till cleared using ESCSS_INTR_CLR. If simultaneous clear & incoming event on same clock edge the incoming event registering has priority and clear does not have effect. Reset type: ECAT.IPRSn

**Table 26-21. ESCSS\_INTR\_RIS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	DMA_DONE_RIS	R	0h	<p>Indicates Raw Status of the past event on DMA Done, until cleared by ESCSS_INTR_CLR</p> <p>0: DMA Done Event did not happen since reset or last clear of this bit.</p> <p>1: DMA Done Event has triggered the interrupt/DMA trigger. This status gets updated regardless of interrupt mask, it is registered on the EtherCATSS clock domain, sticky and remains active till cleared using ESCSS_INTR_CLR.</p> <p>If simultaneous clear &amp; incoming event on same clock edge the incoming event registering has priority and clear does not have effect.</p> <p>Reset type: ECAT.IPRSn</p>
2	IRQ_RIS	R	0h	<p>Indicates Raw Status of the past event on EtherCATSS IRQ, until cleared by ESCSS_INTR_CLR</p> <p>0: EtherCATSS IRQ Event did not happen since reset or last clear of this bit.</p> <p>1: EtherCATSS IRQ Event has triggered the interrupt/DMA trigger. This status gets updated regardless of interrupt mask, it is registered on the EtherCATSS clock domain, sticky and remains active till cleared using ESCSS_INTR_CLR.</p> <p>If simultaneous clear &amp; incoming event on same clock edge the incoming event registering has priority and clear does not have effect.</p> <p>Reset type: ECAT.IPRSn</p>
1	SYNC1_RIS	R	0h	<p>Indicates Raw Status of the past event on SYNC1, until cleared by ESCSS_INTR_CLR</p> <p>0: SYNC1 Event did not happen since reset or last clear of this bit.</p> <p>1: SYNC1 Event has triggered the interrupt/DMA trigger. This status gets updated regardless of interrupt mask, it is registered on the EtherCATSS clock domain, sticky and remains active till cleared using ESCSS_INTR_CLR.</p> <p>If simultaneous clear &amp; incoming event on same clock edge the incoming event registering has priority and clear does not have effect.</p> <p>Reset type: ECAT.IPRSn</p>
0	SYNC0_RIS	R	0h	<p>Indicates Raw Status of the past event on SYNC0, until cleared by ESCSS_INTR_CLR</p> <p>0: SYNC0 Event did not happen since reset or last clear of this bit.</p> <p>1: SYNC0 Event has triggered the interrupt/DMA trigger. This status gets updated regardless of interrupt mask, it is registered on the EtherCATSS clock domain, sticky and remains active till cleared using ESCSS_INTR_CLR.</p> <p>If simultaneous clear &amp; incoming event on same clock edge the incoming event registering has priority and clear does not have effect.</p> <p>Reset type: ECAT.IPRSn</p>

### 26.5.2.3 ESCSS\_INTR\_MASK Register (Offset = 4h) [Reset = 0000000h]

ESSCS\_INTR\_MASK is shown in [Figure 26-23](#) and described in [Table 26-22](#).

Return to the [Summary Table](#).

Allows to mask individual interrupt cause impacting the interrupt

**Figure 26-23. ESCSS\_INTR\_MASK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		MDEVICE_RESET_MASK	TIMEOUT_ERR_MASK	DMA_DONE_MASK	IRQ_MASK	SYNC1_MASK	SYNC0_MASK
R-0-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 26-22. ESCSS\_INTR\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	MDEVICE_RESET_MASK	R/W	0h	Masks EtherCAT MainDevice reset event against any effect on interrupts or other CPU Interrupts. 1: EtherCAT MainDevice Reset affects the interrupt/DMA trigger. 0: EtherCAT MainDevice Reset masked and does not affect Interrupt. Reset type: ECAT.IPRSn
4	TIMEOUT_ERR_MASK	R/W	0h	Masks PDI access timeout Error to have effect on interrupts or other CPU Interrupts. 1: PDI Access Timeout Errors affects the interrupt/DMA trigger. 0: PDI Access Timeout Errors masked and does not affect Interrupt. Reset type: ECAT.IPRSn
3	DMA_DONE_MASK	R/W	0h	Masks DMA Done status update to have effect on interrupts or other CPU Interrupts. 1: DMA Done affects the interrupt/DMA trigger. 0: DMA Done masked and does not affect Interrupt. Raw DMA Done status is updated regardless of this setting. Reset type: ECAT.IPRSn
2	IRQ_MASK	R/W	0h	Masks EtherCATSS IRQ to have effect on interrupts or other CPU/DMA triggers. 1: EtherCATSS IRQ affects the interrupt/DMA trigger. 0: EtherCATSS IRQ masked and does not affect Interrupt/DMA trigger. Raw EtherCATSS IRQ status is updated regardless of this setting. Reset type: ECAT.IPRSn
1	SYNC1_MASK	R/W	0h	Masks SYNC1 to have effect on interrupts or other CPU/DMA triggers as programmed in HOST_TRIG_MAP registers. 1: SYNC1 affects the interrupt/DMA trigger. 0: SYNC1 masked and does not affect Interrupt/DMA trigger. Raw SYNC1 status is updated regardless of this setting. Reset type: ECAT.IPRSn

**Table 26-22. ESCSS\_INTR\_MASK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SYNC0_MASK	R/W	0h	Masks SYNC0 to have effect on interrupts or other CPU/DMA triggers as programmed in HOST_TRIG_MAP registers. 1: SYNC0 affects the interrupt/DMA trigger. 0: SYNC0 masked and does not affect Interrupt/DMA trigger. Raw SYNC0 status is updated regardless of this setting. Reset type: ECAT.IPRSn

### 26.5.2.4 ESCSS\_INTR\_MIS Register (Offset = 6h) [Reset = 0000000h]

ESSCS\_INTR\_MIS is shown in [Figure 26-24](#) and described in [Table 26-23](#).

Return to the [Summary Table](#).

Registers the Masked Interrupt status of different interrupt triggers. This is AND of RIS & MASK of respective fields

**Figure 26-24. ESCSS\_INTR\_MIS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		MDEVICE_RES ET_MIS	TIMEOUT_ERR _MIS	DMA_DONE_M IS	IRQ_MIS	SYNC1_MIS	SYNC0_MIS
R-0-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 26-23. ESCSS\_INTR\_MIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	MDEVICE_RESET_MIS	R	0h	Indicates Masked Interrupt status of the past event on EtherCAT MainDevice Reset, until RIS cleared by ESCSS_INTR_CLR or by Reset. 0: No pending EtherCAT MainDevice Reset interrupt, if configured and unmasked. 1: EtherCAT MainDevice Reset Event has triggered the interrupt/DMA trigger and it's pending. This is MASK qualified RIS such that application can select to service or suppress the interrupt cause behind this. Upon reset or upon RIS clear through ESCSS_INTR_CLR this field is cleared. Reset type: ECAT.IPRSn
4	TIMEOUT_ERR_MIS	R	0h	Indicates Masked Interrupt status of the past event on PDI Access Timeout Error, until RIS cleared by ESCSS_INTR_CLR 0: No pending PDI Access Timeout Error interrupt. 1: PDI Access Timeout Error Event has triggered the interrupt/DMA trigger and it's pending. This is MASK qualified RIS such that application can select to service or suppress the interrupt cause behind this. Upon reset or upon RIS clear through ESCSS_INTR_CLR this field is cleared. Reset type: ECAT.IPRSn
3	DMA_DONE_MIS	R	0h	Indicates Masked Interrupt status of the past event on DMA Done, until RIS is cleared by ESCSS_INTR_CLR 0: No pending DMA Done interrupt. 1: DMA Done Event has triggered the interrupt/DMA trigger and it's pending. This is MASK qualified RIS such that application can select to service or suppress the interrupt cause behind this. Upon reset or upon RIS clear through ESCSS_INTR_CLR this field is cleared. Reset type: ECAT.IPRSn

**Table 26-23. ESCSS\_INTR\_MIS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	IRQ_MIS	R	0h	Indicates Masked Interrupt status of the past event on EtherCATSS IRQ, until RIS is cleared by ESCSS_INTR_CLR 0: No pending EtherCATSS IRQ interrupt. 1: EtherCATSS IRQ Event has triggered the interrupt and it's pending. This is MASK qualified RIS such that application can select to service or suppress the interrupt cause behind this. Upon reset or upon RIS clear through ESCSS_INTR_CLR this field is cleared. Reset type: ECAT.IPRS <sub>n</sub>
1	SYNC1_MIS	R	0h	Indicates Masked Interrupt status of the past event on SYNC0, until RIS is cleared by ESCSS_INTR_CLR 0: No pending SYNC1 interrupt. 1: SYNC1 Event has triggered the interrupt/DMA trigger and it's pending. This is MASK qualified RIS such that application can select to service or suppress the interrupt cause behind this. Upon reset or upon RIS clear through ESCSS_INTR_CLR this field is cleared. Reset type: ECAT.IPRS <sub>n</sub>
0	SYNC0_MIS	R	0h	Indicates Masked Interrupt status of the past event on SYNC0, until RIS is cleared by ESCSS_INTR_CLR 0: No pending SYNC0 interrupt. 1: SYNC0 Event has triggered the interrupt/DMA trigger and it's pending. This is MASK qualified RIS such that application can select to service or suppress the interrupt cause behind this. Upon reset or upon RIS clear through ESCSS_INTR_CLR this field is cleared. Reset type: ECAT.IPRS <sub>n</sub>

### 26.5.2.5 ESCSS\_INTR\_CLR Register (Offset = 8h) [Reset = 0000000h]

ESSCS\_INTR\_CLR is shown in [Figure 26-25](#) and described in [Table 26-24](#).

Return to the [Summary Table](#).

Individual Interrupt cause clear register

**Figure 26-25. ESCSS\_INTR\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED		MDEVICE_RES ET_CLR	TIMEOUT_ERR _CLR	DMA_DONE_C LR	IRQ_CLR	SYNC1_CLR	SYNC0_CLR
R-0-0h		R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h

**Table 26-24. ESCSS\_INTR\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R-0	0h	Reserved
5	MDEVICE_RESET_CLR	R-0/W1C	0h	Clears EtherCAT MainDevice Reset raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 clears the Raw status of the EtherCAT MainDevice reset, read always returns 0. Reset type: ECAT.IPRSn
4	TIMEOUT_ERR_CLR	R-0/W1C	0h	Clears PDI access timeout Error raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 clears the Raw status of the PDI Access Timeout Error, read always returns 0. Reset type: ECAT.IPRSn
3	DMA_DONE_CLR	R-0/W1C	0h	Clears DMA Done raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 clears the Raw status of the DMA Done, read always returns 0. Reset type: ECAT.IPRSn
2	IRQ_CLR	R-0/W1C	0h	Clears EtherCATSS IRQ raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 clears the Raw status of the EtherCATSS IRQ, read always returns 0. Reset type: ECAT.IPRSn
1	SYNC1_CLR	R-0/W1C	0h	Clears SYNC1 raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 clears the Raw status of the SYNC1, read always returns 0. Reset type: ECAT.IPRSn
0	SYNC0_CLR	R-0/W1C	0h	Clears SYNC0 raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 clears the Raw status of the SYNC0, read always returns 0. Reset type: ECAT.IPRSn

### 26.5.2.6 ESCSS\_INTR\_SET Register (Offset = Ah) [Reset = 0000000h]

ESSCS\_INTR\_SET is shown in [Figure 26-26](#) and described in [Table 26-25](#).

Return to the [Summary Table](#).

Individual Interrupt cause set register to emulate the interrupt cause

**Figure 26-26. ESCSS\_INTR\_SET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
WRITE_KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
RESERVED		MDEVICE_RESET_SET	TIMEOUT_ERR_SET	DMA_DONE_SET	IRQ_SET	SYNC1_SET	SYNC0_SET
R-0-0h		R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 26-25. ESCSS\_INTR\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	WRITE_KEY	R-0/W	0h	The key value should be 0xa5 for the writes to Set bits to take effect. Writes of other values will be ignored. Reset type: ECAT.IPRSn
7-6	RESERVED	R-0	0h	Reserved
5	MDEVICE_RESET_SET	R-0/W1S	0h	Sets EtherCAT MainDevice Reset raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 Sets the Raw status of the PDI Access Timeout Error, read always returns 0. Note this emulation can only assert interrupt to CPU but it can not reset the EtherCAT IP. Reset type: ECAT.IPRSn
4	TIMEOUT_ERR_SET	R-0/W1S	0h	Sets PDI access timeout Error raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 Sets the Raw status of the PDI Access Timeout Error, read always returns 0. Reset type: ECAT.IPRSn
3	DMA_DONE_SET	R-0/W1S	0h	Sets DMA Done raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 Sets the Raw status of the DMA Done, read always returns 0. Reset type: ECAT.IPRSn
2	IRQ_SET	R-0/W1S	0h	Sets EtherCATSS IRQ raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 sets the Raw status of the EtherCATSS IRQ, read always returns 0. Reset type: ECAT.IPRSn
1	SYNC1_SET	R-0/W1S	0h	Sets SYNC1 raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 Sets the Raw status of the SYNC1, read always returns 0. Reset type: ECAT.IPRSn



**Table 26-25. ESCSS\_INTR\_SET Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SYNC0_SET	R-0/W1S	0h	Sets SYNC0 raw Status (Common Mask & Clear among all hosts, only one host expected accessing). Write 1 sets the Raw status of the SYNC0, read always returns 0. Reset type: ECAT.IPRSn

### 26.5.2.7 ESCSS\_LATCH\_SEL Register (Offset = Ch) [Reset = 0000000h]

ESSSS\_LATCH\_SEL is shown in [Figure 26-27](#) and described in [Table 26-26](#).

Return to the [Summary Table](#).

Select for LATCH0/1 input Triggers as well as LATCHIN used for registering the GPIs.

**Figure 26-27. ESCSS\_LATCH\_SEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							RESERVED
R-0-0h							R/W-0h
15	14	13	12	11	10	9	8
RESERVED				LATCH1_SELECT			
R-0-0h				R/W-0h			
7	6	5	4	3	2	1	0
RESERVED				LATCH0_SELECT			
R-0-0h				R/W-0h			

**Table 26-26. ESCSS\_LATCH\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-17	RESERVED	R-0	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15-13	RESERVED	R-0	0h	Reserved
12-8	LATCH1_SELECT	R/W	0h	Mux Select for LATCH1 input to ECATSS. Refer device specification for details of mux select options. Reset type: ECAT.IPRS <sub>n</sub>
7-5	RESERVED	R-0	0h	Reserved
4-0	LATCH0_SELECT	R/W	0h	Mux Select for LATCH0 input to ECATSS. Refer device specification for details of mux select options. Reset type: ECAT.IPRS <sub>n</sub>

### 26.5.2.8 ESCSS\_ACCESS\_CTRL Register (Offset = Eh) [Reset = 0000400h]

ESSC\_ACCESS\_CTRL is shown in [Figure 26-28](#) and described in [Table 26-27](#).

Return to the [Summary Table](#).

Wait state control for EtherCAT access

**Figure 26-28. ESCSS\_ACCESS\_CTRL Register**

31	30	29	28	27	26	25	24
RESERVED				TIMEOUT_COUNT			
R-0-0h				R/W-0h			
23	22	21	20	19	18	17	16
TIMEOUT_COUNT							
R/W-0h							
15	14	13	12	11	10	9	8
RESERVED					ENABLE_PARALLEL_PORT_ACCESS	ENABLE_DEBUG_ACCESS	RESERVED
R-0-0h					R/W-1h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
EN_TIMEOUT	WAIT_STATES						
R/W-0h	R/W-0h						

**Table 26-27. ESCSS\_ACCESS\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	RESERVED	R-0	0h	Reserved
27-16	TIMEOUT_COUNT	R/W	0h	This is the cycle count in SYSCLK cycles after which an access on the EtherCAT Async interface will be aborted and CPU will be given back a READY. Reset type: ECAT.IPRSn
15-11	RESERVED	R-0	0h	Reserved
10	ENABLE_PARALLEL_PORT_ACCESS	R/W	1h	Enabled memory accesses through the parallel port interface. 0: Memory accesses using parallel port are not allowed to go through. 1: Memory accesses using parallel port are allowed through the Bridge. Reset type: ECAT.IPRSn
9	ENABLE_DEBUG_ACCESS	R/W	0h	Enabled debug accesses through the PDI interface. 0: Debug accesses are not allowed to go through. 1: Debug accesses are allowed through the Bridge. Bridge logic will ensure that access will not hang. Reset type: ECAT.IPRSn
8	RESERVED	R/W	0h	Reserved
7	EN_TIMEOUT	R/W	0h	Enables the Timeout features which counts programmed number of Sys clocks before the Local host aborts the transaction. 0: Timeout feature is not enabled on PDI interface. 1: The timeout counter starts counting upon BUSY is asserted by EtherCAT IP. Reset type: ECAT.IPRSn
6-0	WAIT_STATES	R/W	0h	This is the predefined minimum number of wait-states which the VBUS bridge will put out accesses on the 16-bit Async interface. Reset type: ECAT.IPRSn

### 26.5.2.9 ESCSS\_GPIN\_DAT Register (Offset = 10h) [Reset = 0000000h]

ESSCS\_GPIN\_DAT is shown in [Figure 26-29](#) and described in [Table 26-28](#).

Return to the [Summary Table](#).

GPI data status for debug & override

**Figure 26-29. ESCSS\_GPIN\_DAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIN_DAT																															
R/W-0h																															

**Table 26-28. ESCSS\_GPIN\_DAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPIN_DAT	R/W	0h	Local GPIN data register connects to GPIN pipelined register for debug & override purposes. Note: The copy of this register readable by the CPU is provided without synchronization, therefore multiple reads should be performed to confirm a stable value before using it. Reset type: ECAT.IPRSn

### 26.5.2.10 ESCSS\_GPIN\_PIPE Register (Offset = 12h) [Reset = 0000000h]

ESSCSS\_GPIN\_PIPE is shown in [Figure 26-30](#) and described in [Table 26-29](#).

Return to the [Summary Table](#).

Register to select raw PAD input or pipelined input be presented to ESC.

**Figure 26-30. ESCSS\_GPIN\_PIPE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPI_PIPE																															
R/W-0h																															

**Table 26-29. ESCSS\_GPIN\_PIPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPI_PIPE	R/W	0h	Enables the connection of GPIN to EtherCATSS through pipelined register as against the direct from IO. 0: The connection is directly from the IO pad 1: Connection is through the pipelined register which is captured on programmed event. Reset type: ECAT.IPRS <sub>n</sub>

### 26.5.2.11 ESCSS\_GPIN\_GRP\_CAP\_SEL Register (Offset = 14h) [Reset = 0000000h]

ESSSS\_GPIN\_GRP\_CAP\_SEL is shown in [Figure 26-31](#) and described in [Table 26-30](#).

Return to the [Summary Table](#).

Register to configure trigger select for the group of 8 IOs together.

**Figure 26-31. ESCSS\_GPIN\_GRP\_CAP\_SEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED	GPI_GRP_CAP_SEL3			RESERVED	GPI_GRP_CAP_SEL2		
R-0-0h	R/W-0h			R-0-0h	R/W-0h		
7	6	5	4	3	2	1	0
RESERVED	GPI_GRP_CAP_SEL1			RESERVED	GPI_GRP_CAP_SEL0		
R-0-0h	R/W-0h			R-0-0h	R/W-0h		

**Table 26-30. ESCSS\_GPIN\_GRP\_CAP\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	RESERVED	R-0	0h	Reserved
14-12	GPI_GRP_CAP_SEL3	R/W	0h	Selects the trigger to capture the IO input in pipeline register for GPI31-24 0: Start Of Frame as capture trigger 1-3: Reserved, selects default value of 0. 4: SYNC0 as capture trigger 5: SYNC1 as capture trigger 6: LATCH0 as capture trigger 7: LATCH1 as capture trigger Reset type: ECAT.IPRSn
11	RESERVED	R-0	0h	Reserved
10-8	GPI_GRP_CAP_SEL2	R/W	0h	Selects the trigger to capture the IO input in pipeline register for GPI23-16 0: Start Of Frame as capture trigger 1-3: Reserved, selects default value of 0. 4: SYNC0 as capture trigger 5: SYNC1 as capture trigger 6: LATCH0 as capture trigger 7: LATCH1 as capture trigger Reset type: ECAT.IPRSn
7	RESERVED	R-0	0h	Reserved
6-4	GPI_GRP_CAP_SEL1	R/W	0h	Selects the trigger to capture the IO input in pipeline register for GPI15-8 0: Start Of Frame as capture trigger 1-3: Reserved, selects default value of 0. 4: SYNC0 as capture trigger 5: SYNC1 as capture trigger 6: LATCH0 as capture trigger 7: LATCH1 as capture trigger Reset type: ECAT.IPRSn
3	RESERVED	R-0	0h	Reserved

**Table 26-30. ESCSS\_GPIN\_GRP\_CAP\_SEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	GPI_GRP_CAP_SEL0	R/W	0h	Selects the trigger to capture the IO input in pipeline register for GPI7-0 0: Start Of Frame as capture trigger 1-3: Reserved, selects default value of 0. 4: SYNC0 as capture trigger 5: SYNC1 as capture trigger 6: LATCH0 as capture trigger 7: LATCH1 as capture trigger Reset type: ECAT.IPRSn

### 26.5.2.12 ESCSS\_GPOUT\_DAT Register (Offset = 16h) [Reset = 0000000h]

ESSCS\_GPOUT\_DAT is shown in [Figure 26-32](#) and described in [Table 26-31](#).

Return to the [Summary Table](#).

GPO data capture for debug & override

**Figure 26-32. ESCSS\_GPOUT\_DAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPOUT_DAT																															
R-0h																															

**Table 26-31. ESCSS\_GPOUT\_DAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPOUT_DAT	R	0h	Local GPOUT data register which is synchronised version on SysClk, each bit is represents GPO IO Read is allowed for CPU to process (IO extender or so if required). Reset type: ECAT.IPRSn



### 26.5.2.13 ESCSS\_GPOUT\_PIPE Register (Offset = 18h) [Reset = 0000000h]

ESSC\_GPOUT\_PIPE is shown in [Figure 26-33](#) and described in [Table 26-32](#).

Return to the [Summary Table](#).

Register to select pipeline of ESC output against direct route to IO pad on per IO based.

**Figure 26-33. ESCSS\_GPOUT\_PIPE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPO_PIPE																															
R/W-0h																															

**Table 26-32. ESCSS\_GPOUT\_PIPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPO_PIPE	R/W	0h	Enables the connection of EtherCATSS GPO output to the IO pad through pipelined register as against the direct connection. 0: The connection is directly to the IO pad 1: Connection is through the pipelined register which captures EtherCATSS o/p on programmed event. Reset type: ECAT.IPRSn

### 26.5.2.14 ESCSS\_GPOUT\_GRP\_CAP\_SEL Register (Offset = 1Ah) [Reset = 0000000h]

ESSSS\_GPOUT\_GRP\_CAP\_SEL is shown in [Figure 26-34](#) and described in [Table 26-33](#).

Return to the [Summary Table](#).

Register to configure trigger select for pipelined register in group of 8 IOs together.

**Figure 26-34. ESCSS\_GPOUT\_GRP\_CAP\_SEL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED		GPO_GRP_CAP_SEL3		RESERVED		GPO_GRP_CAP_SEL2	
R-0-0h		R/W-0h		R-0-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		GPO_GRP_CAP_SEL1		RESERVED		GPO_GRP_CAP_SEL0	
R-0-0h		R/W-0h		R-0-0h		R/W-0h	

**Table 26-33. ESCSS\_GPOUT\_GRP\_CAP\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	RESERVED	R-0	0h	Reserved
13-12	GPO_GRP_CAP_SEL3	R/W	0h	Selects the trigger to capture the EtherCATSS output in pipeline register for GPO31-24 0: End Of Frame as capture trigger 1: SYNC0 as capture trigger 2: SYNC1 as capture trigger 3: WDTrig as capture trigger Reset type: ECAT.IPRS <sub>n</sub>
11-10	RESERVED	R-0	0h	Reserved
9-8	GPO_GRP_CAP_SEL2	R/W	0h	Selects the trigger to capture the EtherCATSS output in pipeline register for GPO23-16 0: End Of Frame as capture trigger 1: SYNC0 as capture trigger 2: SYNC1 as capture trigger 3: WDTrig as capture trigger Reset type: ECAT.IPRS <sub>n</sub>
7-6	RESERVED	R-0	0h	Reserved
5-4	GPO_GRP_CAP_SEL1	R/W	0h	Selects the trigger to capture the EtherCATSS output in pipeline register for GPO15-8 0: End Of Frame as capture trigger 1: SYNC0 as capture trigger 2: SYNC1 as capture trigger 3: WDTrig as capture trigger Reset type: ECAT.IPRS <sub>n</sub>
3-2	RESERVED	R-0	0h	Reserved

**Table 26-33. ESCSS\_GPOUT\_GRP\_CAP\_SEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	GPO_GRP_CAP_SEL0	R/W	0h	Selects the trigger to capture the EtherCATSS output in pipeline register for GPO7-0 0: End Of Frame as capture trigger 1: SYNC0 as capture trigger 2: SYNC1 as capture trigger 3: WDTrig as capture trigger Reset type: ECAT.IPRSn

### 26.5.2.15 ESCSS\_MEM\_TEST Register (Offset = 1Ch) [Reset = 0000000h]

ESSCS\_MEM\_TEST is shown in [Figure 26-35](#) and described in [Table 26-34](#).

Return to the [Summary Table](#).

This register controls access to memory test mode

**Figure 26-35. ESCSS\_MEM\_TEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0-0h							
7	6	5	4	3	2	1	0
RESERVED						MEM_INIT_DONE	INITIATE_MEM_INIT
R-0-0h						R-0h	R-0/W1S-0h

**Table 26-34. ESCSS\_MEM\_TEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R-0	0h	Reserved
1	MEM_INIT_DONE	R	0h	Read-only status bit indicating memory initialisation completion. Gets self cleared with INITIATE_MEM_INIT is written '1'. Reset type: ECAT.IPRS <sub>n</sub>
0	INITIATE_MEM_INIT	R-0/W1S	0h	Memory Initialisation Trigger When set 1 the memory wrapper starts initialisation of DPRAM including parity programming. The bit gets Autocleared after memory initialisation starts. Write of 0 has no effect. Reset type: ECAT.IPRS <sub>n</sub>

### 26.5.2.16 ESCSS\_RESET\_DEST\_CONFIG Register (Offset = 1Eh) [Reset = 0000000h]

ESSCS\_RESET\_DEST\_CONFIG is shown in [Figure 26-36](#) and described in [Table 26-35](#).

Return to the [Summary Table](#).

EtherCAT RESET\_OUT configuration

**Figure 26-36. ESCSS\_RESET\_DEST\_CONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
WRITE_KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
DEVICE_RESET_EN	RESERVED				CPU_INT_EN	CPU_NMI_EN	CPU_RESET_EN
R/W-0h	R-0-0h				R/W-0h	R/W-0h	R/W-0h

**Table 26-35. ESCSS\_RESET\_DEST\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	WRITE_KEY	R-0/W	0h	The key value should be 0xa5 for the writes to this register to take effect. Writes of other values will be ignored. Reset type: ECAT.IPRS <sub>n</sub>
7	DEVICE_RESET_EN	R/W	0h	Enable the EtherCAT RESET_OUT which is combination of IP Reset out and Pin reset to drive the Device Reset (XRS <sub>n</sub> ) 0: EtherCAT RESET_OUT only drives the EtherCATSS & companion component reset to PHY 1: EtherCAT RESET_OUT drives EtherCATSS, external PHY reset and device by connecting this net on to device XRS <sub>n</sub> User's note: The connection from IP Resetout to EtherCAT RESET_OUT has no relation with this selection. Reset type: ECAT.XRS <sub>n</sub>
6-3	RESERVED	R-0	0h	Reserved
2	CPU_INT_EN	R/W	0h	Enable for resetout to drive the interrupt to CPU which it belongs to. 0: IP Resetout does not drive the CPU interrupt. 1: IP Resetout drives interrupt to the CPU MainDevice to which EtherCATSS belongs. The Host completes the reset through System control Soft reset after completing required context save or tasks if any. Reset type: ECAT.IPRS <sub>n</sub>
1	CPU_NMI_EN	R/W	0h	Enable for resetout to drive the CPU NMI 0: IP Resetout does not drive the CPU NMI. 1: IP Resetout drives CPU NMI to which it belongs. NMI handler is expected to complete the required taks or context save if any and then reset the EtherCAT through the system control soft reset. Reset type: ECAT.IPRS <sub>n</sub>

**Table 26-35. ESCSS\_RESET\_DEST\_CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	CPU_RESET_EN	R/W	0h	<p>Enables EtherCAT Reset to drive the IP &amp; PHY reset</p> <p>0: EtherCAT Reset does not drive reset connection.</p> <p>1: EtherCAT Reset drives EtherCAT IP and PHY Reset</p> <p>EtherCAT Reset Combines MainDevice Reset, PDI sequence Reset, RESET_IN, System control soft Reset</p> <p>This selection is to drive the MainDevice &amp; PDI Reset to this combination.</p> <p>When this bit is set 0, application shall configure NMI/Interrupt to eventually complete the reset through system control soft reset.</p> <p>Reset type: ECAT.XRSn</p>

### 26.5.2.17 ESCSS\_SYNC0\_CONFIG Register (Offset = 20h) [Reset = 0000000h]

ESSSS\_SYNC0\_CONFIG is shown in [Figure 26-37](#) and described in [Table 26-36](#).

Return to the [Summary Table](#).

SYNC0 Triggers enable for Host events like Interrupts, DMA triggers across all MainDevices & GPIO

**Figure 26-37. ESCSS\_SYNC0\_CONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
WRITE_KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	C28x_DMA_EN	CLA_INT_EN	C28x_PIE_EN
R-0-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 26-36. ESCSS\_SYNC0\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	WRITE_KEY	R-0/W	0h	The key value should be 0xa5 for the writes to this register to take effect. Writes of other values will be ignored. Reset type: ECAT.IPRS <sub>n</sub>
7-5	RESERVED	R-0	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	C28x_DMA_EN	R/W	0h	Makes the connection from SYNC0 output to C28x DMA Trigger. 0: SYNC0 does not contribute to C28x DMA trigger. 1: SYNC0 toggle Triggers the C28x DMA Transfer. Reset type: ECAT.IPRS <sub>n</sub>
1	CLA_INT_EN	R/W	0h	Makes the connection from SYNC0 output to CLA Interrupt. 0: SYNC0 does not contribute to CLA Interrupt regardless of mask. 1: SYNC0 follows the CLA interrupt behavior as controlled by RIS, MASK, CLR register pairs. Reset type: ECAT.IPRS <sub>n</sub>
0	C28x_PIE_EN	R/W	0h	Makes the connection from SYNC0 output to C28x PIE Interrupt. 0: SYNC0 does not contribute to C28x PIE regardless of mask. 1: SYNC0 follows the PIE interrupt behavior as controlled by RIS, MASK, CLR register pairs. Reset type: ECAT.IPRS <sub>n</sub>

### 26.5.2.18 ESCSS\_SYNC1\_CONFIG Register (Offset = 22h) [Reset = 0000000h]

ESSC\_SYNC1\_CONFIG is shown in [Figure 26-38](#) and described in [Table 26-37](#).

Return to the [Summary Table](#).

SYNC1 Triggers enable for Host events like Interrupts, DMA triggers across all MainDevices & GPIO

**Figure 26-38. ESCSS\_SYNC1\_CONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
WRITE_KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	C28x_DMA_EN	CLA_INT_EN	C28x_PIE_EN
R-0-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 26-37. ESCSS\_SYNC1\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	WRITE_KEY	R-0/W	0h	The key value should be 0xa5 for the writes to this register to take effect. Writes of other values will be ignored. Reset type: ECAT.IPRS <sub>n</sub>
7-5	RESERVED	R-0	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	C28x_DMA_EN	R/W	0h	Makes the connection from SYNC1 output to C28x DMA Trigger. 0: SYNC1 does not contribute to C28x DMA trigger. 1: SYNC1 toggle Triggers the C28x DMA Transfer. Reset type: ECAT.IPRS <sub>n</sub>
1	CLA_INT_EN	R/W	0h	Makes the connection from SYNC1 output to CLA Interrupt. 0: SYNC1 does not contribute to CLA Interrupt regardless of mask. 1: SYNC1 follows the CLA interrupt behavior as controlled by RIS, MASK, CLR register pairs. Reset type: ECAT.IPRS <sub>n</sub>
0	C28x_PIE_EN	R/W	0h	Makes the connection from SYNC1 output to C28x PIE Interrupt. 0: SYNC1 does not contribute to C28x PIE regardless of mask. 1: SYNC1 follows the PIE interrupt behavior as controlled by RIS, MASK, CLR register pairs. Reset type: ECAT.IPRS <sub>n</sub>



### 26.5.3 ESCSS\_CONFIG\_REGS Registers

Table 26-38 lists the memory-mapped registers for the ESCSS\_CONFIG\_REGS registers. All register offset addresses not listed in Table 26-38 should be considered as reserved locations and the register contents should not be modified.

**Table 26-38. ESCSS\_CONFIG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	ESCSS_CONFIG_LOCK	EtherCATSS Configuration Lock		<a href="#">Go</a>
2h	ESCSS_MISC_IO_CONFIG	RESET_IN, EEPROM IO connections select	LOCK	<a href="#">Go</a>
4h	ESCSS_PHY_IO_CONFIG	Control Register of ESCSS		<a href="#">Go</a>
6h	ESCSS_SYNC_IO_CONFIG	SYNC Signals IO configurations	LOCK	<a href="#">Go</a>
8h	ESCSS_LATCH_IO_CONFIG	LATCH inputs IO pad select	LOCK	<a href="#">Go</a>
Ah	ESCSS_GPIN_SEL	GPIN Select between IO PAD & tieoff	LOCK	<a href="#">Go</a>
Eh	ESCSS_GPOUT_SEL	GPOUT IO pad connect select	LOCK	<a href="#">Go</a>
12h	ESCSS_LED_CONFIG	Selection of LED o/p connect to IO pad	LOCK	<a href="#">Go</a>
14h	ESCSS_MISC_CONFIG	Miscellaneous Configuration	LOCK	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 26-39 shows the codes that are used for access types in this section.

**Table 26-39. ESCSS\_CONFIG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
WOnce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value

### 26.5.3.1 ESCSS\_CONFIG\_LOCK Register (Offset = 0h) [Reset = 0000000h]

ESSCS\_CONFIG\_LOCK is shown in [Figure 26-39](#) and described in [Table 26-40](#).

Return to the [Summary Table](#).

Lock bit for EtherCAT configuration registers

**Figure 26-39. ESCSS\_CONFIG\_LOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
WRITE_KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
RESERVED			IO_CONFIG_E NABLE	RESERVED			LOCK_ENABLE
R-0-0h			R/W-0h	R-0-0h			R/WOnce-0h

**Table 26-40. ESCSS\_CONFIG\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	WRITE_KEY	R-0/W	0h	The key value should be 0xa5 for the writes to bit 0 take effect. Writes of other values will be ignored. Reset type: ECAT.XRSn
7-5	RESERVED	R-0	0h	Reserved
4	IO_CONFIG_ENABLE	R/W	0h	This bit enables the IO configurations allowing the EtherCAT ports to take effect. Till this bit is written EtherCAT ports are not connected to the IO pad. Enable takes effect when this bit is set to 1. Changing IO selections or IO configurations after this bit is set can have unpredictable IO behavior on the device IOs. Reset type: ECAT.XRSn
3-1	RESERVED	R-0	0h	Reserved
0	LOCK_ENABLE	R/WOnce	0h	This bit enables locking the contents of all the EtherCAT configuration registers. The lock takes effect when this bit is set to 1. This bit can be set only once after ecatXRSN and gets reset after the next ecatXRSN. Reset type: ECAT.XRSn

### 26.5.3.2 ESCSS\_MISC\_IO\_CONFIG Register (Offset = 2h) [Reset = 0000002h]

ESSC\_MISC\_IO\_CONFIG is shown in [Figure 26-40](#) and described in [Table 26-41](#).

Return to the [Summary Table](#).

Configuration of RESET\_IN, EEPROM I2C connections

**Figure 26-40. ESCSS\_MISC\_IO\_CONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
WRITE_KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
RESERVED						EEPROM_I2C_ IO_EN	RESETIN_GPI O_EN
R-0-0h						R/W-1h	R/W-0h

**Table 26-41. ESCSS\_MISC\_IO\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	WRITE_KEY	R-0/W	0h	The key value should be 0xa5 for the writes to this register to take effect. Writes of other values will be ignored. Reset type: ECAT.XRSn
7-2	RESERVED	R-0	0h	Reserved
1	EEPROM_I2C_IO_EN	R/W	1h	Enables connecting EtherCAT I2C connections to IOPAD for EEPROM control 0: EEPROM I2C Connections are not connected to IOPAD. 1: EEPROM I2C connections are driving the IOPAD connections. Reset type: ECAT.XRSn
0	RESETIN_GPIO_EN	R/W	0h	Acts as enabled to receive the Reset input from GPIO pad. 0: RESET_IN GPIO pad is not enabled, only SW & PMM resets affect EtherCAT reset 1: RESET_IN GPIO pad input is connected in reset input cone. Reset type: ECAT.XRSn

### 26.5.3.3 ESCSS\_PHY\_IO\_CONFIG Register (Offset = 4h) [Reset = 0000044h]

ESSC\_PHY\_IO\_CONFIG is shown in [Figure 26-41](#) and described in [Table 26-42](#).

Return to the [Summary Table](#).

PHY Type, clock source type select

**Figure 26-41. ESCSS\_PHY\_IO\_CONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
WRITE_KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
RESERVED	TX_CLK_AUTO_COMP	RESERVED		PHY_PORT_CNT		RESERVED	
R/W-0h	R/W-1h	R/W-0h		R/W-1h		R/W-0h	

**Table 26-42. ESCSS\_PHY\_IO\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	WRITE_KEY	R-0/W	0h	The key value should be 0xa5 for the writes to bit 0 take effect. Writes of other values will be ignored. Reset type: ECAT.XRSn
7	RESERVED	R/W	0h	Reserved
6	TX_CLK_AUTO_COMP	R/W	1h	This setting is used to allocate the IO pad for TX_CLK for doing the Auto compensation for the sampling of TXEN & TXDATA. 0 : Manual Compensation using CLK_IN no TX_CLK Pad, IP input is tied to '0'. 1: Auto Compensation based on sampling of TX_CLK. Pad is allocated. Reset type: ECAT.XRSn
5-4	RESERVED	R/W	0h	Reserved
3-2	PHY_PORT_CNT	R/W	1h	Indicates the number of PHY ports selected for operation in addition to Port0 which is default (information only, doesn't change configuration) 00-One port operation (Port0) 01-Two port operation (Port0,Port1) 10-Three port operation (Port0,Port1,Port2) : Reserved 11-Four port operation (Port0,Port1,Port2,Port3): Reserved Programming reserved configuration causes selection of Reset value. Reset type: ECAT.XRSn
1-0	RESERVED	R/W	0h	Reserved

### 26.5.3.4 ESCSS\_SYNC\_IO\_CONFIG Register (Offset = 6h) [Reset = 0000088h]

ESSSS\_SYNC\_IO\_CONFIG is shown in [Figure 26-42](#) and described in [Table 26-43](#).

Return to the [Summary Table](#).

SYNC0/1 IO configurations including enable & Pad Select

**Figure 26-42. ESCSS\_SYNC\_IO\_CONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
WRITE_KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
SYNC1_GPIO_EN	RESERVED	RESERVED		SYNC0_GPIO_EN	RESERVED	RESERVED	
R/W-1h	R-0-0h	R/W-0h		R/W-1h	R-0-0h	R/W-0h	

**Table 26-43. ESCSS\_SYNC\_IO\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	WRITE_KEY	R-0/W	0h	The key value should be 0xa5 for the writes to bit 0 take effect. Writes of other values will be ignored. Reset type: ECAT.XRSn
7	SYNC1_GPIO_EN	R/W	1h	Enables the direct mux between Sync1 output of EtherCAT & other GPIO functions. Reset type: ECAT.XRSn
6	RESERVED	R-0	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3	SYNC0_GPIO_EN	R/W	1h	Enables the direct mux between Sync0 output of EtherCAT & other GPIO functions. Reset type: ECAT.XRSn
2	RESERVED	R-0	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 26.5.3.5 ESCSS\_LATCH\_IO\_CONFIG Register (Offset = 8h) [Reset = 0000088h]

ESSCS\_LATCH\_IO\_CONFIG is shown in [Figure 26-43](#) and described in [Table 26-44](#).

Return to the [Summary Table](#).

LATCH0/1 IO configurations including enable & Pad Select

**Figure 26-43. ESCSS\_LATCH\_IO\_CONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
WRITE_KEY							
R-0/W-0h							
7	6	5	4	3	2	1	0
LATCH1_GPIO_EN	RESERVED	RESERVED		LATCH0_GPIO_EN	RESERVED	RESERVED	
R/W-1h	R-0-0h	R/W-0h		R/W-1h	R-0-0h	R/W-0h	

**Table 26-44. ESCSS\_LATCH\_IO\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-8	WRITE_KEY	R-0/W	0h	The key value should be 0xa5 for the writes to bit 0 take effect. Writes of other values will be ignored. Reset type: ECAT.XRSn
7	LATCH1_GPIO_EN	R/W	1h	Enables the direct mux between LATCH1 input from IOPAD & other GPIO functions to the EtherCATSS input Reset type: ECAT.XRSn
6	RESERVED	R-0	0h	Reserved
5-4	RESERVED	R/W	0h	Reserved
3	LATCH0_GPIO_EN	R/W	1h	Enables the direct mux between LATCH0 input from IOPAD & other GPIO functions to the EtherCATSS input Reset type: ECAT.XRSn
2	RESERVED	R-0	0h	Reserved
1-0	RESERVED	R/W	0h	Reserved

### 26.5.3.6 ESCSS\_GPIN\_SEL Register (Offset = Ah) [Reset = 0000000h]

ESSCSS\_GPIN\_SEL is shown in [Figure 26-44](#) and described in [Table 26-45](#).

Return to the [Summary Table](#).

Register to configure each GPI input is connected to IO-pad or not.

**Figure 26-44. ESCSS\_GPIN\_SEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIN_SEL																															
R/W-0h																															

**Table 26-45. ESCSS\_GPIN\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPIN_SEL	R/W	0h	Allows bit-wise selection of the GPIN be connected from GPIO PAD. Once those are not driven by GPIO, will be driven from register writable from local Host. 0: No connection to GPIO PAD, but connects to ESCSS_GPIN_DAT. 1: Mux Select the GPIN from the dedicated IO PAD. This acts as Mux select for input from GPIO over tieoff. Reset type: ECAT.XRSn

### 26.5.3.7 ESCSS\_GPOUT\_SEL Register (Offset = Eh) [Reset = 0000000h]

ESSCS\_GPOUT\_SEL is shown in [Figure 26-45](#) and described in [Table 26-46](#).

Return to the [Summary Table](#).

Register to configure each GPO to be connected to IO-pad or not.

**Figure 26-45. ESCSS\_GPOUT\_SEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPOUT_SEL																															
R/W-0h																															

**Table 26-46. ESCSS\_GPOUT\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	GPOUT_SEL	R/W	0h	Allows bit-wise selection for GPOUT connection to IO PAD. hence acts as direct mux select between GPO & other non-EtherCAT functions. 0: GPO is not connected to dedicated IO instead non-EtherCAT function is connected. 1: Connect the GPOUT to the dedicated IO pad through output buffer. Reset type: ECAT.XRSn



### 26.5.3.8 ESCSS\_LED\_CONFIG Register (Offset = 12h) [Reset = 0000000h]

ESSC\_LED\_CONFIG is shown in [Figure 26-46](#) and described in [Table 26-47](#).

Return to the [Summary Table](#).

Register to select of LED o/p is connected to IO-PAD

**Figure 26-46. ESCSS\_LED\_CONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RUN	ERR	STATE	RESERVED	RESERVED
R/W-0h		R-0-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 26-47. ESCSS\_LED\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R-0	0h	Reserved
15-14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R/W	0h	Reserved
11-10	RESERVED	R/W	0h	Reserved
9-8	RESERVED	R/W	0h	Reserved
7-6	RESERVED	R/W	0h	Reserved
5	RESERVED	R-0	0h	Reserved
4	RUN	R/W	0h	Acts as Mux select to enable RUN LED function directly onto output pad. 0: The non-EtherCAT function is selected on the IO 1: RUN LED is selected to be output on the IO This selection assumes both buffer input and buffer enable connection as required. Reset type: ECAT.XRSn
3	ERR	R/W	0h	Acts as Mux select to enable ERR LED function directly onto output pad. 0: The non-EtherCAT function is selected on the IO 1: ERR LED is selected to be output on the IO This selection assumes both buffer input and buffer enable connection as required. Reset type: ECAT.XRSn
2	STATE	R/W	0h	Acts as Mux select to enable STATE LED function directly onto output pad. 0: The non-EtherCAT function is selected on the IO 1: STATE LED is selected to be output on the IO This selection assumes both buffer input and buffer enable connection as required. Reset type: ECAT.XRSn
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 26.5.3.9 ESCSS\_MISC\_CONFIG Register (Offset = 14h) [Reset = 0000000h]

ESSC\_MISC\_CONFIG is shown in [Figure 26-47](#) and described in [Table 26-48](#).

Return to the [Summary Table](#).

Configuration info for the MII interface containing TX\_SHIFT compensation values, PHY Address offset, EEPROM SIZE etc.

**Figure 26-47. ESCSS\_MISC\_CONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0-0h							
15	14	13	12	11	10	9	8
RESERVED					PHY_ADDR		
R-0-0h					R/W-0h		
7	6	5	4	3	2	1	0
PHY_ADDR		PDI_EMULATI ON	EEPROM_SIZE	TX1_SHIFT_CONFIG		TX0_SHIFT_CONFIG	
R/W-0h		R/W-0h	R/W-0h	R/W-0h		R/W-0h	

**Table 26-48. ESCSS\_MISC\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R-0	0h	Reserved
10-6	PHY_ADDR	R/W	0h	These bits will be hooked up to the PHY_OFFSET[4:0] input of the EtherCAT IP. Reset type: ECAT.XRSn
5	PDI_EMULATION	R/W	0h	This bit will be hooked up to the PDI_EMULATION input of the EtherCAT IP. Reset type: ECAT.XRSn
4	EEPROM_SIZE	R/W	0h	This bit will be hooked up to the EEPROM_SIZE input of the EtherCAT IP. This is set to 0 for EEPROMs of size 16K bits or lower. This is set to 1 for EEPROMs of size above 16K bits. Reset type: ECAT.XRSn
3-2	TX1_SHIFT_CONFIG	R/W	0h	Two bit TX_SHIFT configuration in terms of 10ns counts for port0. This is the shift added to TX_ENA & TX_DATA to match delay of PHY TX_CLK w.r.t. device internal clock. Reset type: ECAT.XRSn
1-0	TX0_SHIFT_CONFIG	R/W	0h	Two bit TX_SHIFT configuration in terms of 10ns counts for port0. This is the shift added to TX_ENA & TX_DATA to match delay of PHY TX_CLK w.r.t. device internal clock. Reset type: ECAT.XRSn

### 26.5.4 ESC\_SS Registers to Driverlib Functions

**Table 26-49. ESC\_SS Registers to Driverlib Functions**

File	Driverlib Function
<b>IPRENUM</b>	
escss.h	ESSC_readIPMinorRevNumber
escss.h	ESSC_readIPMajorRevNumber
escss.h	ESSC_readIPRevNumber

**Table 26-49. ESC\_SS Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>INTR_RIS</b>	
escss.h	ESCSS_getRawInterruptStatus
escss.h	ESCSS_readRawInterruptStatus
<b>INTR_MASK</b>	
escss.h	ESCSS_setMaskedInterruptStatus
escss.h	ESCSS_resetMaskedInterruptStatus
<b>INTR_MIS</b>	
escss.h	ESCSS_getMaskedInterruptStatus
<b>INTR_CLR</b>	
escss.h	ESCSS_clearRawInterruptStatus
<b>INTR_SET</b>	
escss.c	ESCSS_setRawInterruptStatus
<b>LATCH_SEL</b>	
escss.h	ESCSS_selectLatch0Mux
escss.h	ESCSS_selectLatch1Mux
<b>ACCESS_CTRL</b>	
escss.h	ESCSS_configure16BitAsyncAccessWaitState
escss.h	ESCSS_enablePDIAccessTimeOut
escss.h	ESCSS_disablePDIAccessTimeOut
escss.h	ESCSS_enableDebugAccess
escss.h	ESCSS_disableDebugAccess
<b>GPIN_DAT</b>	
escss.h	ESCSS_readGPINData
escss.h	ESCSS_setGPINData
escss.h	ESCSS_resetGPINData
<b>GPIN_PIPE</b>	
escss.h	ESCSS_enableGPiPipelinedRegCaptureOnEvent
escss.h	ESCSS_disableGPiPipelinedRegCaptureOnEvent
<b>GPIN_GRP_CAP_SEL</b>	
escss.c	ESCSS_setGPiGroupCaptureTriggerSelect
<b>GPOUT_DAT</b>	
escss.h	ESCSS_readGPOUTData
<b>GPOUT_PIPE</b>	
escss.h	ESCSS_enableGPOUTPipelinedRegCaptureOnEvent
escss.h	ESCSS_disableGPOUTPipelinedRegCaptureOnEvent
<b>GPOUT_GRP_CAP_SEL</b>	
escss.c	ESCSS_setGPOUTGroupCaptureTriggerSelect
<b>MEM_TEST</b>	
escss.h	ESCSS_initMemory
escss.h	ESCSS_getMemoryInitDoneStatusNonBlocking
escss.h	ESCSS_getMemoryInitDoneStatusBlocking
<b>RESET_DEST_CONFIG</b>	
escss.c	ESCSS_enableCPUReset
escss.c	ESCSS_disableCPUReset
escss.c	ESCSS_enableResetToNMI

**Table 26-49. ESC\_SS Registers to Driverlib Functions (continued)**

File	Driverlib Function
escss.c	ESCSS_disableResetToNMI
escss.c	ESCSS_enableResetToInterrupt
escss.c	ESCSS_disableResetToInterrupt
<b>SYNC0_CONFIG</b>	
escss.c	ESCSS_configureSync0Connections
<b>SYNC1_CONFIG</b>	
escss.c	ESCSS_configureSync1Connections
<b>CONFIG_LOCK</b>	
escss.c	ESCSS_enableConfigurationLock
escss.c	ESCSS_enableIOConnectionLock
escss.c	ESCSS_disableIOConnectionLock
escss.h	ESCSS_isConfigurationLockEnabled
<b>MISC_IO_CONFIG</b>	
escss.c	ESCSS_enableResetInputFromGpioPad
escss.c	ESCSS_disableResetInputFromGpioPad
escss.c	ESCSS_enableESCEEPROMI2CioPadConnection
escss.c	ESCSS_disableESCEEPROMI2CioPadConnection
<b>PHY_IO_CONFIG</b>	
escss.c	ESCSS_configurePortCount
escss.c	ESCSS_enableAutoCompensationTxClkIOPad
escss.c	ESCSS_disableAutoCompensationTxClkIOPad
<b>SYNC_IO_CONFIG</b>	
escss.c	ESCSS_enableSync0GpioMuxConnection
escss.c	ESCSS_disableSync0GpioMuxConnection
escss.c	ESCSS_enableSync1GpioMuxConnection
escss.c	ESCSS_disableSync1GpioMuxConnection
<b>LATCH_IO_CONFIG</b>	
escss.c	ESCSS_enableLatch0GpioMuxConnection
escss.c	ESCSS_disableLatch0GpioMuxConnection
escss.c	ESCSS_enableLatch1GpioMuxConnection
escss.c	ESCSS_disableLatch1GpioMuxConnection
<b>GPIN_SEL</b>	
escss.h	ESCSS_enableGPIN
escss.h	ESCSS_disableGPIN
<b>GPOUT_SEL</b>	
escss.h	ESCSS_enableGPOUT
escss.h	ESCSS_disableGPOUT
<b>LED_CONFIG</b>	
escss.h	ESCSS_enableLEDOptions
escss.h	ESCSS_disableLEDOptions
<b>MISC_CONFIG</b>	
escss.c	ESCSS_configureEEPROMSize
escss.h	ESCSS_configureTX0ShiftForTxEnaAndTxData
escss.h	ESCSS_configureTX1ShiftForTxEnaAndTxData
escss.h	ESCSS_enablePDIEmulation

**Table 26-49. ESC\_SS Registers to Driverlib Functions (continued)**

File	Driverlib Function
escss.h	ESCSS_disablePDIEmulation
escss.h	ESCSS_configurePhyAddressOffset

Chapter 27  
**Fast Serial Interface (FSI)**

---



This chapter contains a general description of the Fast Serial Interface (FSI) module. The FSI is a serial peripheral capable of reliable high-speed communication across isolation barriers.

<b>27.1 Introduction</b> .....	<b>4556</b>
<b>27.2 System-level Integration</b> .....	<b>4557</b>
<b>27.3 FSI Functional Description</b> .....	<b>4565</b>
<b>27.4 FSI Programing Guide</b> .....	<b>4594</b>
<b>27.5 Software</b> .....	<b>4597</b>
<b>27.6 FSI Registers</b> .....	<b>4598</b>

## 27.1 Introduction

The Fast Serial Interface (FSI) module is a serial communication peripheral capable of reliable high-speed communication across isolation devices. Galvanic isolation devices are used in situations where two different electronic circuits, which do not have common power and ground connections, must exchange information. Though isolation devices facilitate these signal communications, isolation devices can also introduce a large delay on the signal lines and add skew between the signals. The FSI is designed specifically to make sure reliable high-speed communication for system scenarios that involve communication across isolation barriers without adding components.

The FSI consists of independent transmitter (FSITX) and receiver (FSIRX) cores. The FSITX and FSIRX cores are configured and operated independently.

For additional information on the FSI module, refer to [Fast Serial Interface \(FSI\) Skew Compensation](#) .

### 27.1.1 FSI Related Collateral

#### Foundational Materials

- [C2000 Academy - FSI](#)

#### Getting Started Materials

- [Fast Serial Interface \(FSI\) Skew Compensation Application Report](#)
- [Fast serial interface \(FSI\) adapter board evaluation module](#)
- [Using the Fast Serial Interface \(FSI\) With Multiple Devices in an Application Application Report](#)

#### Expert Materials

- [Design Guide: TIDM-02006 Distributed Multi-axis Servo Drive Over Fast Serial Interface \(FSI\) Reference Design](#)
- [The Essential Guide for Developing With C2000 Real-Time Microcontrollers Application Report](#)
  - Refer to the See sections 'Distributed Real-Time Control Across an Isolation Boundary' and 'Solving Event Synchronization Across Multiple Controllers in Decentralized Control Systems'. section

### 27.1.2 FSI Features

The FSI module includes the following features:


- Independent transmitter and receiver cores
- Source-synchronous transmission
- Double Data Rate (DDR)
- One or two data lines
- Programmable data length
- Skew adjustment block to compensate for board and system delay mismatches
- Frame error detection
- Programmable frame tagging for message filtering
- Hardware ping to detect line breaks during communication (ping watchdog)
- Two interrupts per FSI core
- Externally-triggered frame generation
- Hardware- or software-calculated CRC
- Embedded ECC computation module
- Register write protection
- FSI-SPI compatibility mode (limited features available)
- Tag match notifications

## 27.2 System-level Integration

This section describes the device-level integration of the FSI module. Some of the features can require additional configuration of modules that are not within the scope of this chapter, the details can be found elsewhere in this TRM.

### 27.2.1 CPU Interface

The following diagrams show the CPU interface of each FSI module.



A. The signals connected to the trigger muxes are described in [Section 27.2.6](#).

**Figure 27-1. FSI Transmitter (FSITX) CPU Interface**






Figure 27-2. FSI Receiver (FSIRX) CPU Interface with CLB

### 27.2.2 Signal Description

FSI is a point-to-point communication protocol. Hence, an FSI transmitter core communicates directly to a single FSI receiver core. Similarly, an FSI receiver core receives data from a single FSI transmitter core.

Each FSI core has three signals: one clock and two data signals. Data is always transmitted or received with the most-significant bit of each frame field being first. If multilane transmissions are not used, the TXD1 and RXD1 signals can be left unconnected and the GPIOs repurposed for other application needs. [Table 27-1](#) and [Table 27-2](#) describe the various signals that can be selected by the PADCONFIG register to be brought out to device pins.

#### CAUTION

The maximum RXCLK rate is SYSCLK/2 and must not exceed this limit.

**Table 27-1. FSI Receiver Core Signals**

Signal Name	Direction	Description	Inactive Level <sup>(1)</sup>
RXCLK	Input	This is the receive clock input signal for the FSI receive module. This must be connected to TXCLK of the transmitting FSI module.	Logic High
RXD0	Input	This is the primary data input line for reception. This must be connected to the TXD0 of the transmitting FSI module.	Logic High
RXD1	Input	This is an additional data input line for reception. This signal must be connected to the TXD1 of the transmitting FSI module to use multilane transmission.	Logic High

(1) Inactive level refers to the state of the pin while the module is not actively receiving data.

**Table 27-2. FSI Transmitter Core Signals**

Signal Name	Direction	Description	Inactive Level <sup>(1)</sup>
TXCLK	Output	This is the transmit clock and is driven by the FSI transmit module.  During a transmission, four clock edges are transmitted before the start of frame phase (preamble) and four clock edges follow the last bit of the frame (postamble). Data is transmitted on both edges of the clock.  In FSI-SPI compatibility mode, the preamble and the post frame clock edges are not transmitted. Data is transmitted only on one edge of the clock. Data transmits on rising edge and received on falling edge of the clock.	Logic High
TXD0	Output	This is the primary data output line for transmission and is driven by the FSI transmit module.  When the FSI is configured for multilane transmission, TXD0 contains all the even numbered bits of the data and CRC bytes. Other frame fields such as frame type, start-of-frame, tag, and end-of-frame are transmitted in full.	Logic High
TXD1	Output	This is an additional data output line for transmission, if the FSI is configured for multilane transmission. This signal is driven by the FSI transmit module.  During transmission, the data bits are split between TXD0 and TXD1. TXD1 contains all the odd numbered bits of the data and CRC bytes. This applies only to the data words and the CRC bytes. Other data frame related information like Frame Type, Start-of-Frame, Tag and End-of-frame, the state of this line are identical to TXD0.	Logic High

(1) Inactive level refers to the state of the pin while the module is not actively transmitting, or held in reset.

### 27.2.2.1 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 0x3. The internal pullups can be configured in the GPyPUD register. See the *General Purpose Input-Output (GPIO)* chapter for more details on the GPIO mux and settings.

### 27.2.3 FSI Interrupts

Each FSI module contains multiple interrupt sources that can be assigned to two different interrupt vectors: INT1 and INT2. Each interrupt source has an associated status flag, force, and clear bits in the EVT\_STS, EVT\_FRC, and the EVT\_CLR registers, respectively.

Each interrupt can be assigned to either interrupt vector, INT1 and INT2, to allow for two priority levels. Alternately, the interrupt source can be prevented from generating any interrupt, though the status flag can still be set and monitored by software. The transmitter events are assigned to either interrupt vector in the TX\_INT\_CTRL register. The receiver events are assigned an interrupt vector using RX\_INT1\_CTRL and RX\_INT2\_CTRL registers. If an interrupt is not required, make sure the bit is not set in the respective INT\_CTRL register.

#### 27.2.3.1 Transmitter Interrupts

The transmitter can generate the following interrupts:

- **Frame Done (FRAME\_DONE):** This event indicates that FSI has completed transmitting a frame.
- **Buffer Underrun (BUF\_UNDERRUN):** This event indicates that the transmit buffer has experienced underrun. Buffer underrun occurs when the transmitter tries to read data from a location which has not yet be written to by the CLA, CPU, or DMA.
- **Buffer Overrun (BUF\_OVERRUN):** The buffer overrun interrupt is generated when the buffer has experienced overrun. Buffer overrun can occur if a piece of data is overwritten before the data has been transmitted.
- **Ping Frame Triggered (PING\_TRIGGERED):** The ping frame triggered interrupt is generated when the ping frame has been triggered. This bit is set when the ping counter has timed out or an external ping trigger event has occurred.

### 27.2.3.2 Receiver Interrupts

The receiver core is capable of generating interrupts from many different events:

- **Ping Watchdog Timeout (PING\_WD\_TO):** This event indicates that the ping watchdog timer has timed out. The receiver has not received a valid frame within the time period specified in the RX\_PING\_WD\_REF register.
- **Frame Watchdog Timeout (FRAME\_WD\_TO):** This event indicates that the frame watchdog timer has timed out. The conditions of this timeout are set using the RX\_FRAME\_WD\_CTRL register. As soon as the start of frame phase is detected, the frame watchdog counter starts counting from 0. The end of frame phase must complete by the time the watchdog counter reaches the reference value. If this does not happen, the watchdog times out and this event is generated. If this event occurs, the receiver must undergo a soft reset and subsequent resynchronization to resume proper operation.
- **CRC Error (CRC\_ERR):** This error indicates that a CRC error has occurred. A CRC error is generated when the received CRC and the computed CRC do not match.
- **Frame Type Error (TYPE\_ERR):** This error indicates that an invalid frame type has been received. If this error occurs, the receiver must undergo a soft reset and subsequent resynchronization to resume proper operation.
- **End-of-Frame Error (EOF\_ERR):** This error indicates that an invalid end-of-frame bit pattern has been received. If this error occurs, the receiver must undergo a soft reset and subsequent resynchronization to resume proper operation.
- **Receive Buffer Overrun (BUF\_OVERRUN):** This event indicates that an overrun condition has occurred in the receive buffer.
- **Receive Buffer Underrun (BUF\_UNDERRUN):** This event indicates that an underrun condition has occurred in the receive buffer. This condition occurs when software reads an empty buffer.
- **Frame Done (FRAME\_DONE):** This event indicates that a valid frame has been received without error.
- **Error Frame Received (ERR\_FRAME):** This event indicates that an error frame has been received.
- **Ping Frame Received (PING\_FRAME):** This event indicates that a ping frame has been received.
- **Frame Overrun (FRAME\_OVERRUN):** This event indicates that a new frame has been received while the FRAME\_DONE flag was still set.
- **Data Frame Received (DATA\_FRAME):** This event indicates that a data frame has been received.
- **Ping Tag Matched (PING\_TAG\_MATCH):** This event indicates that a ping frame with a matching tag has been received.
- **Data Tag Matched (DATA\_TAG\_MATCH):** This event indicates that a data frame with a matching tag has been received.
- **Error Tag Matched (ERROR\_TAG\_MATCH):** This event indicates that an error frame with a matching tag has been received.

### 27.2.3.3 Configuring Interrupts

To configure interrupts on the FSI, the application must select the interrupt vector for each desired event using the TX\_INT\_CTRL register for the transmitter, and RX\_INT1\_CTRL and RX\_INT2\_CTRL registers for the receiver. There is no module-level interrupt enable bit to configure.

---

#### Note

If an event is registered for both interrupt vectors, both interrupts fire. There are no hardware checks for overlapping interrupt vector assignments.

---

#### 27.2.3.4 Handling Interrupts

Inside the interrupt service routine (ISR), the user must clear the event flag using the EVT\_CLR register and then acknowledge the CPU interrupt.

If the one event occurs multiple times before the corresponding bit is cleared by software, no new interrupt is generated.

If multiple events occur simultaneously, or very close in time, it is possible to handle multiple conditions within a single interrupt. Each flag is independently set by hardware and must be cleared by application software. If multiple different events occur, the ISR can handle each in whatever order is deemed necessary by the application. It is not advisable to clear the full interrupt status register in every ISR. This can cause the application to miss events that can be detrimental to the application. A sample sequence for handling interrupts on the receiver follows; the transmitter routine is similar.

- On receiving an interrupt, copy the current state of the receive event and error status flag register (RX\_EVT\_STS) into a local snapshot variable.
- Read all of the bits from the snapshot to determine the events that require action.
- Perform the necessary actions for each of the events seen in the snapshot.
- Write to the receive event and error clear register (RX\_EVT\_CLR) with the snapshot to clear only those interrupts that were set at the beginning of the ISR.
- Repeat this sequence for every generated ISR.

There is a chance that another event occurred during the just-handled ISR since only the snapshot of events was handled and then cleared; an event flag can still be set at the end of the ISR. As soon as the ISR completes, a new interrupt is generated and this flag is still set and can be handled accordingly.

Software accesses tied to multiple events and handled within the same ISR can cause race conditions that cause the software to not function as desired. For example, it is recommended to use different interrupt lines if the user wants to enable events for both ping and data frames. If both events are handled within the same interrupt line, the software can only respond to one of the events if both events occur close in time.

#### 27.2.4 CLA Task Triggering

In addition to generating interrupt vectors to the PIE, both interrupts lines for each module TX\_INT1, TX\_INT2, RX\_INT1, and RX\_INT2 can be assigned to trigger CLA tasks. Refer to the Configuration options table for the list of all sources capable of CLA task triggering. The configuration and use of CLA tasks are described in the CLA Tasks and Interrupt Vectors section in the *Control Law Accelerator (CLA)* chapter. The CLA has access to the entire FSI register map. This allows the CLA to manage the FSI independently from the CPU, freeing it up for other tasks.

#### 27.2.5 DMA Interface

Both the transmitter and receiver are capable of using the DMA for automatic data transfers. The DMA trigger is independent from the interrupt signals. DMA events are only triggered on the completion of a data frame.

The transmitter DMA trigger is enabled by setting TX\_DMA\_CTRL.DMA\_EVT\_EN to 1. The transmitter must also set TX\_OPER\_CTRL\_LO.START\_MODE to 0x2 to allow either a write to the TX\_FRAME\_CTRL.START bit or to the TX\_FRAME\_TAG\_UDATA register to start the transmission.

The receiver DMA trigger is enabled by setting RX\_DMA\_CTRL.DMA\_EVT\_EN to 1.

Refer to [Section 27.3.2](#) and [Section 27.3.3](#) for more DMA information specific to each FSI Module.

### 27.2.6 External Frame Trigger Mux

The FSI has two muxes connected to the transmitter module. These muxes are used to select triggers to start ping frames, and generic frames. These muxes are independently configured for each type of frame. The application can select one trigger source per frame type. Use of these triggers are optional.

The external ping frame trigger is configured by setting TX\_PING\_CTRL.EXT\_TRIG\_SEL to the index of the desired trigger. TX\_PING\_CTRL.EXT\_TRIG\_EN must also be set to allow the trigger to generate a ping frame.

The generic frame trigger is configured by setting TX\_OPER\_CTRL\_HI.EXT\_TRIG\_SEL to the index of the desired trigger. TX\_OPER\_CTRL\_LO.START\_MODE must be set to 0x1 for a frame to be transmitted by an external trigger.

#### Note

Triggers generated by the CLB and EPWM XBAR are asynchronous and must be at least 3 SYSCLKs wide.

**Table 27-3. External Trigger Sources and Their Index**

Index	External Trigger Source
0	EPWMXBAR1
1	EPWMXBAR2
2	EPWMXBAR3
3	EPWMXBAR4
4	EPWMXBAR5
5	EPWMXBAR6
6	EPWMXBAR7
7	EPWMXBAR8
8	EPWM1_SOCA
9	EPWM1_SOCA
10	EPWM2_SOCA
11	EPWM2_SOCA
12	EPWM3_SOCA
13	EPWM3_SOCA
14	EPWM4_SOCA
15	EPWM4_SOCA
16	EPWM5_SOCA
17	EPWM5_SOCA
18	EPWM6_SOCA
19	EPWM6_SOCA
20	EPWM7_SOCA
21	EPWM7_SOCA
22	EPWM8_SOCA
23	EPWM8_SOCA
24	EPWM9_SOCA
25	EPWM9_SOCA
26	EPWM10_SOCA
27	EPWM10_SOCA
28	EPWM11_SOCA
29	EPWM11_SOCA
30	EPWM12_SOCA
31	EPWM12_SOCA

**Table 27-3. External Trigger Sources and Their Index (continued)**

Index	External Trigger Source
32	EPWM13_SOCA
33	EPWM13_SOCB
34	EPWM14_SOCA
35	EPWM14_SOCB
36	EPWM15_SOCA
37	EPWM15_SOCB
38	EPWM16_SOCA
39	EPWM16_SOCB
40	CLB1_OUT30
41	CLB1_OUT31
42	CLB2_OUT30
43	CLB2_OUT31
44	CLB3_OUT30
45	CLB3_OUT31
46	CLB4_OUT30
47	CLB4_OUT31
48	CLB5_OUT30
49	CLB5_OUT31
50	CLB6_OUT30
51	CLB6_OUT31
52	ADCSOCA
53	ADCSOCB
54	CPU1_TINT0
55	CPU1_TINT1
56	CPU1_TINT2
57	CPU2_TINT0
58	CPU2_TINT1
59	CPU2_TINT2
60	CPU1_CLATASKRUN1
61	CPU1_CLATASKRUN2
62	CPU1_CLATASKRUN3
63	CPU1_CLATASKRUN4
64	CPU1_CLATASKRUN5
65	CPU1_CLATASKRUN6
66	CPU1_CLATASKRUN7
67	CPU1_CLATASKRUN8
68-75	Reserved
76	CPU1_DMA_CH1
77	CPU1_DMA_CH2
78	CPU1_DMA_CH3
79	CPU1_DMA_CH4
80	CPU1_DMA_CH5
81	CPU1_DMA_CH6
82	CPU2_DMA_CH1
83	CPU2_DMA_CH2

**Table 27-3. External Trigger Sources and Their Index (continued)**

Index	External Trigger Source
84	CPU2_DMA_CH3
85	CPU2_DMA_CH4
86	CPU2_DMA_CH5
87	CPU2_DMA_CH6
88	FSIA/B RX_TRIG0 (TXA-->RXA, TXB-->RXB)
89	FSIA/B RX_TRIG1 (TXA-->RXA, TXB-->RXB)
90	FSIA/B RX_TRIG2 (TXA-->RXA, TXB-->RXB)
91	FSIA/B RX_TRIG3 (TXA-->RXA, TXB-->RXB)
92	FSIC/D RX_TRIG0 (TXC-->RXC, TXD-->RXD)
93	FSIC/D RX_TRIG1 (TXC-->RXC, TXD-->RXD)
94	FSIC/D RX_TRIG2 (TXC-->RXC, TXD-->RXD)
95	FSIC/D RX_TRIG3 (TXC-->RXC, TXD-->RXD)
96	EPWM17_SOCA
97	EPWM17_SOCP
98	EPWM18_SOCA
99	EPWM18_SOCP
100-127	Reserved

## 27.3 FSI Functional Description

### 27.3.1 Introduction to Operation

The Fast Serial Interface Transmitter and Receiver modules (FSI\_TX/FSI\_RX) are two completely independent modules on the device. Each module has an independent set of control registers, clocking, and interrupts. The following sections describe the frame format and the various initialization and configuration procedures for both the transmitter and receiver.



### 27.3.2 FSI Transmitter Module


The FSI transmitter module handles the framing of data, CRC generation, and signal generation of TXCLK, TXD0, and TXD1, as well as interrupt generation. The operation of the transmitter core is controlled and configured through programmable control registers. The transmitter control registers allow the CPU (or the CLA) to program, control, and monitor the operation of the FSI receiver. The transmit data buffer is accessible by the CPU, CLA, and the DMA.

The transmitter has the following features:

- Automated ping frame generation
- Externally triggered ping frames
- Externally triggered data frames
- Software-configurable frame lengths
- 16-word data buffer
- Data buffer underrun and overrun detection
- Hardware-generated CRC on data bits
- Software ECC calculation on select data
- DMA support
- CLA task triggering

Figure 27-3 shows the high-level block diagram of the FSI transmitter. Figure 27-4 shows the block diagram of the transmitter core submodule.

The following sections describe the various aspects of the FSI transmitter in detail.



**Figure 27-3. FSI Transmitter Block Diagram**




Figure 27-4. FSI Transmitter Core Block Diagram

### 27.3.2.1 Initialization

On the first initialization or after a module reset due to an underrun condition, the transmitter module executes the following initialization sequence to start or resume transmit operations.

1. Initialize the transmitter clock by setting TX\_CLK\_CTRL.CLK\_RST to 1 and subsequently clearing the bit.
2. Set the clock to the transmitter core to PLLRAWCLK by setting TX\_OPER\_CTRL\_LO.SEL\_PLLCLK to 1.
3. Set the clock prescaler value to the desired rate by writing to TX\_CLK\_CTRL.PRESCALE\_VAL.
4. Enable the transmitter clock divider by setting TX\_CLK\_CTRL.CLK\_EN to 1.
5. Assert the transmitter module soft reset by writing 0xA501 to TX\_MAIN\_CTRL.
6. Wait four TXCLK cycles.
7. Release the transmitter core from reset by writing 0xA500 to TX\_MAIN\_CTRL.

After initialization and configuration, the transmitter module synchronizes with the receiver module before transmitting. The synchronization sequence is described in [Section 27.4.1](#).

**CAUTION**

Do not change TX\_CLK\_CTRL.PRESCALE\_VAL while the clock is enabled (TX\_CLK\_CTRL.CLK\_EN = 1). Doing so can cause undefined behavior.

### 27.3.2.2 FSI\_TX Clocking

The transmitter core registers and control logic run off of the device system clock (SYSCLK).

The FSI Transmit Clock (TXCLK) is derived from PLLRAWCLK. PLLRAWCLK is divided down by configuring the clock prescaler value (TX\_CLK\_CTRL.PRESCALE\_VAL) then setting the clock divider enable bit (TX\_CLK\_CTRL.CLK\_EN). The clock prescaler value can be set to divide PLLRAWCLK by 1 (TX\_CLK\_CTRL.PRESCALE\_VAL = 0x0 or 0x1) through 255 (TX\_CLK\_CTRL.PRESCALE\_VAL = 0xFF). Though TXCLK and SYSCLK are both derived from PLLRAWCLK, TXCLK is asynchronous with respect to SYSCLK.

#### **CAUTION**

TXCLK must never be configured to be faster than SYSCLK/2.

### 27.3.2.3 Transmitting Frames

On the transmitter, the ping frame is the only frame that can be set up and transmitted without any further software or DMA intervention. Ping frames can be transmitted by any (or all) of the three sources: automatic ping timer, software, or external triggers.

Each available frame type can be sent multiple ways. Generically, the following steps must be executed before the frame is sent. These steps can be executed in any order before the start condition is set.

1. Configure the frame type
2. Set the frame tag
3. If the frame to be sent is a data frame:
  - Set the user data
  - Write to the data buffer
  - Set the word length if the frame is a software defined frame length
4. Set the start condition

#### **Note**

Transmit Frame Start Restriction:

A new frame transmission can be initiated by one of the methods selected in the TX\_OPER\_CTRL\_LO.START\_MODE bits. If there is already a PING frame transmission taking place, due to a hardware initiated PING timer, the new frame transmission begins as soon as the on-going PING transmission is completed.

Once a START of frame has been initiated, the next START of frame is recognized when the first frame has started transmitting the End-of-Frame (EOF) field. If a new START trigger arrives before the current transmission has reached the EOF field, the trigger is lost without a notification.

#### **Note**

There is no hardware check implemented to check whether the type field written by software is valid or not. If an invalid type is used and a frame transmission is initiated, the behavior is:

- The transmitted frame structure is exactly like an NWORD data frame. The size of the data frame is determined by the value in the TX\_FRAME\_CTRL.N\_WORDS register.
- The frame type field of the transmitted data frame is transmitted as programmed. If this is received by an FSI receiver, a Type error is generated.

This mechanism can be used for force a Type error in a received frame for testing purposes.

The following sections describe the specific configuration for each frame type and start condition.

### 27.3.2.3.1 Software Triggered Frames

The most basic way to transmit a data frame is through software. Each step must be handled by the application. To send a data frame using software, the following steps must be executed. Steps 1-6 can be executed in any order before setting TX\_FRAME\_CTRL.START. Some fields do not need to be reconfigured for every transmission. The frame tag, user data, and frame type are sticky and are retransmitted in the subsequent frame unless modified by software.

1. Write the data to be transmitted to the next location of the transmit data buffer.
2. Set TX\_FRAME\_CTRL.FRAME\_TYPE to the appropriate value for the type of frame to be transmitted.
3. Set TX\_FRAME\_CTRL.N\_WORDS to 1 less than the number of words to be transmitted if TX\_FRAME\_CTRL.FRAME\_TYPE is set to 0011, the frame type of the software-defined length data frame. That is, if 16 words are transmitted, N = 16, set TX\_FRAME\_CTRL.N\_WORDS to 15.
4. When the frame is assembled before transmitting, the FSITX hardware calculates the CRC to be transmitted. If TX\_OPER\_CTRL\_LO.SW\_CRC is 1, the application can calculate a custom CRC value and then set TX\_USER\_CRC to the result.
5. Set TX\_FRAME\_TAG\_UDATA.FRAME\_TAG to the desired tag.
6. Set TX\_FRAME\_TAG\_UDATA.USER\_DATA to the desired user data.
7. Set TX\_FRAME\_CTRL.START to 1 to initiate the transmission of the data frame.

Once the frame transmission has started, the TX\_FRAME\_CTRL.START is cleared by hardware. To monitor if the frame has completed, the software can poll TX\_EVT\_STS.FRAME\_DONE.

### 27.3.2.3.2 Externally Triggered Frames

The transmitter can transmit frames when triggered by an external source. See [Section 27.2.6](#) for more information on the available external triggers.

To transmit frames using an external trigger, the application must follow the same procedure as described in [Section 27.3.2.3.1](#). The only difference is that in Step 7, the start condition is automatically set when the external trigger condition is met rather than by software.

Note that by externally triggering frames, the frame information to be sent is pulled from the same registers described in the previous section. Because of this, it is possible to send any type of frame from an external trigger including ping, error, and data frames. Also, there is no hardware mechanism by which the FSI can determine if multiple triggers occur. The FSITX takes the data as is, and the application software makes sure that this data has been updated as necessary.

Using TX\_EVT\_STS fields either by polling or by interrupts, the application can populate or update the frame information to be sent in the next frame

### 27.3.2.3.3 Ping Frame Generation

Assuming the FSI transmitter has already been properly initialized, the following sequences can be used to configure and send ping frames.

#### 27.3.2.3.3.1 Automatic Ping Frames

To generate periodic ping frames, the following steps must be followed:

1. Initialize the ping counter by writing 1 to TX\_PING\_CTRL.CNT\_RST.
2. Set the desired ping tag to TX\_PING\_TAG.TAG.
3. Set the ping timer reference value to TX\_PING\_TO\_REF.TO\_REF.
4. Enable the ping timer by writing 1 to TX\_PING\_CTRL.TIMER\_EN.

The ping timer is a free-running counter that counts up from 0. The current value of the ping timer counter is found in TX\_PING\_TO\_CNT. When the current value of TX\_PING\_TO\_CNT matches the reference value TX\_PING\_TO\_REF.TO\_REF, the TX\_EVT\_STS.PING\_TRIGGERED is set. TX\_PING\_TO\_CNT resets to 0 and resumes counting until the next match has occurred or the ping timer is halted by software (TX\_PING\_CTRL.TIMER\_EN is set to 0).

### 27.3.2.3.3.2 Software Triggered Ping Frame

Software can also manually generate a ping frame. The process for sending a ping frame with software is very similar to sending the other types of frames. The following steps must be followed:

1. Set TX\_FRAME\_CTRL.FRAME\_TYPE to 0000'b to denote that the frame being sent is a Ping Frame.
2. Set TX\_FRAME\_TAG\_UDATA.FRAME\_TAG to the desired value.
3. Write 1 to TX\_FRAME\_CTRL.START. This starts the transmission.

Once the frame transmission has started, the TX\_FRAME\_CTRL.START is cleared by hardware. To monitor if the frame has completed, the software can poll TX\_EVT\_STS.FRAME\_DONE.

### 27.3.2.3.3.3 Externally Triggered Ping Frame

The last source for generating ping frames is an external trigger. One of up to 32 different triggers can be selected. See [Section 27.2.6](#) for the list of input sources.

#### **CAUTION**

Ping frames can be triggered by both an external trigger source and the internal ping timer. If TX\_PING\_CTRL.EXT\_TRIG\_EN is set to 1, the external trigger source takes precedence and the ping timer is ignored.

### 27.3.2.3.4 Transmitting Frames with DMA

The FSI transmitter can send data that is continuously applied with the DMA. A DMA trigger is generated every time a data frame transmission is completed. This is concurrent with the FRAME\_DONE signal that sets the TX\_EVT\_STS.FRAME\_DONE flag.

To transmit continuous data with the DMA, some configurations need to be made on the transmitter:

First, set TX\_DMA\_CTRL.DMA\_EVT\_EN to 1. This allows the DMA trigger to propagate to the DMA module. Next, TX\_OPER\_CTRL\_LO.START\_MODE must be set to 0x2. The transmitter is now able to start a transmission using a software write to TX\_FRAME\_CTRL.START or TX\_FRAME\_TAG\_UDATA..

The DMA must also be configured properly for the FSI to send the data. One way of using the DMA to continuously feed the transmit buffer is:

- Set up two DMA channels to be triggered by the same FSI transmitter and DMA trigger.
- Configure one channel to fill the transmit buffer.
- Configure the other channel to set the frame tag and user data fields
- Since the FSI transmit buffer is a 16-word circular buffer, make sure the DMA channel servicing the data buffer wraps the after 16 words are copied.

#### **Note**

Because the frame tag and user data must be written in to initiate the transmission of the frame, use two consecutive DMA channels. This makes sure that the DMA channels are always executed in sequence. The DMA channel servicing the data buffer must be the lower numbered channel and the tag/user data channel must be the next. For example, configure DMA channel 3 to service the data buffer, and configure DMA channel 4 to service the tag and user data.

### 27.3.2.4 Transmit Buffer Management

The FSI transmitter has a 16-word buffer that the FSI transmitter pulls data to transmit. This buffer is implemented as a circular buffer, not a FIFO, so some care must be taken to properly interpret buffer overrun and underrun, as well as the TX\_BUF\_PTR\_STS register. These flags and pointers work under the assumption that the software or DMA is using the buffer as a circular buffer. This mode of operation is the only way that the overrun, underrun, and pointer status are meaningful. If data is being sourced by the DMA and there is some other periodic trigger mechanism trying to initiate transfers, underrun becomes a critical error. If an underrun happens, a buffer went out of sync. This not only affects the current transfer, but can also affect all future transfers due to the ring buffer. Under such conditions, the underrun needs a soft reset to cleanly recover. Alternately, the software can manually stop the transmitting, reset the buffer pointers, clear the remaining error conditions, and then restart transmission. The software method involves a few steps, while the soft reset is a single action and makes sure of a full reset of the control registers.

Due to the flexibility of the transmit buffer, software can implement a simple ping-pong buffer or randomly load and send from any location of the buffer. If the buffer is used in this manner, error flags and status fields can be ignored without adversely affecting the transmitter capability. Additionally, the CURR\_WORD\_CNT is also invalid if used in this way. The application can set the buffer pointer manually by writing the 4-bit index to TX\_BUF\_PTR\_LOAD. This forces the transmitter to start picking the data from the indicated location in the buffer.

### 27.3.2.5 CRC Submodule

The FSI transmitter can supply the CRC to the frame being transmitted through the embedded hardware CRC submodule or by supplying a user-defined value. This is controlled by setting TX\_OPER\_CTRL\_LO.SW\_CRC appropriately.

If hardware CRC generation is selected (TX\_OPER\_CTRL\_LO.SW\_CRC = 0, the default), the CRC is computed by hardware on the data and user data fields using the CRC polynomial  $0x7 (x^8 + x^2 + x + 1)$ . The transmitter module automatically computes the CRC on the data fields without user intervention when the frame is transmitted. For more information on how the CRC is generated by the CRC submodule, refer to [Section 27.3.7](#).

If software CRC generation is selected (TX\_OPER\_CTRL\_LO.SW\_CRC = 1), the CRC must be computed by software and placed in the TX\_USER\_CRC register. The next frame to be transmitted uses the value placed in the TX\_USER\_CRC register in place of the CRC value generated by the hardware.

As the TX\_USER\_CRC register is software-programmable, the application can use this field as an extra data field for application-specific purposes. If TX\_USER\_CRC is used in this manner, the CRC detection on the receiver is not valid and must be ignored.

### 27.3.2.6 Conditions in Which the Transmitter Must Undergo a Soft Reset

Unlike the receiver, there are no detectable errors that require a soft reset. A buffer overrun or underrun interrupt can or cannot require a soft reset to resume proper operation. This determination is up to the application software. Refer to [Section 27.3.2.4](#) for more information on the transmit buffer.

### 27.3.2.7 Reset

The entire transmitter module and all transmitter registers are reset by SYSRSn. The transmitter core is reset by SYSRSn or by writing a 1 to TX\_MAIN\_CTRL.CORE\_RST.

A module reset causes the registers to be reset to the default state.

### 27.3.3 FSI Receiver Module

The receiver module interfaces to the FSI clock (RXCLK), and data lines (RXD0 and RXD1) after the data lines pass through an optional programmable delay line. The receiver core handles the data framing, CRC computation, and frame-related error checking. The receiver bit clock and state machine are run by the RXCLK input, which is asynchronous to the device system clock.


The receiver control registers allow the CPU (or the CLA) to program, control, and monitor the operation of the FSI receiver. The receive data buffer is accessible by the CPU, CLA, and the DMA.

The receiver core has the following features:


- 16-word data buffer
- Multiple supported frame types
- Ping frame watchdog
- Frame watchdog
- CRC calculation and comparison in hardware
- ECC detection
- Programmable delay line control on incoming signals
- DMA support
- CLA task triggering
- FSI-SPI compatibility mode

Figure 27-5 provides a high-level overview of the internal modules present in the FSI receiver. Figure 27-6 shows a view of the FSI receiver core submodule. Not all data paths and internal connections are shown.

The following sections describe the various aspects of the FSI receiver module.



**Figure 27-5. FSI Receiver Block Diagram**



**Figure 27-6. FSI Receiver Core Block Diagram**

### 27.3.3.1 Initialization

On the first initialization or after a module reset following any frame error, the receiver module asserts and releases the receiver core reset bit (RX\_MAIN\_CTRL.CORE\_RST) prior to any other initialization. Once the receiver module is initialized, the following steps are executed:

1. If required, assign interrupt sources to the necessary interrupt line.
2. If required, configure the ping watchdog to periodically check for an active link to the transmitter. See [Section 27.3.3.4](#) for configuration details.
3. If required, configure the frame watchdog to make sure that each frame is received within a predetermined window. See [Section 27.3.3.5](#) for configuration details.
4. Initialize the receive buffer pointer by writing to the RX\_BUF\_PTR\_LOAD register. Received data is placed into the buffer starting with the address loaded in this register.
5. Make sure all errors and flags have been cleared from the RX\_EVT\_STS register.

At this point the receiver is ready to receive any incoming frames. Software can now either poll on the RX\_EVT\_STS register for various conditions. For example, when the RX\_EVT\_STS.FRAME\_DONE and no other flags are set, the receiver has successfully received a frame without error.

Next, the application configures the various features such as the ping and frame watchdogs, DMA, external triggering, and so on. These features are described in subsequent sections. The receiver module is now ready to synchronize with the transmitter then begin reception. The synchronization sequence is described in [Section 27.4.1](#).



### 27.3.3.2 FSI\_RX Clocking

The receiver module registers and control logic are clocked by the device system clock (SYSCLK). The receiver state machine is clocked by the receiver input clock pin (RXCLK).

#### CAUTION

RXCLK must never be faster than SYSCLK.

### 27.3.3.3 Receiving Frames

Once the receiver has been properly configured and synchronized, incoming messages are handled as described below. Note that there is no equivalent to a chip-select signal to gate incoming data. Every valid clock edge latches data into the receiver.

The header information of the received frame is placed in the respective register fields.

- `RX_FRAME_INFO.FRAME_TYPE` contains the received frame type.
- `RX_FRAME_TAG_UDATA.FRAME_TAG` contains the received frame tag.
- `RX_FRAME_TAG_UDATA.USER_DATA` contains the received user data.

If any error conditions occur during reception such as a CRC mismatch, frame error, frame timeout, buffer overrun, or ping watchdog timeout, the corresponding flag is set in the `RX_EVT_STS` register.

#### Note

If at any point during operation a frame error occurs, the receiver module must be reset and re-synchronized with the transmitter before the next frame can be successfully received. The follow errors are classified as frame errors:

- Type error
- CRC error
- End of frame error

#### 27.3.3.3.1 Receiving Frames with DMA

The FSI receiver can continuously receive data and move the data from the receiver buffer with the DMA. A DMA trigger is generated every time a data frame has been received. This is concurrent with the `FRAME_DONE` signal that sets the `RX_EVT_STS.FRAME_DONE` flag. To receive continuous data with the DMA, some configurations need to be made on the receiver.

First, set `RX_DMA_CTRL.DMA_EVT_EN` to 1. This allows the DMA trigger to propagate to the DMA module. The receiver is now able to trigger a DMA event upon the reception of a data frame.

The DMA must also be configured properly for the FSI to receive the data. One way for using the receiver to continuously feed the DMA is:

- Set up two DMA channels to be triggered by the FSI Receiver DMA Trigger.
- Configure one DMA channel to copy data from the receive buffer to a larger data buffer.
- Configure the next DMA channel to copy the received frame tag and user data to another data buffer.
- Since the FSI receive buffer is a 16-word circular buffer, make sure the DMA channel servicing the data buffer wraps after 16 words are copied.

Unlike the transmitter, there is no requirement to have the DMA channel that is handling the data buffer execute before the DMA channel handling the received tag and user data.

### 27.3.3.4 Ping Frame Watchdog

The ping frame watchdog is a hardware-enabled automatic error detection of the connection status to the transmitter. This watchdog monitors the time elapsed between ping frames. If the transmitter has been set up to periodically send out a ping frame, the receiver can be set up to monitor whether this frame has been received within a specified amount of time. If the time between ping frames has exceeded the programmed number of clock cycles, an event is triggered that can generate an interrupt or be monitored by software.

This watchdog has a dedicated counter that is reset and restarted upon the successful reception of a ping frame. The watchdog counter is incremented at the rate of SYSCLK. Optionally, the watchdog can be configured to be reset upon the successful reception of any frame. This option allows the receiver to monitor for any successful frame to indicate that the connection is still alive and the transmitter is still functioning as expected.

To configure the ping frame watchdog for operation:

1. Reset the ping watchdog counter by setting `RX_PING_WD_CTRL.PING_WD_RST` to 1 and then subsequently clearing the bit to 0.
2. Set `RX_OPER_CTRL.PING_WD_RST_MODE` to the desired watchdog reset event, set to 0 for ping frames only or set to 1 for any frame.
3. Set `RX_PING_WD_REF` to the maximum time between frames. Add 10 additional SYSCLK cycles to account for clock synchronization.
4. Enable the ping watchdog by setting `RX_PING_WD_CTRL.PING_EN` to 1.

The ping watchdog is now enabled and can now monitor for ping frames.

If the `RX_PING_WD_CNT` value reaches the value programmed in `RX_PING_WD_REF`, the `RX_EVT_STS.PING_WD_TO` flag is set. If configured, an interrupt can be generated on this event.

### 27.3.3.5 Frame Watchdog

The frame watchdog is an additional feature the receiver can use to monitor for any error conditions. This dedicated watchdog monitors the duration for a single frame to be received. The watchdog starts incrementing at the time the receiver detects a proper start of frame condition. If the end of frame condition is not detected within the expected number of SYSCLK cycles, the frame watchdog is triggered that can generate an interrupt or be monitored by software.

This watchdog is automatically started and stopped at the start-of-frame and end-of-frame conditions, respectively. The frame watchdog is connected to SYSCLK.

To configure the frame watchdog for operation:

1. Reset the frame watchdog counter by setting `RX_FRAME_WD_CTRL.FRAME_WD_CNT_RST` to 1 and then subsequently clearing the bit to 0.
2. Set `RX_FRAME_WD_REF.FRAME_WD_REF` to the maximum number of SYSCLK cycles expected to be in the longest frame that can be received. Add an additional 10 SYSCLK cycles to account for clock synchronization.
3. Enable the frame watchdog by setting `RX_FRAME_WD_CTRL.FRAME_WD_CNT_EN` to 1.


The frame watchdog is now enabled and can detect a failed frame.

If the `RX_FRAME_WD_CNT` reaches the value programmed in `RX_FRAME_WD_REF`, the `RX_EVT_STS.FRAME_WD_TO` flag is set. If enabled, an interrupt can be generated on this event.

If the frame watchdog interrupt ever occurs, the receiver core is in an invalid state to receive a new transmission. The only way to recover from a frame watchdog time out is to undergo a soft reset, and subsequently resynchronizing with the transmitter.

### 27.3.3.6 Delay Line Control

The receiver module has a programmable delay line on each of the external signal inputs: RXCLK, RXD0, and RXD1. The delay elements introduce delays on the respective lines. This is to facilitate adjustment for signal delays introduced by system level components such as signal buffers, ferrite beads, isolators, and so on, or board delays such as uneven trace lengths, long cable length, and so on. The length of the delay is controlled by setting the RX\_DLY\_LINE\_CTRL register values for each line. By default, no delay is introduced by the delay line elements. The delay values must only be adjusted while the FSIRX is held in soft reset, making sure that there are no active transmissions during this process. Figure 27-7 shows a representation of the delay line circuitry for the input signals. The implementation for RXCLK, RXD0, and RXD1 are replicas of this diagram. All circuits behave similarly.



**Figure 27-7. Delay Line Control Circuit**

For more information on skew compensation, refer to [Fast Serial Interface \(FSI\) Skew Compensation](#).

The FSITX module also has a delay line control circuitry that is placed before the FSITX signals (TXCLK, TXD0, and TXD1) are sent to the TDM signal selection mux (controlled by the SEL\_TDM\_PATH signal). The TX\_DLY\_LINE\_CTRL register determines the length of the delay for each output line.

### 27.3.3.7 Buffer Management

The FSI receiver has a 16-word buffer that the data is copied to when the data has been received. This buffer is implemented as a circular buffer, not a FIFO, so some care must be taken to properly interpret buffer overrun and underrun as well as the RX\_BUF\_PTR\_STS register. These flags and pointers work under the assumption that the software or DMA is using the buffer as a circular buffer. If the receiver state machine enters into an erroneous state, there is no way for software to cleanly handle this because there is no specified receive clock. For the receiver to detect a clean resynchronization, the state machine needs to be operational and not in the error state. The only way to recover from the error state is to reset the entire receiver module. For overrun and underrun, the receiver can no longer verify that values in the buffer are valid. As such, the best way to recover is to reset the FSI and resynchronize with the transmitter.

Due to the flexibility of the receive buffer, it is possible for software to implement a simple ping-pong buffer, or to randomly receive and read from any location of the buffer. If the buffer is used in this manner, these flags and status fields can be ignored without adversely affecting the receiver capability. Additionally, the CURR\_WORD\_CNT is also invalid if used in this way. The application can set the buffer pointer manually by writing the 4-bit index to RX\_BUF\_PTR\_LOAD. This forces the receiver to start storing the received data starting at the indicated location in the buffer.

### 27.3.3.8 CRC Submodule

The receive module automatically calculates the CRC on the incoming data. The received CRC value is placed into `RX_CRC_INFO.RX_CRC`. The CRC value calculated by hardware on the received data is placed into `RX_CRC_INFO.CALC_CRC`. These values are compared by hardware and `RX_EVT_STS.CRC_ERROR` is set if there is a mismatch. The receiver can generate an interrupt based on `RX_EVT_STS.CRC_ERROR` if enabled.

Since the CRC is only used in data frames, the values found in `RX_CRC_INFO.RX_CRC` and `RX_CRC_INFO.CALC_CRC` are undefined during ping and error frames.

For more information on how the CRC is calculated, refer to [Section 27.3.7](#).

If the transmitting module is sending a software-defined CRC value (`FSITX.TX_OPER_CTRL_LO.SW_CRC = 1`), the receiver module triggers a CRC error event if the received value does not match the hardware-calculated value. As this is an application-level decision, the FSIRX can safely disregard the CRC error event. Application software needs to calculate and verify the incoming CRC using the same custom algorithm used on the transmitter and act appropriately.

The CRC field can also be used as an application-specific value, not a CRC. The application can use the `RX_CRC_INFO.RX_CRC` as required. All CRC errors and flags can be ignored in this situation.

### 27.3.3.9 Using the Zero Bits of the Receiver Tag Registers

The receiver tag registers (receiver frame tag and user data (`RX_FRAME_TAG_UDATA`) register and receiver ping tag (`RX_PING_TAG`) register) have the least-significant bit set to 0. The actual received tag is in the bit positions 4:1. The reason for this is to facilitate user software to create a table of functions that can be called depending on the tag value. A function pointer needs a 32-bit storage space and, hence, each successive pointer is offset by 2. If the first pointer is at address  $x$ , then the second pointer is at address  $x + 2$ , the third at address  $x + 4$ , and so on. By keeping the LSB to 0, the five bits of the tag register (bits 4:0) can now be directly used as an index into a table of function pointers.

### 27.3.3.10 Conditions in Which the Receiver Must Undergo a Soft Reset

The receiver receives data on every clock edge. While there are specific patterns that determine the start of a frame, and denote the end of a frame, these patterns are able to occur at any point during normal operation inside of the frame. If there ever is a point at which the receiver fails to detect a successful frame, the module must be reset to make sure that subsequent frames are received properly.

When any of the following errors occur in a received frame, the receiver can be required to be reset and resynchronized with the transmitter:

- Frame type error
- End of frame error
- Ping frame watchdog timeout
- Frame watchdog timeout
- Receiver in an invalid state due to noisy clock

The receiver core status (`RX_VIS_1.RX_CORE_STS`) can be monitored to determine if the receiver core has entered into an error state requiring a soft reset to resume communication. Incorrect frame type and end of frame errors always cause this bit to become set. A soft reset is required in these cases. A frame watchdog timeout always requires a reset due to the fact that the receiver state machine is still expecting more information when the watchdog timed out. `RX_CORE_STS` can be used to determine if a noise event was the cause of the failed frame. The ping frame watchdog also does not cause `RX_CORE_STS` to be set. Similar to the frame watchdog, a corrupt receiver may not be the reason for the ping frame to have timed out. The transmitter could have gone offline and never sent a ping frame. Alternately, during idle time, a noise event could have occurred, thereby putting the receiver into a corrupt state. As the receiver is able to detect this during the ping frame watchdog timeout interrupt handler, this type of event is not lost and the application can act appropriately.

As the receiver is clocked by RXCLK, not SYSCCLK, a noisy clock or data line can cause some internal design constraints to be violated, putting the receiver core logic into undefined states. Make sure that the clock and data lines satisfy the Electrical Characteristics and timing requirements of the FSI module found in the device data sheet. Failure to do so can cause the receiver state machine to go into an unrecoverable error state. The receiver can only be recovered by undergoing a soft reset. To determine the state of the receiver core after an unexpected frame error, the application must check the receiver core status bit.

In addition to the above errors, buffer overrun or underrun can warrant a soft reset to resynchronize with the local application software. Refer to [Section 27.3.3.8](#) for more information on the receive buffers. The requirement of resetting the receiver due to overrun or underrun is up to the application.

After the receiver has been placed into soft reset, the application must notify the other device's transmitter to begin a new synchronization phase. The simplest way to achieve this is through a ping or error frame sent with a designated tag. If the application is not using the FSITX on the device with the detected error, some other method must be established. The other device must stop transmitting and begin a new synchronization phase.

#### 27.3.3.11 FSI\_RX Reset

The receiver module and the registers are reset by SYSRSn. The receiver core is reset by SYSRSn or by writing a 1 to RX\_MAIN\_CTRL.CORE\_RST.

A module reset causes the registers to be reset to the default state. After a module reset, the receiver module must be re-initialized and the data link re-established.

#### 27.3.4 Frame Format

The FSI module transmits and receives information in frames. Each frame contains multiple phases where different information can be found. The number of phases as well as the total length of the frame varies depending on the frame type being transmitted. Frames can be as short as 16-bits long for a ping or error frame or 288-bits long for a 16-word data frame.

In normal transmission mode, there are four preamble clock edges before the start of the frame and four post-frame clock edges (postamble). Data is transmitted on both edges of the clock (double data rate). The basic frame structure is shown in [Table 27-4](#). Each phase of the frame (such as start-of-frame, frame type, and so on) is transmitted with the most-significant bit first. [Table 27-4](#) describes the basic frame structure used by the FSI and adapted according to which frame type is transmitted.

**Table 27-4. Basic Frame Structure**

Idle State	Preamble	Start of Frame	Frame Type	User Data	Data Words	CRC Byte	Frame Tag	End of Frame	Postamble	Idle State
	1111	1001	4 bits	8 bits	1-16 words	8 bits	4 bits	0110	1111	

The FSI also supports a FSI-SPI compatibility mode. The SPI compatible frame structure is similar to a standard FSI frame, but there are differences. Refer to [Section 27.3.13](#) for more information on how to configure and use the FSI-SPI compatibility mode.

---

#### Note

One word of the FSI refers to 16 bits.

The terms “frame” and “packet” can be used interchangeably to describe the signaling format of the FSI.

---

### 27.3.4.1 FSI Frame Phases

The different phases of the frame structure are described in detail.

- **Idle State:** During the idle state, the clock and data lines are driven high, the inactive state.
- **Preamble:** The preamble phase contains four clock edges (or two complete clock pulses) with the data signals held in the high state. These clock edges serve to flush the receiver logic and prepare the receiver logic for receiving a new frame. This phase is not present in SPI compatibility mode.
- **Start of Frame:** The start of frame phase contains two clock pulses with four bits, 1001, transmitted on the data lines.
- **Frame Type:** The frame type phase contains two clock pulses with the 4-bit frame type code being transmitted on the data lines. The different frame types are described in detail in [Section 27.3.4.2](#). The transmitter must set the TX\_FRAME\_CTRL.FRAME\_TYPE field before transmitting a frame. The received frame type is stored in the RX\_FRAME\_INFO.FRAME\_TYPE.
- **User Data:** The user data phase contains a fully user-configurable data field. There are no restrictions on how this field is used. This phase is only available in data frames. The user data to be transmitted is set by writing to TX\_FRAME\_TAG\_UDATA.USER\_DATA. The received user data is stored in RX\_FRAME\_TAG\_UDATA.USER\_DATA.
- **Data:** The data phase contains the data that is being transmitted. The data is pulled from the transmit buffer of the transmitter and is placed in the receive buffer of the receiver. Word 0 is transmitted first. This phase is only present in data frames. Depending on the type of frame transmitted, this can contain anywhere between 1 and 16 words depending on the frame type selected. More information on data frames is found in [Section 27.3.4.2.3](#).
- **CRC Byte:** The CRC byte contains the CRC of the transmitted data. The value present in this phase can be sourced from either hardware or software based on the TX\_OPER\_CTRL\_LO.SW\_CRC bit. Refer to the module-specific section of the CRC Submodule for more information on the CRC is generated or used, for the transmitter and receiver modules respectively. The CRC byte is only present in data frames.
- **Frame Tag:** The frame tag contains the 4-bit user-defined frame tag. There are no restrictions on how this field is used in an application. The transmitter supplies this tag into the TX\_FRAME\_TAG\_UDATA.FRAME\_TAG bits for data frames. Ping frames use the tag defined in TX\_PING\_TAG.TAG. The receiver can access the received frame tag in RX\_FRAME\_TAG\_UDATA.FRAME\_TAG.
- **End of Frame:** The end of frame contains four clock edges with four bits, 0110, transmitted on the data lines.
- **Postamble:** The postamble contains four additional clock edges with the data lines held in the high state. After the postamble, the clock and data lines are driven high (inactive state). This phase is not present in FSI-SPI compatibility mode.

### 27.3.4.2 Frame Types

The FSI hardware can generate and handle many predefined frame types. The different frame types can be used by the application to signal different types of events or convey different information to the receiver. The different frame types influence which phases and data fields to include in the transmitted frames.

[Table 27-5](#) provides a short overview of the different frame types used by the FSI. Each frame type is described in more detail in the following subsections.

**Table 27-5. Frame Types and the 4-bit Codes**

Frame Type	4-bit Frame Code	Description
PING	0000	Used typically for checking line integrity. A ping frame can be sent either by software or automatically by hardware.
ERROR	1111	Used typically during error conditions or any condition where one side wants to signal the other side for attention. However, the user software can use an error frame for any purpose.
DATA_1_WORD	0100	1 word data packet (16 bits of data)
DATA_2_WORD	0101	2 word data packet (32 bits of data)
DATA_4_WORD	0110	4 word data packet (64 bits of data)
DATA_6_WORD	0111	6 word data packet (96 bits of data)
DATA_N_WORD	0011	N(1-16) word data packet where software has programmed the number of the data words in a designated register. Both transmitter and receiver modules must have the same value programmed.
Reserved	0001, 0010, and 1000-1110	Reserved

#### 27.3.4.2.1 Ping Frames

Ping frames are one of the most basic frames that can be generated by the FSI. [Table 27-6](#) shows the structure of the ping frames.

**Table 27-6. Ping Frame**

Idle State	Preamble	SOF	Frame Type	Frame Tag	EOF	Postamble	Idle State
	1111	1001	0000	xxxx	0110	1111	

The ping frame type is always 0000. The frame tag is defined by the application. Separate frame tags exist for timer and software initiated ping frames. No data or CRC is transmitted in a ping frame.

The main purpose of the ping frame is to periodically send a notification to the receiver to make sure an active connection between the transmitter and receiver. The transmitter and receiver cores implement different features to allow the ping frame to operate as a line break detect feature.

On the transmitter, the ping frame is the only frame that can be set up and transmitted without any further software or DMA intervention. Ping frames can be transmitted by any (or all) of the three sources: automatic ping timer, software, or external triggers. See [Section 27.3.2.3.3](#) for information on how the transmitter configures and sends the ping frames.

The receiver has a ping watchdog that can detect if a ping frame has not been received in a predetermined window. This allows the receiver to know if the connection between the receiver and the transmitter has been broken. See [Section 27.3.3.4](#) for information on how the receiver handles ping frames.



### 27.3.4.2.2 Error Frames

Error frames are similar to ping frames in that there are no data fields transmitted. Despite the naming of this frame as an “error frame,” the usage of it is up to the application, as no restrictions are placed on how and when this type of frame is transmitted. [Table 27-7](#) shows the structure of an error frame.

**Table 27-7. Error Frame**

Idle State	Preamble	SOF	Frame Type	Frame Tag	EOF	Postamble	Idle State
	1111	1001	1111	xxxx	0110	1111	

The structure of the error frame is the same as a ping frame. No data or CRC values are transmitted. The frame type is 1111 for all error frames, and the frame tag is defined by software in the TX\_FRAME\_TAG\_UDATA register.

The receiver can detect if an error frame has been received based on the frame type field. Because of this, the receiver can read the incoming frame tag from the RX\_FRAME\_TAG\_UDATA register and act on up to 16 different conditions.

### 27.3.4.2.3 Data Frames

Data frames are the most complex frames. As the name indicates, these frames are used to transfer data. [Table 27-8](#) shows the general structure of data frames.

**Table 27-8. Data Frame**

Idle State	Preamble	SOF	Frame Type	User Data	Data Words	CRC Byte	Frame Tag	EOF	Postamble	Idle State
	1111	1001	0xxx	xxxx xxxx	1-16 words	xxxx xxxx	xxxx	0110	1111	

The frame type field reflects the 4-bit code of the frame type. A list of frame types can be seen in [Table 27-5](#). The number of the data words transmitted is determined by the frame type chosen.

There are four fixed-length data frames supported by the frame type: 1 word, 2 words, 4 words, and 6 words.

Additionally, there is a user-defined data length frame type where the number of data words is fixed by software. Anywhere from 1 to 16 words can be transmitted in this frame type. This length must be configured in the N\_WORDS field of the transmitter’s TX\_FRAME\_CTRL register and receiver’s RX\_OPER\_CTRL register.

### 27.3.4.3 Multi-Lane Transmission

The FSI is capable of transmitting and receiving data on two parallel data lines. When enabled, data bits are split between the data lines while the start of frame, frame type, frame tag, and end of frame fields are identical and complete on each line. The user data, data, and CRC fields are split between the data lines. Starting with the most-significant bit, the odd-numbered bits appear on D0 and even-numbered bits appear on D1.

In the following example, assume the following:

8-bit user data: u7u6u5u4u3u2u1u0

16-bit data: d15d14d13d12...d1d0

8-bit CRC: c7c6c5c4c3c2c1c0

**Table 27-9. Multi-Lane Frame Format**

Idle State	Preamble	SOF	Frame Type	User Data	Data Words	CRC Byte	Frame Tag	EOF	Postamble	Idle State
TXD0	1111	1001	0011	u7u5u3u1	d15d13...d1	c7c5c3c1	xxxx	0110	1111	
TXD1	1111	1001	0011	u6u4u2u0	d14d12...d0	c6c4c2c0	xxxx	0110	1111	




### 27.3.5 Flush Sequence

Every time there is a soft reset of the receiver, the receiver requires a flush sequence from the transmitter before the receiver can receive and decode frames. The receiver core has an asynchronous reset mechanism that allows the receive module to be reset even in the absence of the receive clocks. However, due to the design, this reset is released synchronous to the receive clock (RXCLK). Thus, the receiver requires five full clock pulses to be able to come out of reset. Sending the flush pattern makes sure that these clock edges are received and any subsequent frames sent to the receiver are correctly interpreted.

The flush sequence consists of a single toggle on both of the data lines as well as five consecutive pulses on the clock line.

If the FSI receiver is receiving data from a standard SPI, a data word of 0xFFFF from the SPI has the same effect as a flush sequence.

Figure 27-8 shows a sample plot of the flush sequence.



**Figure 27-8. Flush Sequence Signals**

### 27.3.6 Internal Loopback

The transmitter and receiver cores can be connected together internally to allow for development and debug. This is achieved by setting `RX_MAIN_CTRL.INT_LOOPBACK` to 1. Internal loopback routes the signals from the corresponding transmitter to the appropriate receiver pin. No configuration needs to be done in the transmitter.

Figure 27-9 shows the signal connections with internal loopback.

In this device, there are two FSI transmitter cores (A and B), and four receiver cores (A, B, C, and D). When using loopback mode, FSITXA can be used in loopback mode with FSIRXA and FSIRXC. At the same time, FSITXB can be used in loopback mode with FSIRXB and FSIRXD.




Figure 27-9. FSI with Internal Loopback

Table 27-10. Loopback Connections

TX Module	RX Modules
FSIA TX	FSIA RX, FSIC RX
FSIB TX	FSIB RX, FSID RX

### 27.3.7 CRC Generation

The FSI uses CRC-8 with the polynomial 0x07 for the internal hardware CRC generation. This polynomial is also represented as  $x^8+x^2+x+1$ .

For example, for a 2-word data packet the following calculation occurs:

Data-1 = 0x4433

Data-0 = 0x2211

User Data = 0xAA

The CRC is computed with the bytes being taken in the following order (first to last):

0xAA – Byte 0, User Data

0x11 – Byte 1, Data-0, Least-significant byte

0x22 – Byte 2, Data-0, Most-significant byte

0x33 – Byte 3, Data-1, Least-significant byte

0x44 – Byte 4, Data-1, Most-significant byte

### 27.3.8 ECC Module

The FSI module comes with a 16-bit or 32-bit ECC computation module in both the transmitter and receiver. Use of this module is optional.

Note that the ECC is independent and unrelated to the hardware CRC computation module present in both the transmitter and receiver cores.

The following example shows a scenario in which the application requires ECC be calculated and transmitted on a 2-word data frame.

In the FSITX module:

1. Configure the ECC module for 32-bit data by setting TX\_OPER\_CTRL\_HI.ECC\_SEL to 1.
2. Write the data to the TX\_ECC\_DATA register as well as the transmit buffer.
3. Read TX\_ECC\_VAL Register. This register contains the 8-bit ECC value calculated on the data.
4. Copy the 8-bit data from TX\_ECC\_VAL to TX\_FRAME\_TAG\_UDATA.USER\_DATA.
5. Set the Start Condition to begin the transmission.

The reverse process is followed on the FSIRX module. Once the data frame is received, user software can do the following:

1. Copy the data from the receive buffer to the RX\_ECC\_DATA register.
2. Copy the received user data that contains the transmitted ECC value from RX\_FRAME\_TAG\_UDATA.USER\_DATA to the RX\_ECC\_VAL register.
3. Read the RX\_ECC\_LOG register. This contains the result of the ECC computation using the RX\_ECC\_DATA and RX\_ECC\_VAL registers.
  - a. If no ECC errors were detected, RX\_ECC\_LOG is 0. The correct data is available in RX\_ECC\_SEC\_DATA.
  - b. If a single bit error was detected, RX\_ECC\_LOG.SBE is 1. The autocorrected data is available in RX\_ECC\_SEC\_DATA.
  - c. If multiple bit errors occurred, RX\_ECC\_LOG.MBE is 1. The data in RX\_ECC\_SEC\_DATA is invalid and must not be used.

Using a 2-word data frame plus using the user data for the ECC is one possible implementation for ECC detection. Another option is to use a larger data frame and allocate one of the data words to be the ECC value.

### 27.3.9 Tag Matching

The FSI receiver core has the capability of generating an interrupt when the received data or ping frame's tag matches the reference tag in RX\_FRAME\_TAG\_CMP or RX\_PING\_TAG\_CMP, respectively.

Each tag compare register allows the user to not only select a reference tag (TAG\_REF) but also set up a mask (TAG\_MASK) to ignore specified bits in the reference tag. For tag matching to be enabled, the CMP\_EN bit must be set. When the tag compare is enabled and a successful match occurs, the PING\_TAG\_MATCH, the DATA\_TAG\_MATCH or the ERROR\_TAG\_MATCH in RX\_EVT\_ERR\_STATUS is set. The corresponding match register status can be cleared by writing to RX\_EVT\_ERR\_CLEAR. Also, if required to set the match register status in software, the user must do so by writing to the RX\_EVT\_ERR\_SET register.

The tag matching scheme is not a filtering scheme. Tag matching is only a notification scheme to alert the user when a specific tag is detected in a data or ping frame. Both RX\_INTR\_EVT\_CTRL\_1 and RX\_INTR\_EVT\_CTRL\_2 interrupts can be set up to generate an interrupt when a tag match event occurs.

Another feature used when tag matching is enabled is the broadcast feature. The broadcast feature can be enabled by setting the BRDCST\_EN in RX\_FRAME\_TAG\_CMP or RX\_PING\_TAG\_CMP. When broadcast mode is enabled, the third bit of the tag is treated as a broadcast bit. If the received tag has a third bit set, then the tag is treated as a match regardless of the other tag bit comparisons. Note that a match caused by TAG\_REF and TAG\_MASK is also considered a match.

Note that the tag matching scheme is not a filtering scheme. For example, if tag matching is enabled and a frame is received with a non-matching tag, the frame is still saved in the buffer and the corresponding event status bits (FRAME\_DONE, DATA\_FRAME\_RCVD) is set.

Tag matching is required in multi-peripheral TDM configurations as described in [Section 27.3.11](#); however, tag matching can also be used in single-peripheral configurations as needed.

### 27.3.10 User Data Filtering (UDATA Matching)

The FSI receiver core has the capability of filtering data frames and only receive packets when received data UDATA (user data) matches the reference UDATA in RX\_UDATA\_FILTER.

The UDATA filter compare register allows you to not only select a reference UDATA (UDATA\_REF) but also set up a mask (UDATA\_MASK) to ignore specified bits in the reference user data. For user data filtering to be enabled, the RX\_MAIN\_CTRL.DATA\_FILTER\_EN bit must be set. When the user data filtering is enabled, only a successful match allows the packet to be received in the FSIRX circular buffer and all non-matching packets are ignored.


The user data matching scheme is a filtering scheme.

User data filtering is used in multi-peripheral configurations as described in [Section 27.3.11](#); however, user data filtering can be used in single-peripheral configurations as needed.

### 27.3.11 TDM Configurations

The FSI module in this device supports multi-node TDM configurations, whereas a single main device can control multiple remote node devices. To use the FSI module in the multi-node TDM configuration described, the remote node device must utilize tag matching and user data filtering.

This multi-node TDM configuration is supported in the FSI module through time-division multiplexing. When TDM is enabled, each remote node device must also have tag matching enabled. [Figure 27-10](#) shows a scheme where a single main device is communicating with multiple remote node devices. All FSI receive modules in the remote node devices are directly connected to the main device transmit module. The transmit modules of the remote node devices are chained serially such that each transmit module is connected to the next remote node device and the last remote node device output connects to the main device receive module. Each remote node device decides, based on the received frame's tag, whether to transmit the data or to enter bypass mode where the previous remote node device transmit module directly connects to the next remote node device. This is done by using the FSI transmit module TDM\_IN.




**Figure 27-10. FSI Multi-Node TDM Configuration**

**Note**


FSI C and FSI D are not part of the TDM connections.

When an FSI transmitter module is used in TDM mode, TXCLK\_TDM\_IN, TXD0\_TDM\_IN and TXD1\_TDM\_IN pins are used if the transmitter is required to enter bypass mode. Figure 27-11 shows how the FSI module operates when in multi-node TDM mode.



**Figure 27-11. FSI Transmitter Multi-Node TDM Multiplexing**

The SEL\_TDM\_PATH signal is sourced from the CLB module. The CLB module also generates the transmit trigger for the FSI transmitter. The CLB module must be configured to decide when to generate the FSI transmit trigger based on the status of the data, ping, and frame tag match generated by the FSI receiver module. The FSITX module must be configured to transmit on an external trigger and the corresponding CLB trigger input must be selected. In a broadcast scenario (FSI tag match notifies all remote node devices that a match has occurred), the CLB module inside each remote node device generates a trigger and SEL\_TDM\_PATH signal. The main key here is that the trigger and the SEL\_TDM\_PATH signal must be generated at a different time interval in a non-overlapping manner. Figure 27-12 shows an example of FSI transmit triggers and the multi-node TDM SEL\_TDM\_PATH signals generated by the RX\_TRIGx signal or the CLB module of the remote node devices in a broadcast scenario.




**Figure 27-12. Generated Signals for FSI Multi-Node TDM Configuration**

The TXCLK\_TDM\_IN, TXD0\_TDM\_IN, and TXD1\_TDM\_IN for the FSI transmit modules available in this device are shown in Table 27-11.

**Table 27-11. FSI TDM Inputs**

FSI Transmit Module	TXCLK_TDM_IN	TXD0_TDM_IN	TXD1_TDM_IN
FSITXA	FSIRXB RXCLK	FSIRXB RXD0	FSIRXB RXD1
FSITXB	FSIRXA RXCLK	FSIRXA RXD0	FSIRXA RXD1

The FSI transmit modules are configured to use the external triggers generated by the CLB to initiate the transmission. Through appropriate configurations, the logic is designed to work assuming that only one TDM trigger is generated until the transmission is completed. In the case where there is another trigger before the current transmission is completed, an error is flagged in the TX\_EVT\_ERR\_STATUS register. Figure 27-13 shows the connections between CLB, FSITX, and FSIRX modules.



**Figure 27-13. FSI and CLB Multi-Node TDM Connections**

In Figure 27-10, the main device is connected to three remote node devices. The main device uses FSITXA to transmit frames to the three remote node devices. Each remote node device receives every frame, using the FSIRXA. The remote node devices are chained together using the FSITXA output and FSIRXB inputs (configured as FSITXA TDM input). When a remote node device receives a frame using the FSIRXA, the device checks the tag of the frame to see if the tag matches the specified reference value in the tag compare register. When a match does occur, the CLB module configures the FSITXA of the remote node device to select the local FSITXA outputs as the source for the output pins. However, if a match does not occur, the FSITXA of the remote node device is configured to enter bypass mode. There, the device selects the FSITXA TDM inputs (which is FSIRXB) to be passed on to the output pins.

In this case, when a frame is transmitted by the main device and the frame tag is matched only in one of the remote node devices, all other devices with non-matching tags enter the bypass mode to allow the main device to receive frames from the chosen remote node device.

### 27.3.12 FSI Trigger Generation

The RX\_TRIGx external trigger can be used to initiate FSITX transmission. RX\_TRIG0 must be used if TDM mode (multi-node configuration) is required. RX\_TRIG0 must be used as the trigger source for start of transmission while the programmable stretch width RX\_TRIG0 signal is used as the SEL\_TDM\_PATH signal (which decides whether the local FSITX is active or put in bypass mode).




Figure 27-14. RX\_TRIGx FSI Trigger

The signal source for the RX\_TRIGx signal is selected through the RX\_TRIG\_CTRL\_x.TRIG\_SEL bits, as listed in [Table 27-12](#).

Table 27-12. RX\_TRIGx Trigger Select Signals

RX_TRIG_CTRLx.TRIG_SEL	Selected Signal
0	Ping Packet Received
1	Data Packet Received
2	Error Packet Received
3	Ping Frame Tag Match Occurred
4	Data Frame Tag Match Occurred
5	Error Frame Tag Match Occurred
6	Frame Done
7	Reserved
8 to 15	Reserved

The RX\_TRIGx signals can optionally be delayed (this can be used in TDM scenarios) through the RX\_TRIG\_CTRL\_x.TRIG\_DLY.



### 27.3.13 FSI-SPI Compatibility Mode

The FSI supports a SPI compatibility mode. While the FSI can communicate with a standard SPI module, the FSI supports a limited configuration. The features of this compatibility mode are:

- Data transmits on rising edge and receive on falling edge of the clock.
- Only 16-bit word size is supported.
- TXD1 is driven like an active-low, chip-select signal. The signal is low for the duration for the full frame transmission.
- No receiver chip-select input is required. RXD1 is not used. Data is shifted into the receiver on every active clock edge.
- No preamble or postamble clocks are transmitted. All signals return to the IDLE state after the frame phase is finished.
- It is not possible to transmit in the SPI peripheral configuration because the FSI TXCLK cannot take an external clock source.

Table 27-13 lists the frame structure of the FSI-SPI compatibility mode. Each frame phase is present in this mode. If the FSI is transmitting to a standard SPI module, the SPI must decode the frame structure. Similarly, if the FSI is configured as a SPI peripheral, the standard SPI must encode the transmission to be sent.

**Table 27-13. FSI-SPI Compatibility Frame Structure**

Idle State	Start of Frame	Frame Type	User Data	Data Words	CRC byte <sup>(1)</sup>	Frame Tag	End of Frame	Idle State
	1001	4 bits	8 bits	1-16 words	8 bits	4 bits	0110	

(1) The CRC byte is present only in data frames.

Because of the requirement that the standard SPI module encodes the various frame data, this limits the type of modules that can be connected to the FSI in SPI mode. The paired SPI module must have enough functionality to encode and decode the frames.

If the FSI is transmitted to a standard 16-bit SPI, the data is arranged in the following manner. The example provided in Table 27-14 assumes a DATA\_2\_WORD frame has been sent.

**Table 27-14. Contents of Data Received by a Standard SPI**


SPI Data	Data Contents
SPI word 0	1001, 0100, 8-bit User Data
SPI word 1	Data word 1
SPI word 2	Data word 2
SPI word 3	8-bit CRC, 4-bit Frame Tag, 0110

**27.3.13.1 Available SPI Modes**

There are a few wiring schemes available for the FSI to use when communicating with an SPI module.

**27.3.13.1.1 FSITX as SPI Controller, Transmit Only**

The FSITX can operate as an independent SPI controller module. In this condition, TXCLK is connected to SPICLK, TXD0 is connected to SPIPICO, and TXD1 is connected to  $\overline{\text{SPIPTE}}$ , the chip select.



**Figure 27-15. FSITX as SPI Controller, Transmit Only**

When the FSI is an SPI transmitter, the application has the ability to check for frame errors, line breaks, CRC errors, and ECC checks on data. These are all encoded by hardware in every FSI frame. The SPI receiver requires some software to act upon this information.

**Table 27-15. FSI as Controller Transmitter, SPI as Peripheral Receiver**

Capability	Availability	Comment
Framing checks on the data frames	Yes	Can be implemented in software on the SPI receiver.
Ability to detect line breaks	Yes	Can be implemented in software on the SPI receiver but requires additional software overhead such as a timer or watchdog.
CRC check	Yes	Can be implemented in software on the SPI receiver. For devices that have VCRC, this is more efficient.
ECC on data	Yes	Can be implemented in software on the SPI receiver
Detection of abruptly terminated frames	No	
Double edge data rate	No	
Recovery from glitches on signal lines between frames	No	
Skew adjustment on signal lines	No	

**27.3.13.1.1.1 Initialization**


To configure the FSITX module to be an SPI controller for transmit only, proceed through the standard FSITX initialization procedure. Before releasing the FSITX from reset, set TX\_OPER\_CTRL\_LO.SPI\_MODE to 1. This enables the SPI clocking scheme and signaling structure.

**27.3.13.1.1.2 Operation**

The operation of the FSITX module in FSI-SPI Compatibility mode is the same as if the module is in standard FSI mode. The application can utilize the frame timer, ping frames, external frame triggers, and so on. Refer to [Section 27.3.2](#) for more information on each of these features.

### 27.3.13.1.2 FSIRX as SPI Peripheral, Receive Only

The FSIRX can operate as an independent SPI peripheral module. In this usage, RXCLK is connected to SPICLK and RXD0 is connected to SPIPICO. RXD1 is unused. There is no requirement for a chip select signal to be used when connected to the FSIRX. This is because the FSIRX responds to any incoming clock edge. If there is any noise or unwanted clock transitions, a flush sequence is required to resynchronize the FSIRX module with the controller.



**Figure 27-16. FSIRX as SPI Peripheral, Receive Only**

When the FSI is an SPI receiver communicating with an SPI transmitter, the application has the ability to detect frame errors, line breaks, CRC errors, ECC checks on data, as well as abruptly terminated frames. Note that the FSI can handle all of this in hardware, but the SPI transmitter must encode the information into the data to be transmitted.

**Table 27-16. SPI as Controller Transmitter, FSI as Peripheral Receiver**

Capability	Availability	Comment
Framing checks on the data frames	Yes	Standard on FSI
Ability to detect line breaks	Yes	Can be implemented in software on the SPI transmitter but requires the use of a timer or watchdog in the transmitting SPI device.
CRC check	Yes	Can be implemented in software on the SPI transmitter.
ECC on data	Yes	Can be implemented in software on the SPI transmitter.
Detection of abruptly terminated frames	Yes	This is accomplished with the FSI setting up the frame watchdog counter.
Double edge data rate	No	
Recovery from glitches on signal lines between frames	Yes	Whenever glitches occur on either the clock or data lines in between transmissions, the initial flush pattern of a frame discards the effects of these glitches and causes the receiver to resynchronize when the real "start-of-frame" pattern is seen. So, the ability to reject glitches in between frames is very high.
Skew adjustment on signal lines	Yes	The FSI receiver has the ability to add delays to the incoming signal lines.

#### 27.3.13.1.2.1 Initialization

To configure the FSIRX module to be an SPI peripheral for receiving only, proceed through the standard FSIRX initialization procedure. Before releasing the FSIRX from reset, set `RX_OPER_CTRL.SPI_MODE` to 1. This enables the SPI clocking scheme and signaling structure.

#### 27.3.13.1.2.2 Operation

The operation of the FSIRX module in FSI-SPI compatibility mode is the same as if the module is in standard FSI mode. The application can utilize the Frame and Ping Watchdogs, CRC and ECC checks, and so on. Refer to [Section 27.3.3](#) for more information on each of these features.

### 27.3.13.1.3 FSITX and FSIRX Emulating a Full Duplex SPI Controller

In this configuration, the FSITX is the controller clock. The FSITX module drives TXCLK (SPICLK), TXD0 (SPIPICO), and TXD1 (SPISTE/chip select) to the SPI peripheral. The SPIPOCI signal is connected back to the RXD0 signal. RXCLK can be applied either using the internal SPI pairing feature or externally wired, depending on the application requirements. Since the FSITX and RX modules are independent, the FSIRX can also be thought of as an additional SPI peripheral. Some software logic is required for the FSI to emulate an SPI controller fully.




Figure 27-17. FSITX and FSIRX as SPI Controller, Full Duplex

#### 27.3.13.1.3.1 Initialization

To configure both FSITX and RX modules for full duplex SPI controller operation, follow the initialization instructions for each module described in the preceding sections. Both FSITX and RX modules must set the respective SPI\_MODE bits. This enables the SPI clocking scheme and signaling structures.

If internal clock loopback is desired, the FSIRX module must also set RX\_MAIN\_CTRL.SPI\_PAIRING to 1. This internally connects TXCLK to RXCLK. If using internal clock loopback, the GPIO used for RXCLK can be reallocated to other application requirements.

If the application requires an external clock loopback, make sure that TXCLK is connected to RXCLK. This is required if the SPI peripheral is across an isolation barrier and there is latency between TXCLK being launched and SPIPOCI data being received on RXD0.

#### 27.3.13.1.3.2 Operation

In this mode of operation, some higher level software must be written to emulate a full SPI controller module. There is no path for the transmit module to determine what the receive module received. Both the TX and RX modules are still able to utilize the various other features available, such as the ping frame timer, ping frame and frame watchdogs, CRC and ECC error checkers, and so on. The procedure for configuring these features is described elsewhere in this document.

## 27.4 FSI Programming Guide


This section describes various operational sequences and features for the FSI.

### 27.4.1 Establishing the Communication Link

Once the transmitter and receiver modules have been configured, some synchronization must occur before the modules exchange data. Since the receiver accepts data on any clock transition, the receiver core logic must be flushed to properly interpret the start of a new, valid frame. This is especially true when the FSI modules reside on separate devices and are possibly isolated.

The following example provides a suggested approach for establishing a clean communication link on two separate devices that power up in an arbitrary order. Note that this is only a sample synchronization. Depending on application requirements, a different approach can be followed. The single, most important aspect of synchronization is to make sure that the receiver is properly flushed and ready to receive a complete frame without error. How to achieve this is up to the application.

Figure 27-18 shows the connection of the devices in this example. While there is no true concept of a main device or a remote device node in the FSI protocol, the example uses this nomenclature as a simple way to describe the data flow.



**Figure 27-18. Point to Point Connection**

Device 1 is the main node; it is the driver of the initialization sequence. Device 2 is the remote node; it responds to the main device commands. In this example, as well as in a real world use-case, neither the main device nor the remote device knows precisely when the other is ready to receive communication.

Sample sequences for both the main device and remote device are provided in the following subsections.

#### 27.4.1.1 Establishing the Communication Link from the Main Device

The following sequence is an example of how the main device node establishes the communication link with the remote device without external signals outside of the standard communication link.

1. Assert the core reset to both the FSITX and FSIRX modules, and then deassert the resets.
2. Configure the transmitter and receiver for desired operation.
3. Set up the receiver interrupts to detect an incoming transmission.
4. Begin the ping loop:
  - Send the flush sequence.
  - Send a ping frame with the frame tag 0000.
  - Wait for some time. (determined by application)
  - If the FSIRX has received a valid ping frame, continue; else, iterate the loop again.
  - If the received ping frame tag was 0001, continue; else, iterate the loop again.
5. Send a ping frame with the frame tag 0001.

At this point, both the main transmit and receive channels have successfully received a frame from the remote counterparts. The link has been established and standard application communication can begin.

#### 27.4.1.2 Establishing the Communication Link from the Remote Device

The following sequence is an example of how the remote device node establishes the communication link with the main device without external signals outside of the standard communication link.

1. Apply the core reset to both the FSITX and FSIRX modules, and then release the reset.
2. Configure the transmitter and receiver for desired operation.
3. Set up the receiver interrupts to detect an incoming transmission.
4. Wait for a receiver interrupt.
5. If the FSIRX has received a valid ping frame, continue; else, return to step 4.
6. If the received frame tag was 0000, continue; else, discard the transmission and return to step 4.
7. Send the flush sequence.
8. Send a ping frame with the frame tag 0001.
9. Wait for a receiver interrupt.
10. If the FSIRX has received a valid ping frame, continue; else, return to step 4.
11. If the received ping frame tag was 0001, continue; else, if the received frame tag was 0000, return to step 9.  
This can happen if a second ping frame was already in transit before receiving the remote device response in step 8.

At this point, both the transmit and receive modules have successfully received ping frames from the main counterparts. The link has been established and regular communication can now proceed. The application can configure periodic ping frames from the transmitter, initialize the receiver ping and frame watchdogs, and begin the communication required by the application.

### 27.4.2 Register Protection

Both the FSITX and FSIRX modules contain control registers that have embedded write protection. This is accomplished through EALLOW, register keys, and a main register lock. These protections make sure that no spurious writes or unintentional modifications to these registers are accepted. For the list of registers with write protections available and the register and bit descriptions, refer to the *FSI Registers* section..

#### EALLOW Protection

EALLOW is a device-level register protection, refer to the *EALLOW Protection* section of the *System Control and Interrupts* chapter for more information on EALLOW. For those registers with EALLOW protection, the EALLOW bit is set before modifying the register. The application then clears the EALLOW bit to re-enable the write protection when access to EALLOW-protected registers are complete.

#### Register Key Protection

In addition to EALLOW, some bits in the FSI registers are protected by a key. To write to these bits, the key must be written at the same time. For example, to put the transmitter core into reset, TX\_MAIN\_CTRL.CORE\_RST must be set. To do this, write 0xA501 to TX\_MAIN\_CTRL, where 0xA500 is the KEY value, and 0x0001 is the CORE\_RST value. Refer to the *Registers* section for more information on which registers have write keys added.

#### Control Register Lock Protection

There also exists a main lock to prevent any modifications to the control registers. There is an independent lock for each FSI module. For the list of registers that are protected by this control register lock, refer to the *Registers* section. The control register lock prevents any writes to the control registers until the lock is released. To set the control register lock, write 0xA501 to RX\_LOCK\_CTRL and TX\_LOCK\_CTRL for the receiver and transmitter, respectively.

The control register lock cannot be disabled by the application until a SYSRSn has been asserted. This can occur at the device level, or by writing to the appropriate peripheral soft reset register (DEV\_CFG\_REGS.SOFTPRESx) for the FSI module. Refer to [Section 27.3.2.7](#) for more information on SYSRSn.

### 27.4.3 Emulation Mode

There is no specific emulation mode or configuration supported. The FSI cores are always in free running mode. CPU halts do not have any effect on the operation of the FSI. Reads of registers and data buffers by the debugger do not affect any flags or status of the data buffers.

If you want to stop the operation of either FSI module when the debugger halts, the following steps are required:

1. Set the debugger to real-time emulation mode.
2. Mark the FSI interrupt group as a time-critical interrupt. That is, enable the corresponding bit in the DBGIER register.
3. The ISR can check the DSTAT register and to determine if the ISR was called when the debugger was halted.
4. FSI operations can be disabled and the ISR can branch to a debug-specific halt location.

## 27.5 Software

### 27.5.1 FSI Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/fsi

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 27.5.1.1 FSI Loopback:CPU Control - SINGLE\_CORE

FILE: fsi\_ex1\_loopback\_cpucontrol.c

Example sets up infinite data frame transfers where trigger happens through *CPU*. Automatic(Hw triggered) Ping frame transmission is also setup along with data.

User can edit some of configuration parameters as per usecase. These are as below. Default values can be referred in code where these globals are defined

- *txUserData* - User data to be sent with Data frame
- *txDataFrameTag* - Frame tag used for Data transfers
- *txPingFrameTag* - Frame tag used for Ping transfers

For any errors during transfers i.e. *error* events such as Frame Overrun, Underrun, Watchdog timeout and CRC/EOF/TYPE errors, execution will stop immediately and status variables can be looked into for more details. Execution will also stop for any mismatch between received data and sent ones and also if transfers takes unusually long time(detected through software counters - txTimeOutCntr and rxTimeOutCntr)

#### External Connections

- None.

#### Watch Variables

- *dataFrameCntr* Number of Data frame transfered
- *error* Non zero for transmit/receive data mismatch

#### 27.5.1.2 FSI data transfers upon CPU Timer event - SINGLE\_CORE

FILE: fsi\_ex2\_periodic\_frame.c

Example sets up infinite data frame transfers where trigger comes from ISR handling the periodic CPU Timer event. Automatic(Hw triggered) Ping frame transmission is also setup along with data.

CPU Timer0 is chosen for setting up periodic timer events. User can choose any other Timer-1/Timer-2 as well.

Automatic(Hw triggered) Ping frame transmission is also setup along with data.

If there are any comparison failures during transfers or any of error event occurs, execution will stop.

#### External Connections

- None

#### Watch Variables

- *dataFrameCntr* Number of Data frame transfered
- *error* Non zero for transmit/receive data mismatch



## 27.6 FSI Registers

This section describes the Fast Serial Interface Registers. The FSI module contains two distinct sets of registers. One for the FSI receiver and one for the FSI transmitter.

### 27.6.1 FSI Base Address Table

**Table 27-17. FSI Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
FsiTxaRegs	<a href="#">FSI_TX_REGS</a>	FSITXA_BASE	0x0000_6600	YES	YES	YES	YES	YES	YES
FsiRxaRegs	<a href="#">FSI_RX_REGS</a>	FSIRXA_BASE	0x0000_6680	YES	YES	YES	YES	YES	YES
FsiTxbRegs	<a href="#">FSI_TX_REGS</a>	FSITXB_BASE	0x0000_6700	YES	YES	YES	YES	YES	YES
FsiRxbRegs	<a href="#">FSI_RX_REGS</a>	FSIRXB_BASE	0x0000_6780	YES	YES	YES	YES	YES	YES
FsiRxcRegs	<a href="#">FSI_RX_REGS</a>	FSIRXC_BASE	0x0000_6880	YES	YES	YES	YES	YES	YES
FsiRxdRegs	<a href="#">FSI_RX_REGS</a>	FSIRXD_BASE	0x0000_6980	YES	YES	YES	YES	YES	YES

## 27.6.2 FSI\_TX\_REGS Registers

Table 27-18 lists the memory-mapped registers for the FSI\_TX\_REGS registers. All register offset addresses not listed in Table 27-18 should be considered as reserved locations and the register contents should not be modified.

**Table 27-18. FSI\_TX\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	TX_MAIN_CTRL	Transmit main control register	EALLOW	<a href="#">Go</a>
2h	TX_CLK_CTRL	Transmit clock control register	EALLOW and LOCK	<a href="#">Go</a>
4h	TX_OPER_CTRL_LO	Transmit operation control register low	EALLOW and LOCK	<a href="#">Go</a>
5h	TX_OPER_CTRL_HI	Transmit operation control register high	EALLOW and LOCK	<a href="#">Go</a>
6h	TX_FRAME_CTRL	Transmit frame control register		<a href="#">Go</a>
7h	TX_FRAME_TAG_UDATA	Transmit frame tag and user data register		<a href="#">Go</a>
8h	TX_BUF_PTR_LOAD	Transmit buffer pointer control load register	EALLOW	<a href="#">Go</a>
9h	TX_BUF_PTR_STS	Transmit buffer pointer control status register		<a href="#">Go</a>
Ah	TX_PING_CTRL	Transmit ping control register	EALLOW and LOCK	<a href="#">Go</a>
Bh	TX_PING_TAG	Transmit ping tag register		<a href="#">Go</a>
Ch	TX_PING_TO_REF	Transmit ping timeout counter reference	EALLOW and LOCK	<a href="#">Go</a>
Eh	TX_PING_TO_CNT	Transmit ping timeout current count		<a href="#">Go</a>
10h	TX_INT_CTRL	Transmit interrupt event control register	EALLOW and LOCK	<a href="#">Go</a>
11h	TX_DMA_CTRL	Transmit DMA event control register	EALLOW and LOCK	<a href="#">Go</a>
12h	TX_LOCK_CTRL	Transmit lock control register	EALLOW and LOCK	<a href="#">Go</a>
14h	TX_EVT_STS	Transmit event and error status flag register		<a href="#">Go</a>
16h	TX_EVT_CLR	Transmit event and error clear register	EALLOW	<a href="#">Go</a>
17h	TX_EVT_FRC	Transmit event and error flag force register	EALLOW	<a href="#">Go</a>
18h	TX_USER_CRC	Transmit user-defined CRC register		<a href="#">Go</a>
20h	TX_ECC_DATA	Transmit ECC data register		<a href="#">Go</a>
22h	TX_ECC_VAL	Transmit ECC value register		<a href="#">Go</a>
24h	TX_DLYLINE_CTRL	Transmit delay Line control register	EALLOW and LOCK	<a href="#">Go</a>
40h + formula	TX_BUF_BASE_y	Base address for transmit buffer		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 27-19 shows the codes that are used for access types in this section.

**Table 27-19. FSI\_TX\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		

**Table 27-19. FSI\_TX\_REGS Access Type Codes (continued)**

Access Type	Code	Description
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 27.6.2.1 TX\_MAIN\_CTRL Register (Offset = 0h) [Reset = 0000h]

TX\_MAIN\_CTRL is shown in [Figure 27-19](#) and described in [Table 27-20](#).

Return to the [Summary Table](#).

Transmit main control register

**Figure 27-19. TX\_MAIN\_CTRL Register**

15	14	13	12	11	10	9	8
KEY							
W-0h							
7	6	5	4	3	2	1	0
RESERVED						FLUSH	CORE_RST
R-0h						R/W-0h	R/W-0h

**Table 27-20. TX\_MAIN\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	KEY	W	0h	Write Key In order to write to any bit in this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every change to this register. Reset type: SYSRSn
7-2	RESERVED	R	0h	Reserved
1	FLUSH	R/W	0h	Flush Operation Start bit This bit will cause the transmitter to initiate a flush pattern of a single toggle on the TXD0 and TXD1 followed by five full cycles of TXCLK. This bit should be written only when the CORE_RST bit is 0 and the clock to the Transmitter core is turned on. 0h (R/W) = Clear this bit. 1h (R/W) = Setting this bit will initiate flush sequence. To properly execute a flush sequence, Set FLUSH to 1, wait for five TXCLK cycles then clear FLUSH to 0. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. The software must keep this bit set to 1 for at least five TXCLK cycles before setting it back to 0. Reset type: SYSRSn
0	CORE_RST	R/W	0h	Transmitter Main Core Reset bit This bit controls the transmitter main core reset. In order to send any frame, this bit must be cleared. 0h (R/W) = Transmitter core is not in reset and can transmit frames. 1h (R/W) = Transmitter core is held in reset. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. Reset type: SYSRSn

### 27.6.2.2 TX\_CLK\_CTRL Register (Offset = 2h) [Reset = 0000h]

TX\_CLK\_CTRL is shown in [Figure 27-20](#) and described in [Table 27-21](#).

Return to the [Summary Table](#).

Transmit clock control register

**Figure 27-20. TX\_CLK\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED						PRESCALE_VAL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
PRESCALE_VAL						CLK_EN	CLK_RST
R/W-0h						R/W-0h	R/W-0h

**Table 27-21. TX\_CLK\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-2	PRESCALE_VAL	R/W	0h	<p>Clock Divider Prescale Value</p> <p>The input clock is divided by this 8-bit value and fed into the transmitter core. This divided clock is the rate at which TXCLK will operate.</p> <p>0h (R/W) = Reserved</p> <p>1h (R/W) = Input clock / 1</p> <p>2h (R/W) = Input clock / 2</p> <p>3h (R/W) = Input clock / 3</p> <p>4h (R/W) = Input clock / 4</p> <p>...</p> <p>FFh (R/W) = Input clock / 255</p> <p>TXCLKIN = Input clock / PRESCALE_VAL</p> <p>In FSI mode: TXCLK = TXCLKIN / 2</p> <p>In SPI mode: TXCLK = TXCLKIN</p> <p>Reset type: SYSRSn</p>
1	CLK_EN	R/W	0h	<p>Clock Divider Enable bit</p> <p>This bit will enable and disable the input clock divider and start the clock to the transmitter core.</p> <p>0h (R/W) = The input clock divider is not enabled and the clock is not connected to the transmitter core.</p> <p>1h (R/W) = The input clock to the transmitter core is being divided by the PRESCALE_VAL and enabled.</p> <p>Reset type: SYSRSn</p>
0	CLK_RST	R/W	0h	<p>Clock Divider Reset bit</p> <p>This bit will reset the clock counter in the clock divider.</p> <p>0h (R/W) = The clock divider is set based on the value in PRESCALE_VAL. The input clock will be divided by PRESCALE_VAL if CLK_EN is set.</p> <p>1h (R/W) = The clock divider will be reset to 0 and will stay reset until software writes a 0 to this bit.</p> <p>Reset type: SYSRSn</p>

### 27.6.2.3 TX\_OPER\_CTRL\_LO Register (Offset = 4h) [Reset = 0000h]

TX\_OPER\_CTRL\_LO is shown in [Figure 27-21](#) and described in [Table 27-22](#).

Return to the [Summary Table](#).

Transmit operation control register low

**Figure 27-21. TX\_OPER\_CTRL\_LO Register**

15	14	13	12	11	10	9	8
RESERVED					SEL_TDM_IN	TDM_ENABLE	SEL_PLLCLK
R-0h					R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
PING_TO_MODE	SW_CRC	START_MODE			SPI_MODE	DATA_WIDTH	
R/W-0h	R/W-0h	R/W-0h			R/W-0h	R/W-0h	

**Table 27-22. TX\_OPER\_CTRL\_LO Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10	SEL_TDM_IN	R/W	0h	Input TDM port Select bit This bit selects the input port for the transmitter core between the TDM input pins or the RX module. When this bit is '0', the inputs selected for TDM are from the TDM input pins. When this bit is '1', then inputs selected for TDM are from the RX module. Reset type: SYSRSn
9	TDM_ENABLE	R/W	0h	Transmit TDM Mode Enable bit. This bit enables the TDM Mode for multi-remote TDM operation. 0h (R/W) Transmit TDM Mode is not enabled. 1h (R/W) Transmit TDM Mode is enabled. Reset type: SYSRSn
8	SEL_PLLCLK	R/W	0h	Input Clock Select bit This bit selects the input clock source for the transmitter core. 0h (R/W) = SYSCLK is the source of the transmitter clock into the clock prescaler. 1h (R/W) = PLLRAWCLK is the source of the transmitter core clock into the clock prescaler. Reset type: SYSRSn
7	PING_TO_MODE	R/W	0h	Ping Counter Reset Mode Select bit This bit selects when the ping counter will reset. 0h (R/W) = The ping counter will reset and restart only on hardware initiated ping frames, when ping counter has timed out. 1h (R/W) = The ping counter will reset and restart on any software initiated frame as well as a ping counter timeout Reset type: SYSRSn
6	SW_CRC	R/W	0h	CRC Source Select bit This bit selects the source of the CRC value that is transmitted. 0h (R/W) = The transmitted CRC value is computed by hardware. 1h (R/W) = The transmitted CRC value is sourced from the value programmed in the TX_USER_CRC register. Reset type: SYSRSn

**Table 27-22. TX\_OPER\_CTRL\_LO Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5-3	START_MODE	R/W	0h	<p>Transmission Start Mode Select bit</p> <p>These bits select the method by which a new frame transmission is started.</p> <p>0h (R/W) = Only a software write to TX_FRAME_CTRL.START initiate a new transmission.</p> <p>1h (R/W) = The configured external trigger will initiate a new transmission.</p> <p>2h (R/W) = Either writing to TX_FRAME_CTRL.START or the TX_FRAME_TAG_UDATA register will initiate a new transmission. All other combinations of bits are illegal and reserved for future use.</p> <p>Reset type: SYSRSn</p>
2	SPI_MODE	R/W	0h	<p>SPI Mode Select bit</p> <p>This bit enables and disables SPI compatibility mode.</p> <p>0h (R/W) = FSI is in normal mode of operation.</p> <p>1h (R/W) = FSI is operating in SPI compatibility mode.</p> <p>Reset type: SYSRSn</p>
1-0	DATA_WIDTH	R/W	0h	<p>Transmit Data Width Select bits</p> <p>These bits define the number of data lines used by the transmitter.</p> <p>0h (R/W) = Data will be transmitted on one data line (TXD0)</p> <p>1h (R/W) = Data will be transmitted on two data lines (TXD0 and TXD1). The format of the data is described in the preceding chapter.</p> <p>2h, 3h (R/W) = Reserved</p> <p>Reset type: SYSRSn</p>

### 27.6.2.4 TX\_OPER\_CTRL\_HI Register (Offset = 5h) [Reset = 0000h]

TX\_OPER\_CTRL\_HI is shown in [Figure 27-22](#) and described in [Table 27-23](#).

Return to the [Summary Table](#).

Transmit operation control register high

**Figure 27-22. TX\_OPER\_CTRL\_HI Register**

15	14	13	12	11	10	9	8
RESERVED			EXT_TRIG_SEL				
R-0h			R/W-0h				
7	6	5	4	3	2	1	0
EXT_TRIG_SE L	ECC_SEL	FORCE_ERR	RESERVED				
R/W-0h	R/W-0h	R/W-0h	R-0h				

**Table 27-23. TX\_OPER\_CTRL\_HI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13-7	EXT_TRIG_SEL	R/W	0h	External Trigger Select bit These bits define which of the 128 external inputs will be used as the source for the external input trigger. 00h (R/W) = Trigger 1 is the source. 01h (R/W) = Trigger 2 is the source. 02h (R/W) = Trigger 3 is the source. ... 7Fh (R/W) = Trigger 128 is the source. Reset type: SYSRSn
6	ECC_SEL	R/W	0h	ECC Data Width Select bit This bit selects between 16-bit and 32-bit ECC computation. 0h (R/W) = 32-bit ECC is used. 1h (R/W) = 16-bit ECC is used. Reset type: SYSRSn
5	FORCE_ERR	R/W	0h	Error Frame Force bit This bit will force the the CRC value of the transmitted data frame to 0 whenever there is a buffer overrun or underrun condition. This can be used to force a corrupted CRC as the data is not guaranteed to be reliable. The receiver will treat the data as invalid and can handle this as needed. Note: DO NOT use FORCE_ERR if using the SW CRC mode (FSI Transmit). 0h (R/W) = The CRC will not be forced to 0. 1h (R/W) = The CRC will be forced to 0 in a buffer overrun or underrun condition. Reset type: SYSRSn
4-0	RESERVED	R	0h	Reserved



### 27.6.2.5 TX\_FRAME\_CTRL Register (Offset = 6h) [Reset = 0000h]

TX\_FRAME\_CTRL is shown in [Figure 27-23](#) and described in [Table 27-24](#).

Return to the [Summary Table](#).

Transmit frame control register

**Figure 27-23. TX\_FRAME\_CTRL Register**

15	14	13	12	11	10	9	8
START	RESERVED						
R/W-0h				R-0h			
7	6	5	4	3	2	1	0
N_WORDS				FRAME_TYPE			
R/W-0h				R/W-0h			

**Table 27-24. TX\_FRAME\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	START	R/W	0h	Start Transmission bit This bit will cause the FSI to start transmitting the next frame. 0h (R/W) = Writing a 0 to this bit will have no effect. 1h (R/W) = Start the next transmission. This bit will be cleared by hardware. Reset type: SYSRSn
14-8	RESERVED	R	0h	Reserved
7-4	N_WORDS	R/W	0h	Number of Words to be Transmitted This field defines the number of words which will be transmitted in a DATA_N_WORD frame. This is a user-defined field that must match the corresponding field in the receiver. Set this bitfield to be one less than the number of words to be transmitted. 0h (R/W) = 1 data word frame (16-bit data). 1h (R/W) = 2 data word frame (32-bit data). .. Fh (R/W) = 16 data word frame (256-bit data). Reset type: SYSRSn
3-0	FRAME_TYPE	R/W	0h	Transmit Frame Type This field determines the type of frame that will be transmitted next. 0000b (R/W) = Ping Frame. This frame can be sent either by software or automatically by hardware. 0100b (R/W) = DATA_1_WORD Frame. One word data frame (16-bit data). 0101b (R/W) = DATA_2_WORD Frame. Two word data frame (32-bit data). 0110b (R/W) = DATA_4_WORD Frame. Four word data frame (64-bit data). 0111b (R/W) = DATA_6_WORD Frame. Six word data frame (96-bit data). 0011b (R/W) = DATA_N_WORD Frame. The N_WORDS field will determine the number of words (1 to 16) to be sent. Both the transmitter and receiver must have the same value programmed. 1111b (R/W) = Error Frame. This frame can be used during error conditions or any condition where the transmitter wants to notify the receiver of a high priority status. However, the user software is at liberty to use this for any purpose. 0001b, 0010b, and 1000b through 1110b are Reserved and should not be used. Reset type: SYSRSn

### 27.6.2.6 TX\_FRAME\_TAG\_UDATA Register (Offset = 7h) [Reset = 0000h]

TX\_FRAME\_TAG\_UDATA is shown in [Figure 27-24](#) and described in [Table 27-25](#).

Return to the [Summary Table](#).

Transmit frame tag and user data register

**Figure 27-24. TX\_FRAME\_TAG\_UDATA Register**

15	14	13	12	11	10	9	8
USER_DATA							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED				FRAME_TAG			
R-0h				R/W-0h			

**Table 27-25. TX\_FRAME\_TAG\_UDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	USER_DATA	R/W	0h	User Data bits This is a user-defined value that will be loaded into the the user data phase of the frame. This 8-bit value can be used by the receiver for any application need. This value will not impact any hardware behavior. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3-0	FRAME_TAG	R/W	0h	This will be used only for software initiated transmissions. Frame tag bits This is a user-defined value that will be loaded into the frame tag phase of the next transmission. The receiver may use the frame tag for any application need. This value will not impact any hardware behavior For external triggers do not use this register. Use the TX_PING_TAG register instead. Reset type: SYSRSn

### 27.6.2.7 TX\_BUF\_PTR\_LOAD Register (Offset = 8h) [Reset = 0000h]

TX\_BUF\_PTR\_LOAD is shown in [Figure 27-25](#) and described in [Table 27-26](#).

Return to the [Summary Table](#).

Transmit buffer pointer control load register

**Figure 27-25. TX\_BUF\_PTR\_LOAD Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				BUF_PTR_LOAD			
R-0h				R/W-0h			

**Table 27-26. TX\_BUF\_PTR\_LOAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	BUF_PTR_LOAD	R/W	0h	Buffer Pointer Load bits These bits are used to force the transmit buffer pointer to a desired index within the transmit buffer. The next transmission will begin picking data from this index and increment appropriately. This value will be reflected in TX_BUF_PTR_STS only after a minimum 3 SYSCLK cycles + 3 TXCLK cycles. This value should not be written while there is an active transmission as it may corrupt the ongoing frame or other undefined behavior. Reset type: SYSRSn

### 27.6.2.8 TX\_BUF\_PTR\_STS Register (Offset = 9h) [Reset = 0000h]

TX\_BUF\_PTR\_STS is shown in [Figure 27-26](#) and described in [Table 27-27](#).

Return to the [Summary Table](#).

Transmit buffer pointer control status register

**Figure 27-26. TX\_BUF\_PTR\_STS Register**

15	14	13	12	11	10	9	8
RESERVED				CURR_WORD_CNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED				CURR_BUF_PTR			
R-0h				R-0h			

**Table 27-27. TX\_BUF\_PTR\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-8	CURR_WORD_CNT	R	0h	Words Remaining in the transmit buffer This value indicates the number of words present in the data buffer which have not yet been transmitted. This value is only valid when there is no active transmission. Note: This value will not be valid if there is a buffer overrun or underrun condition. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3-0	CURR_BUF_PTR	R	0h	Current Buffer Pointer Index This bitfield will show the current index of the buffer pointer. This value is only valid when there is no active transmission. Reset type: SYSRSn

### 27.6.2.9 TX\_PING\_CTRL Register (Offset = Ah) [Reset = 0000h]

TX\_PING\_CTRL is shown in [Figure 27-27](#) and described in [Table 27-28](#).

Return to the [Summary Table](#).

Transmit ping control register

**Figure 27-27. TX\_PING\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED						EXT_TRIG_SEL	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
EXT_TRIG_SEL				EXT_TRIG_EN	TIMER_EN	CNT_RST	
R/W-0h				R/W-0h	R/W-0h	R/W-0h	

**Table 27-28. TX\_PING\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-3	EXT_TRIG_SEL	R/W	0h	External Trigger Select bits This bitfield will select one of the 128 external trigger inputs to as the source to generate a ping frame. A ping frame will only be generated if the EXT_TRIG_EN bit is set. 0h (R/W) = Trigger 1 will be used to generate a ping frame. 1h (R/W) = Trigger 2 will be used to generate a ping frame. .. 7Fh (R/W) = Trigger 128 will be used to generate a ping frame. Reset type: SYSRSn
2	EXT_TRIG_EN	R/W	0h	External Trigger Enable bit This bit will allow the external trigger logic to generate a ping frame. 0h (R/W) = External triggers will not be used to generate ping frames. 1h (R/W) = The selected external trigger (selected by EXT_TRIG_SEL bits) will be able to generate a ping frame. The ping timer will be ignored if this bit is set. Reset type: SYSRSn
1	TIMER_EN	R/W	0h	Ping Timer Enable bit This bit will enable the ping timer for generating periodic ping frames. 0h (R/W) = The ping timer is disabled and will not generate ping frames. 1h (R/W) = The ping timer is enabled and can be used to generate ping frames. Once the timer count reaches the value set by the TX_PING_TO_REF register, it will initiate a ping frame transmission. Note: If the ping timer is used, EXT_TRIG_EN should not be set as it will override this function. Reset type: SYSRSn
0	CNT_RST	R/W	0h	Ping Counter Reset bit Writing a 1 to this bit will reset the ping counter to 0. The counter will stay in reset as long as this bit is set to 1. This bit needs to be cleared to 0 to use the counter. 0h (R/W) = Clear the CNT_RST. 1h (R/W) = The ping counter will be reset to 0. Reset type: SYSRSn

### 27.6.2.10 TX\_PING\_TAG Register (Offset = Bh) [Reset = 0000h]

TX\_PING\_TAG is shown in [Figure 27-28](#) and described in [Table 27-29](#).

Return to the [Summary Table](#).

Transmit ping tag register

**Figure 27-28. TX\_PING\_TAG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				TAG			
R-0h				R/W-0h			

**Table 27-29. TX\_PING\_TAG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	TAG	R/W	0h	Ping Frame Tag This field contains a 4-bit tag which will be sent in any ping frame that is initiated by an external trigger or the ping timer. This field is user-defined and can be set based on the application requirement. If a ping frame is generated manually, the transmitted tag will be from TX_FRAME_TAG_UDATA.FRAME_TAG, not this value. Reset type: SYSRSn

### 27.6.2.11 TX\_PING\_TO\_REF Register (Offset = Ch) [Reset = 0000000h]

TX\_PING\_TO\_REF is shown in [Figure 27-29](#) and described in [Table 27-30](#).

Return to the [Summary Table](#).

Transmit ping timeout counter reference

**Figure 27-29. TX\_PING\_TO\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TO_REF																															
R/W-0h																															

**Table 27-30. TX\_PING\_TO\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TO_REF	R/W	0h	Ping Timer Reference Value. This is the 32-bit reference value for the ping timer. The timer will increment the counter starting from 0. When the reference value is reached, it will generate a timeout event, triggering a ping frame transmission. The counter will then reset to 0 and continue counting. Reset type: SYSRSn

**27.6.2.12 TX\_PING\_TO\_CNT Register (Offset = Eh) [Reset = 0000000h]**

TX\_PING\_TO\_CNT is shown in [Figure 27-30](#) and described in [Table 27-31](#).

Return to the [Summary Table](#).

Transmit ping timeout current count

**Figure 27-30. TX\_PING\_TO\_CNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TO_CNT																															
R-0h																															

**Table 27-31. TX\_PING\_TO\_CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TO_CNT	R	0h	Ping Timer Counter Value This register contains the current value of the ping timer counter. After reset, this counter will increment until it reaches the reference value (TX_PING_TO_REF), at which point it generates a ping frame transmission. After this point, the counter will reset to 0 and continue counting. This is a free-running counter Reset type: SYSRSn



### 27.6.2.13 TX\_INT\_CTRL Register (Offset = 10h) [Reset = 0000h]

TX\_INT\_CTRL is shown in [Figure 27-31](#) and described in [Table 27-32](#).

Return to the [Summary Table](#).

Transmit interrupt event control register

**Figure 27-31. TX\_INT\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED				INT2_EN_PING_TO	INT2_EN_BUF_OVERRUN	INT2_EN_BUF_UNDERRUN	INT2_EN_FRAME_DONE
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED				INT1_EN_PING_TO	INT1_EN_BUF_OVERRUN	INT1_EN_BUF_UNDERRUN	INT1_EN_FRAME_DONE
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 27-32. TX\_INT\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	INT2_EN_PING_TO	R/W	0h	Enable PING Timer Interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT2. 1h (R/W) = The ping timer event will trigger an interrupt on TX_INT2. Reset type: SYSRSn
10	INT2_EN_BUF_OVERRUN	R/W	0h	Enable Buffer Overrun Interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT2. 1h (R/W) = A Buffer Overrun condition will trigger an interrupt on TX_INT2. Reset type: SYSRSn
9	INT2_EN_BUF_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT2. 1h (R/W) = A Buffer Underrun condition will trigger an interrupt on TX_INT2. Reset type: SYSRSn
8	INT2_EN_FRAME_DONE	R/W	0h	Enable Frame Done interrupt to INT2 This bit allows the event to generate an interrupt on the INT2 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT2. 1h (R/W) = A Frame Done event will trigger an interrupt on TX_INT2. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3	INT1_EN_PING_TO	R/W	0h	Enable Ping Timer Interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT1. 1h (R/W) = The ping timer event will trigger an interrupt on TX_INT1. Reset type: SYSRSn
2	INT1_EN_BUF_OVERRUN	R/W	0h	Enable Buffer Overrun Interrupt to INT1 This bit allows the event to generate an interrupt on the INT1 line. 0h (R/W) = This event will not trigger an interrupt on TX_INT1. 1h (R/W) = A Buffer Overrun condition will trigger an interrupt on TX_INT1. Reset type: SYSRSn

**Table 27-32. TX\_INT\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	INT1_EN_BUF_UNDERRUN	R/W	0h	<p>Enable Buffer Underrun Interrupt to INT1</p> <p>This bit allows the event to generate an interrupt on the INT1 line.</p> <p>0h (R/W) = This event will not trigger an interrupt on TX_INT1.</p> <p>1h (R/W) = A Buffer Underrun condition will trigger an interrupt on TX_INT1.</p> <p>Reset type: SYSRSn</p>
0	INT1_EN_FRAME_DONE	R/W	0h	<p>Enable Frame Done interrupt to INT1</p> <p>This bit allows the event to generate an interrupt on the INT1 line.</p> <p>0h (R/W) = This event will not trigger an interrupt on TX_INT1.</p> <p>1h (R/W) = A Frame Done event will trigger an interrupt on TX_INT1.</p> <p>Reset type: SYSRSn</p>

### 27.6.2.14 TX\_DMA\_CTRL Register (Offset = 11h) [Reset = 0000h]

TX\_DMA\_CTRL is shown in [Figure 27-32](#) and described in [Table 27-33](#).

Return to the [Summary Table](#).

Transmit DMA event control register

**Figure 27-32. TX\_DMA\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							DMA_EVT_EN
R-0h							R/W-0h

**Table 27-33. TX\_DMA\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	DMA_EVT_EN	R/W	0h	DMA Event Enable bit This bit will enable the DMA event to be generated upon the completion of a transmit frame. 0h (R/W) = A DMA event will not be generated. 1h (R/W) = A DMA event will be generated upon the completion of a transmitted frame. Note: The DMA event will only be generated for data frames. Reset type: SYSRSn

### 27.6.2.15 TX\_LOCK\_CTRL Register (Offset = 12h) [Reset = 0000h]

TX\_LOCK\_CTRL is shown in [Figure 27-33](#) and described in [Table 27-34](#).

Return to the [Summary Table](#).

Transmit lock control register

**Figure 27-33. TX\_LOCK\_CTRL Register**

15	14	13	12	11	10	9	8
KEY							
W-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0h							R/W-0h

**Table 27-34. TX\_LOCK\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	KEY	W	0h	Write Key In order to write to this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every change to this register. Reset type: SYSRSn
7-1	RESERVED	R	0h	Reserved
0	LOCK	R/W	0h	Control Register Lock Enable bit This bit locks the contents of all the transmit control registers that support a lock protection. Once locked, further writes will not take effect until a SYSRS has reset this register. Once set, further writes to this bit will be ignored. 0h (R/W) = Transmit control registers can be modified and are not locked. 1h (R/W) = Transmit control registers are locked and cannot be modified until this bit is cleared by SYSRS. Any further writes to this bit are ignored. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. Reset type: SYSRSn

### 27.6.2.16 TX\_EVT\_STS Register (Offset = 14h) [Reset = 0000h]

TX\_EVT\_STS is shown in [Figure 27-34](#) and described in [Table 27-35](#).

Return to the [Summary Table](#).

Transmit event and error status flag register

**Figure 27-34. TX\_EVT\_STS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				PING_TRIGGE RED	BUF_OVERRU N	BUF_UNDERR UN	FRAME_DONE
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 27-35. TX\_EVT\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	PING_TRIGGERED	R	0h	<p>Ping Frame Triggered Flag Bit</p> <p>This bit indicates that a ping frame has been triggered. This bit is set by hardware when either the ping timer or an external trigger event have occurred. Software can also force this bit to get set by writing to the TX_EVT_FRC register.</p> <p>0h (R) = A ping frame has not been triggered.</p> <p>1h (R) = A ping frame has been triggered by either the ping timer or external trigger.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
2	BUF_OVERRUN	R	0h	<p>Buffer Overrun Flag Bit</p> <p>This bit indicates that buffer overrun has occurred. Software can also force this bit to get set by writing to the TX_EVT_FRC register.</p> <p>0h (R) = Buffer Overrun has not occurred.</p> <p>1h (R) = Buffer Overrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
1	BUF_UNDERRUN	R	0h	<p>Buffer Underrun Flag Bit</p> <p>This bit indicates that buffer underrun has occurred. Software can also force this bit to get set by writing to the TX_EVT_FRC register.</p> <p>0h (R) = Buffer Underrun has not occurred.</p> <p>1h (R) = Buffer Underrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
0	FRAME_DONE	R	0h	<p>Frame Done Flag Bit</p> <p>This bit indicates a Frame Done condition. This bit is set by hardware when a frame transmission has been completed. Software can also force this bit to get set by writing to the TX_EVT_FRC register.</p> <p>0h (R) = Frame Done condition has not occurred.</p> <p>1h (R) = Frame Done condition has occurred.</p> <p>To clear this bit, write to the corresponding bit in the TX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>

### 27.6.2.17 TX\_EVT\_CLR Register (Offset = 16h) [Reset = 0000h]

TX\_EVT\_CLR is shown in [Figure 27-35](#) and described in [Table 27-36](#).

Return to the [Summary Table](#).

Transmit event and error clear register

**Figure 27-35. TX\_EVT\_CLR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				PING_TRIGGE RED	BUF_OVERRU N	BUF_UNDERR UN	FRAME_DONE
R-0h				W-0h	W-0h	W-0h	W-0h

**Table 27-36. TX\_EVT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	PING_TRIGGERED	W	0h	<p>Ping Frame Triggered Flag Clear bit</p> <p>This bit clears the corresponding bit in the TX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.</p> <p>Note: This bit may not always be cleared when writing to the corresponding TX_EVT_CLR bit. If PING_TIMEOUT_MODE is configured to be 0, a hardware ping timeout may occur when another frame is actively being transmitted. In this case, if this bit still shows as 1 after the clear bit is written then the ping frame has been triggered but not serviced. This bit does not indicate that the ping frame has been completely sent, only that it has been triggered by the timeout event.</p> <p>Reset type: SYSRSn</p>
2	BUF_OVERRUN	W	0h	<p>Buffer Overrun Flag Clear bit</p> <p>This bit clears the corresponding bit in the TX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
1	BUF_UNDERRUN	W	0h	<p>Buffer Underrun Flag Clear bit</p> <p>This bit clears the corresponding bit in the TX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
0	FRAME_DONE	W	0h	<p>Frame Done Flag Clear bit</p> <p>This bit clears the corresponding bit in the TX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the TX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>

### 27.6.2.18 TX\_EVT\_FRC Register (Offset = 17h) [Reset = 0000h]

TX\_EVT\_FRC is shown in [Figure 27-36](#) and described in [Table 27-37](#).

Return to the [Summary Table](#).

Transmit event and error flag force register

**Figure 27-36. TX\_EVT\_FRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				PING_TRIGGE RED	BUF_OVERRU N	BUF_UNDERR UN	FRAME_DONE
R-0h				W-0h	W-0h	W-0h	W-0h

**Table 27-37. TX\_EVT\_FRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	PING_TRIGGERED	W	0h	Ping Frame Triggered Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding flag bit in the TX_EVT_STS Register. Reset type: SYSRSn
2	BUF_OVERRUN	W	0h	Buffer Overrun Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (R/W) = Writing a 0 to this bit will have no effect. 1h (R/W) = Force the corresponding flag bit in the TX_EVT_STS Register. Reset type: SYSRSn
1	BUF_UNDERRUN	W	0h	Buffer Underrun Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding flag bit in the TX_EVT_STS Register. Reset type: SYSRSn
0	FRAME_DONE	W	0h	Frame Done Flag Force bit This bit will cause the corresponding bit in the TX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding flag bit in the TX_EVT_STS Register. Reset type: SYSRSn

### 27.6.2.19 TX\_USER\_CRC Register (Offset = 18h) [Reset = 0000h]

TX\_USER\_CRC is shown in [Figure 27-37](#) and described in [Table 27-38](#).

Return to the [Summary Table](#).

Transmit user-defined CRC register

**Figure 27-37. TX\_USER\_CRC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
USER_CRC							
R/W-0h							

**Table 27-38. TX\_USER\_CRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	USER_CRC	R/W	0h	User-defined CRC This register contains the 8-bit CRC value to be transmitted in the next frame if the transmission is set for user-defined CRC option (TX_OPER_CTRL_LO.SW_CRC = 1). This register is ignored if the hardware CRC generation is enabled. Reset type: SYSRSn



### 27.6.2.20 TX\_ECC\_DATA Register (Offset = 20h) [Reset = 0000000h]

TX\_ECC\_DATA is shown in [Figure 27-38](#) and described in [Table 27-39](#).

Return to the [Summary Table](#).

Transmit ECC data register

**Figure 27-38. TX\_ECC\_DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA_HIGH																DATA_LOW															
R/W-0h																R/W-0h															

**Table 27-39. TX\_ECC\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA_HIGH	R/W	0h	Upper 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC(SEC-DED) the entire 32-bit register and update TX_ECC_VAL register with the results. Software should write to these 16 bits of the register in a 32-bit write when needing to compute ECC for 32-bits for the full TX_ECC_DATA register. Reset type: SYSRSn
15-0	DATA_LOW	R/W	0h	Lower 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC(SEC-DED) for these 16 bits and update the TX_ECC_VAL register with the results. Software should write to these register bits as a 16-bit write when needing to compute ECC for 16-bits. Reset type: SYSRSn

### 27.6.2.21 TX\_ECC\_VAL Register (Offset = 22h) [Reset = 000Ch]

TX\_ECC\_VAL is shown in [Figure 27-39](#) and described in [Table 27-40](#).

Return to the [Summary Table](#).

Transmit ECC value register

**Figure 27-39. TX\_ECC\_VAL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		ECC_VAL					
R-0h		R-Ch					

**Table 27-40. TX\_ECC\_VAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-0	ECC_VAL	R	Ch	Computed ECC Value This field contains the ECC value computed using SEC-DED either for 16-bit or 32-bit data in the TX_ECC_DATA register. Reset type: SYSRSn

### 27.6.2.22 TX\_DLYLINE\_CTRL Register (Offset = 24h) [Reset = 0000h]

TX\_DLYLINE\_CTRL is shown in [Figure 27-40](#) and described in [Table 27-41](#).

Return to the [Summary Table](#).

Transmit delay Line control register

**Figure 27-40. TX\_DLYLINE\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED	TXD1_DLY				TXD0_DLY		
R-0h		R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
TXD0_DLY			TXCLK_DLY				
R/W-0h			R/W-0h				

**Table 27-41. TX\_DLYLINE\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14-10	TXD1_DLY	R/W	0h	Delay Line Tap Select for TXD1 This bitfield selects the number of delay elements inserted into the TXD1 path from the pin boundary to the receiver core. 0h (R/W) Zero delay elements are included in the TXD1 path. TXD1 is taken directly from the pin. 1h (R/W) One delay element is included in the TXD1 path. 2h (R/W) Two delay elements are included in the TXD1 path. ... 1Fh (R/W) 31 delay elements are included in the TXD1 path, the maximum. Reset type: SYSRSn
9-5	TXD0_DLY	R/W	0h	Delay Line Tap Select for TXD0 This bitfield selects the number of delay elements inserted into the TXD0 path from the pin boundary to the receiver core. 0h (R/W) Zero delay elements are included in the TXD0 path. TXD0 is taken directly from the pin. 1h (R/W) One delay element is included in the TXD0 path. 2h (R/W) Two delay elements are included in the TXD0 path. ... 1Fh (R/W) 31 delay elements are included in the TXD0 path, the maximum. Reset type: SYSRSn
4-0	TXCLK_DLY	R/W	0h	Delay Line Tap Select for TXCLK This bitfield selects the number of delay elements inserted into the TXCLK path from the pin boundary to the receiver core. 0h (R/W) Zero delay elements are included in the TXCLK path. TXCLK is taken directly from the pin. 1h (R/W) One delay element is included in the TXCLK path. 2h (R/W) Two delay elements are included in the TXCLK path. ... 1Fh (R/W) 31 delay elements are included in the TXCLK path, the maximum. Reset type: SYSRSn

### 27.6.2.23 TX\_BUF\_BASE\_y Register (Offset = 40h + formula) [Reset = 0000h]

TX\_BUF\_BASE\_y is shown in [Figure 27-41](#) and described in [Table 27-42](#).

Return to the [Summary Table](#).

Base address for transmit buffer

Offset = 40h + (y \* 1h); where y = 0h to Fh

**Figure 27-41. TX\_BUF\_BASE\_y Register**

15	14	13	12	11	10	9	8
BASE_ADDRESS							
R/W-0h							
7	6	5	4	3	2	1	0
BASE_ADDRESS							
R/W-0h							

**Table 27-42. TX\_BUF\_BASE\_y Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	BASE_ADDRESS	R/W	0h	Transmit Data Buffer Base Address This is the base address of the 16-word data buffer used by the transmitter. Reset type: SYSRSn

### 27.6.3 FSI\_RX\_REGS Registers

Table 27-43 lists the memory-mapped registers for the FSI\_RX\_REGS registers. All register offset addresses not listed in Table 27-43 should be considered as reserved locations and the register contents should not be modified.

**Table 27-43. FSI\_RX\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	RX_MAIN_CTRL	Receive main control register	EALLOW	<a href="#">Go</a>
4h	RX_OPER_CTRL	Receive operation control register	EALLOW and LOCK	<a href="#">Go</a>
6h	RX_FRAME_INFO	Receive frame control register		<a href="#">Go</a>
7h	RX_FRAME_TAG_UDATA	Receive frame tag and user data register		<a href="#">Go</a>
8h	RX_DMA_CTRL	Receive DMA event control register	EALLOW and LOCK	<a href="#">Go</a>
Ah	RX_EVT_STS	Receive event and error status flag register		<a href="#">Go</a>
Bh	RX_CRC_INFO	Receive CRC info of received and computed CRC		<a href="#">Go</a>
Ch	RX_EVT_CLR	Receive event and error clear register	EALLOW	<a href="#">Go</a>
Dh	RX_EVT_FRC	Receive event and error flag force register	EALLOW	<a href="#">Go</a>
Eh	RX_BUF_PTR_LOAD	Receive buffer pointer load register	EALLOW	<a href="#">Go</a>
Fh	RX_BUF_PTR_STS	Receive buffer pointer status register		<a href="#">Go</a>
10h	RX_FRAME_WD_CTRL	Receive frame watchdog control register	EALLOW and LOCK	<a href="#">Go</a>
12h	RX_FRAME_WD_REF	Receive frame watchdog counter reference	EALLOW and LOCK	<a href="#">Go</a>
14h	RX_FRAME_WD_CNT	Receive frame watchdog current count		<a href="#">Go</a>
16h	RX_PING_WD_CTRL	Receive ping watchdog control register	EALLOW and LOCK	<a href="#">Go</a>
17h	RX_PING_TAG	Receive ping tag register		<a href="#">Go</a>
18h	RX_PING_WD_REF	Receive ping watchdog counter reference	EALLOW and LOCK	<a href="#">Go</a>
1Ah	RX_PING_WD_CNT	Receive pingwatchdog current count		<a href="#">Go</a>
1Ch	RX_INT1_CTRL	Receive interrupt control register for RX_INT1	EALLOW and LOCK	<a href="#">Go</a>
1Dh	RX_INT2_CTRL	Receive interrupt control register for RX_INT2	EALLOW and LOCK	<a href="#">Go</a>
1Eh	RX_LOCK_CTRL	Receive lock control register	EALLOW and LOCK	<a href="#">Go</a>
20h	RX_ECC_DATA	Receive ECC data register		<a href="#">Go</a>
22h	RX_ECC_VAL	Receive ECC value register		<a href="#">Go</a>
24h	RX_ECC_SEC_DATA	Receive ECC corrected data register		<a href="#">Go</a>
26h	RX_ECC_LOG	Receive ECC log and status register		<a href="#">Go</a>
28h	RX_FRAME_TAG_CMP	Receive frame tag compare register	EALLOW and LOCK	<a href="#">Go</a>
29h	RX_PING_TAG_CMP	Receive ping tag compare register	EALLOW and LOCK	<a href="#">Go</a>
2Ch	RX_TRIG_CTRL_0	Receive Trigger Control register 0	EALLOW and LOCK	<a href="#">Go</a>
2Eh	RX_TRIG_WIDTH_0	Receive Trigger Width register 0	EALLOW and LOCK	<a href="#">Go</a>
30h	RX_DLYLINE_CTRL	Receive delay line control register	EALLOW and LOCK	<a href="#">Go</a>

**Table 27-43. FSI\_RX\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
32h	RX_TRIG_CTRL_1	Receive Trigger Control register 1	EALLOW and LOCK	<a href="#">Go</a>
34h	RX_TRIG_CTRL_2	Receive Trigger Control register 2	EALLOW and LOCK	<a href="#">Go</a>
36h	RX_TRIG_CTRL_3	Receive Trigger Control register 3	EALLOW and LOCK	<a href="#">Go</a>
38h	RX_VIS_1	Receive debug visibility register 1		<a href="#">Go</a>
3Ah	RX_UDATA_FILTER	Receive User Data Filter Control register	EALLOW and LOCK	<a href="#">Go</a>
40h + formula	RX_BUF_BASE_y	Base address for receive data buffer		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 27-44](#) shows the codes that are used for access types in this section.

**Table 27-44. FSI\_RX\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 27.6.3.1 RX\_MAIN\_CTRL Register (Offset = 0h) [Reset = 0000h]

RX\_MAIN\_CTRL is shown in [Figure 27-42](#) and described in [Table 27-45](#).

Return to the [Summary Table](#).

Receive main control register

**Figure 27-42. RX\_MAIN\_CTRL Register**

15	14	13	12	11	10	9	8
KEY							
W-0h							
7	6	5	4	3	2	1	0
RESERVED			DATA_FILTER_ EN	INPUT_ISOLAT E	SPI_PAIRING	INT_LOOPBAC K	CORE_RST
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 27-45. RX\_MAIN\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	KEY	W	0h	Write Key. In order to write to this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every change to this register. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4	DATA_FILTER_EN	R/W	0h	Data Filter Enable Bit. 0h (R/W) = Data filtering is disabled. 1h (R/W) = Data filtering is enabled. Reset type: SYSRSn
3	INPUT_ISOLATE	R/W	0h	When set to 1, the FSI RX inputs (RXCLK, RXD0 and RXD1) will be isolated from what is driven from the device pins and will be held at inactive level of '1'. This isolation facilitates the user to switch the RX inputs to a different set of device pins and hence any potential glitch that could occur during the process of switching will not affect the RX module itself. Reset type: SYSRSn
2	SPI_PAIRING	R/W	0h	Clock Pairing for SPI-like Behavior Enable bit This bit enables the internal clock pairing with the FSI TX module. This feature internally connects the TXCLK to RXCLK allowing the FSI TX module, acting as a SPI controller, to clock data into the receiver and out of the transmitter like a standard SPI module. This configuration is valid when the Module is in SPI mode only (RX_OPER_CTRL.SPI_MODE = 1) 0h (R/W) = SPI clock pairing is not enabled. 1h (R/W) = SPI clock pairing is enabled. The RXCLK will be internally connected to the TXCLK of the corresponding FSI module. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. Reset type: SYSRSn

**Table 27-45. RX\_MAIN\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	INT_LOOPBACK	R/W	0h	<p>Internal Loopback Enable bit</p> <p>This bit enables the internal loopback functionality of the FSI receiver. By enabling this bit, a mux will select the signals coming directly from the corresponding FSI transmitter module rather than from the pins.</p> <p>0h (R/W) = Internal loopback is disabled. The FSI RX module will receive signals coming from the pins.</p> <p>1h (R/W) = Internal loopback is enabled. The FSI RX module will receive signals from the directly from FSI TX module rather than the pins.</p> <p>Note: The KEY field must contain 0xA5 for any write to this bit to take effect.</p> <p>Reset type: SYSRSn</p>
0	CORE_RST	R/W	0h	<p>Receiver Main Core Reset bit</p> <p>This bit controls the receiver main core reset. In order to receive any frame, this bit must be cleared.</p> <p>Note: For reset to take effect, the FSI RX module must be held in reset for at least 4 SYSCLK cycles.</p> <p>0h (R/W) = Receiver core is not in reset and can receive frames.</p> <p>1h (R/W) = Receiver core is held in reset.</p> <p>Note: The KEY field must contain 0xA5 for any write to this bit to take effect.</p> <p>Reset type: SYSRSn</p>



### 27.6.3.2 RX\_OPER\_CTRL Register (Offset = 4h) [Reset = 0000h]

RX\_OPER\_CTRL is shown in [Figure 27-43](#) and described in [Table 27-46](#).

Return to the [Summary Table](#).

Receive operation control register

**Figure 27-43. RX\_OPER\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							PING_WD_RST_MODE
R-0h							R/W-0h
7	6	5	4	3	2	1	0
ECC_SEL	N_WORDS			SPI_MODE		DATA_WIDTH	
R/W-0h	R/W-0h			R/W-0h		R/W-0h	

**Table 27-46. RX\_OPER\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	PING_WD_RST_MODE	R/W	0h	<p>Ping Watchdog Timeout Mode Select bit</p> <p>This bit selects the mode by which the ping watchdog counter is reset. The watchdog counter can be reset and restarted only by ping frames or by any received frame.</p> <p>0h (R/W) = The ping watchdog counter will reset and restart only by ping frames.</p> <p>1h (R/W) = The ping watchdog counter will reset and restart by any received frame.</p> <p>Reset type: SYSRSn</p>
7	ECC_SEL	R/W	0h	<p>ECC Data Width Select bit</p> <p>This bit selects between whether the ECC computation is done on 16-bit or 32-bit words.</p> <p>0h (R/W) = 32-bit ECC is used.</p> <p>1h (R/W) = 16-bit ECC is used.</p> <p>Reset type: SYSRSn</p>
6-3	N_WORDS	R/W	0h	<p>Number of Words to Receive</p> <p>This field defines the number of words which will be received in a DATA_N_WORD frame. This is a user-defined field that must match the corresponding field in the transmitter. Set this bitfield to be one less than the number of words to be received. This value is only applicable when the frame type received is DATA_N_WORD.</p> <p>0h (R/W) = 1 data word frame (16-bit data).</p> <p>1h (R/W) = 2 data word frame (32-bit data).</p> <p>..</p> <p>Fh (R/W) = 16 data word frame (256-bit data).</p> <p>Reset type: SYSRSn</p>
2	SPI_MODE	R/W	0h	<p>SPI Mode Enable bit</p> <p>This bit enables and disables the SPI compatibility mode of the FSI RX. The received data must be formatted as an FSI frame in order for the data to properly be received. SPI compatibility mode will allow FSI RX to receive data that is sent using SPI signal format. Refer to the applicable section in the FSI TRM chapter for more information.</p> <p>0h (R/W) = FSI is in normal mode of operation.</p> <p>1h (R/W) = FSI is operating in SPI compatibility mode.</p> <p>Reset type: SYSRSn</p>

**Table 27-46. RX\_OPER\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	DATA_WIDTH	R/W	0h	Receive Data Width Select bit These bits decide the number of data lines used for receiving data. 0h (R/W) = Data will be received on one data line, RXD0. 1h (R/W) = Data will be received on two data lines, RXD0 and RXD1. 2h, 3h (R/W) = Reserved Reset type: SYSRSn

### 27.6.3.3 RX\_FRAME\_INFO Register (Offset = 6h) [Reset = 0000h]

RX\_FRAME\_INFO is shown in [Figure 27-44](#) and described in [Table 27-47](#).

Return to the [Summary Table](#).

Receive frame control register

**Figure 27-44. RX\_FRAME\_INFO Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				FRAME_TYPE			
R-0h				R-0h			

**Table 27-47. RX\_FRAME\_INFO Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	FRAME_TYPE	R	0h	<p>Received Frame Type This field indicates the type of non-ping frame that was successfully received last.</p> <p>Note: Ping frame reception does not update this field, we want to retain the last successful non-ping frame FRAME_TYPE and PING_FRAME_RCVD flag already conveys PING info to the user.</p> <p>0100b (R/W) = A DATA_1_WORD frame was received (16-bit data).            0101b (R/W) = A DATA_2_WORD frame was received (32-bit data).            0110b (R/W) = A DATA_4_WORD frame was received (64-bit data).            0111b (R/W) = A DATA_6_WORD frame was received (96-bit data).            0011b (R/W) = A DATA_N_WORD frame was received. The N_WORD field will determine the number of words (1 to 16) to be sent. The number of words received must equal the value programmed in RX_OPER_CTRL.N_WORDS.            1111b (R/W) = An error frame was received. This frame can be used during error conditions or any condition where the transmitter wants to signal the receiver for attention. However, the user software is at liberty to use this for any purpose.            0001b, 0010b, and 1000b through 1110b are Reserved and should not be used.</p> <p>Reset type: SYSRSn</p>

### 27.6.3.4 RX\_FRAME\_TAG\_UDATA Register (Offset = 7h) [Reset = 0000h]

RX\_FRAME\_TAG\_UDATA is shown in [Figure 27-45](#) and described in [Table 27-48](#).

Return to the [Summary Table](#).

Receive frame tag and user data register

**Figure 27-45. RX\_FRAME\_TAG\_UDATA Register**

15	14	13	12	11	10	9	8
USER_DATA							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			FRAME_TAG				RESERVED
R-0h			R-0h				R-0h

**Table 27-48. RX\_FRAME\_TAG\_UDATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	USER_DATA	R	0h	Received User Data This field contains the 8-bit user data field of the last successfully received frame. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	FRAME_TAG	R	0h	Received Frame Tag This field contains the 4-bit frame tag from the last successfully received frame. This is intentionally shifted into bits 4:1 so that the register can be used as a 32-bit address index based on the received tag. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 27.6.3.5 RX\_DMA\_CTRL Register (Offset = 8h) [Reset = 0000h]

RX\_DMA\_CTRL is shown in [Figure 27-46](#) and described in [Table 27-49](#).

Return to the [Summary Table](#).

Receive DMA event control register

**Figure 27-46. RX\_DMA\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							DMA_EVT_EN
R-0h							R/W-0h

**Table 27-49. RX\_DMA\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	DMA_EVT_EN	R/W	0h	DMA Event Enable bit This bit will enable a DMA Event to be generated upon the completion of a frame reception. 0h (R/W) = A DMA event will not be generated. 1h (R/W) = A DMA event will be generated upon the reception of a frame. Note: The DMA event will only be generated for data frames. Reset type: SYSRSn

### 27.6.3.6 RX\_EVT\_STS Register (Offset = Ah) [Reset = 0000h]

RX\_EVT\_STS is shown in [Figure 27-47](#) and described in [Table 27-50](#).

Return to the [Summary Table](#).

Receive event and error status flag register

**Figure 27-47. RX\_EVT\_STS Register**

15	14	13	12	11	10	9	8
RESERVED	ERROR_TAG_MATCH	DATA_TAG_MATCH	PING_TAG_MATCH	DATA_FRAME	FRAME_OVER_RUN	PING_FRAME	ERR_FRAME
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
BUF_UNDERRUN	FRAME_DONE	BUF_OVERRUN	EOF_ERR	TYPE_ERR	CRC_ERR	FRAME_WD_TO	PING_WD_TO
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 27-50. RX\_EVT\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	ERROR_TAG_MATCH	R	0h	<p>Error Tag Match Flag</p> <p>This bit indicates that an error frame was received with a tag comparison matching the masked tag reference. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No tag-matched error frame received.</p> <p>1h (R) = A tag-matched error frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
13	DATA_TAG_MATCH	R	0h	<p>Data Tag Match Flag</p> <p>This bit indicates that a dataframe was received with a tag comparison matching the masked tag reference. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No tag-matched data frame received.</p> <p>1h (R) = A tag-matched data frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
12	PING_TAG_MATCH	R	0h	<p>Ping Tag Match Flag</p> <p>This bit indicates that a ping frame was received with a tag comparison matching the masked tag reference. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No tag-matched ping frame received.</p> <p>1h (R) = A tag-matched ping frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
11	DATA_FRAME	R	0h	<p>Data Frame Received Flag</p> <p>This bit indicates that an data frame has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No data frame has been received.</p> <p>1h (R) = A data frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>

**Table 27-50. RX\_EVT\_STS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	FRAME_OVERRUN	R	0h	<p>Frame Overrun Flag</p> <p>This bit indicates that a frame overrun condition has occurred. This bit gets set to 1 when a new DATA/ERROR frame is received and the corresponding DATA_FRAME_RCVD/ERROR_FRAME_RCVD flag is still set to 1. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Frame overrun has not occurred. 1h (R) = Frame overrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
9	PING_FRAME	R	0h	<p>Ping Frame Received Flag</p> <p>This bit indicates that a ping frame has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No ping frame has been received. 1h (R) = A ping frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
8	ERR_FRAME	R	0h	<p>Error Frame Received Flag</p> <p>This bit indicates that an error frame has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No error frame has been received. 1h (R) = An error frame has been received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
7	BUF_UNDERRUN	R	0h	<p>Receive Buffer Underrun Flag</p> <p>This bit indicates that a buffer underrun condition has occurred in the receive buffer. This will happen when software reads the buffer which is empty and has no valid data. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Receive Buffer Underrun has not occurred. 1h (R) = Receive Buffer Underrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
6	FRAME_DONE	R	0h	<p>Frame Done Flag</p> <p>This bit indicates that a frame has been successfully received without error. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = No frame has been successfully received. 1h (R) = A frame has been successfully received.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
5	BUF_OVERRUN	R	0h	<p>Receive Buffer Overrun Flag</p> <p>This bit indicates that a buffer overrun condition has occurred in the receive buffer. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Receive buffer overrun has not occurred. 1h (R) = Receive buffer overrun has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>

**Table 27-50. RX\_EVT\_STS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	EOF_ERR	R	0h	<p>End-of-Frame Error Flag</p> <p>This bit indicates that an invalid end-of-frame bit pattern has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Invalid end-of-frame has not been received. 1h (R) = Invalid end-of-frame has been received</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
3	TYPE_ERR	R	0h	<p>Frame Type Error Flag</p> <p>This bit indicates that an invalid frame type has been received. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Invalid frame type has not been received. 1h (R) = Invalid frame type has been received</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
2	CRC_ERR	R	0h	<p>CRC Error Flag</p> <p>This bit indicates that a CRC error has occurred. A CRC error will be generated on a data frame where the received CRC and the computed CRC do not match. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = CRC error has not occurred. 1h (R) = CRC error has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
1	FRAME_WD_TO	R	0h	<p>Frame Watchdog Timeout Flag</p> <p>This bit indicates that the frame watchdog timer has timed out. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Frame watchdog timeout has not occurred. 1h (R) = Frame watchdog timeout has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>
0	PING_WD_TO	R	0h	<p>Ping Watchdog Timeout Flag</p> <p>This bit indicates that the ping watchdog timer has timed out. Software can also force this bit to get set by writing to the RX_EVT_FRC register.</p> <p>0h (R) = Ping watchdog timeout has not occurred. 1h (R) = Ping watchdog timeout has occurred.</p> <p>To clear this bit, write to the corresponding bit in the RX_EVT_CLR register.</p> <p>Reset type: SYSRSn</p>



### 27.6.3.7 RX\_CRC\_INFO Register (Offset = Bh) [Reset = 0000h]

RX\_CRC\_INFO is shown in [Figure 27-48](#) and described in [Table 27-51](#).

Return to the [Summary Table](#).

Receive CRC info of received and computed CRC

**Figure 27-48. RX\_CRC\_INFO Register**

15	14	13	12	11	10	9	8
CALC_CRC							
R-0h							
7	6	5	4	3	2	1	0
RX_CRC							
R-0h							

**Table 27-51. RX\_CRC\_INFO Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	CALC_CRC	R	0h	<p>Hardware Calculated CRC Value</p> <p>This bitfield contains the CRC value that was calculated on the last received data. The contents of this bitfield are valid only when data frames are received.</p> <p>Note: The contents of this bitfield are invalid for ping and error frames.</p> <p>Reset type: SYSRSn</p>
7-0	RX_CRC	R	0h	<p>Received CRC Value</p> <p>This bitfield contains the CRC value that was last received a frame. The contents of this bitfield are valid only when data frames are received.</p> <p>Note: The contents of this bitfield are invalid for ping and error frames.</p> <p>Reset type: SYSRSn</p>

### 27.6.3.8 RX\_EVT\_CLR Register (Offset = Ch) [Reset = 0000h]

RX\_EVT\_CLR is shown in [Figure 27-49](#) and described in [Table 27-52](#).

Return to the [Summary Table](#).

Receive event and error clear register

**Figure 27-49. RX\_EVT\_CLR Register**

15	14	13	12	11	10	9	8
RESERVED	ERROR_TAG_MATCH	DATA_TAG_MATCH	PING_TAG_MATCH	DATA_FRAME	FRAME_OVERRUN	PING_FRAME	ERR_FRAME
R-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h
7	6	5	4	3	2	1	0
BUF_UNDERRUN	FRAME_DONE	BUF_OVERRUN	EOF_ERR	TYPE_ERR	CRC_ERR	FRAME_WDT_O	PING_WDT_TO
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

**Table 27-52. RX\_EVT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	ERROR_TAG_MATCH	W	0h	Error Tag Match Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
13	DATA_TAG_MATCH	W	0h	Data Tag Match Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
12	PING_TAG_MATCH	W	0h	Ping Tag Match Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
11	DATA_FRAME	W	0h	Data Frame Received Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
10	FRAME_OVERRUN	W	0h	Frame Overrun Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn
9	PING_FRAME	W	0h	Ping Frame Received Flag Clear bit This bit clears the corresponding bit in the RX_EVT_STS register. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0. Reset type: SYSRSn

**Table 27-52. RX\_EVT\_CLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	ERR_FRAME	W	0h	<p>Error Frame Received Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
7	BUF_UNDERRUN	W	0h	<p>Receive Buffer Underrun Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (R/W) = Writing a 0 to this bit will have no effect.</p> <p>1h (R/W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
6	FRAME_DONE	W	0h	<p>Frame Done Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
5	BUF_OVERRUN	W	0h	<p>Receive Buffer Overrun Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
4	EOF_ERR	W	0h	<p>End-of-Frame Error Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
3	TYPE_ERR	W	0h	<p>Frame Type Error Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
2	CRC_ERR	W	0h	<p>CRC Error Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
1	FRAME_WD_TO	W	0h	<p>Frame Watchdog Timeout Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>
0	PING_WD_TO	W	0h	<p>Ping Watchdog Timeout Flag Clear bit</p> <p>This bit clears the corresponding bit in the RX_EVT_STS register.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Writing a 1 to this bit will clear the corresponding bit in the RX_EVT_STS register to 0.</p> <p>Reset type: SYSRSn</p>

### 27.6.3.9 RX\_EVT\_FRC Register (Offset = Dh) [Reset = 0000h]

RX\_EVT\_FRC is shown in [Figure 27-50](#) and described in [Table 27-53](#).

Return to the [Summary Table](#).

Receive event and error flag force register

**Figure 27-50. RX\_EVT\_FRC Register**

15	14	13	12	11	10	9	8
RESERVED	ERROR_TAG_MATCH	DATA_TAG_MATCH	PING_TAG_MATCH	DATA_FRAME	FRAME_OVERRUN	PING_FRAME	ERR_FRAME
R-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h
7	6	5	4	3	2	1	0
BUF_UNDERRUN	FRAME_DONE	BUF_OVERRUN	EOF_ERR	TYPE_ERR	CRC_ERR	FRAME_WDT_O	PING_WDT_O
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

**Table 27-53. RX\_EVT\_FRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	ERROR_TAG_MATCH	W	0h	Error Tag Match Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn
13	DATA_TAG_MATCH	W	0h	Data Tag Match Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn
12	PING_TAG_MATCH	W	0h	Ping Tag Match Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn
11	DATA_FRAME	W	0h	Data Frame Received Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn
10	FRAME_OVERRUN	W	0h	Frame Overrun Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn

**Table 27-53. RX\_EVT\_FRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	PING_FRAME	W	0h	<p>Ping Frame Received Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
8	ERR_FRAME	W	0h	<p>Error Frame Received Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
7	BUF_UNDERRUN	W	0h	<p>Receive Buffer Underrun Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
6	FRAME_DONE	W	0h	<p>Frame Done Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
5	BUF_OVERRUN	W	0h	<p>Receive Buffer Overrun Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
4	EOF_ERR	W	0h	<p>End-of-Frame Error Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
3	TYPE_ERR	W	0h	<p>Frame Type Error Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>
2	CRC_ERR	W	0h	<p>CRC Error Flag Force bit</p> <p>This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR.</p> <p>0h (W) = Writing a 0 to this bit will have no effect.</p> <p>1h (W) = Force the corresponding bit in the RX_EVT_STS Register.</p> <p>Reset type: SYSRSn</p>

**Table 27-53. RX\_EVT\_FRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	FRAME_WD_TO	W	0h	Frame Watchdog Timeout Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn
0	PING_WD_TO	W	0h	Ping Watchdog Timeout Flag Force bit This bit will cause the corresponding bit in the RX_EVT_STS register to get set. The purpose of this register is to allow software to simulate the effect of the event and test the associated software/ISR. 0h (W) = Writing a 0 to this bit will have no effect. 1h (W) = Force the corresponding bit in the RX_EVT_STS Register. Reset type: SYSRSn

### 27.6.3.10 RX\_BUF\_PTR\_LOAD Register (Offset = Eh) [Reset = 0000h]

RX\_BUF\_PTR\_LOAD is shown in [Figure 27-51](#) and described in [Table 27-54](#).

Return to the [Summary Table](#).

Receive buffer pointer load register

**Figure 27-51. RX\_BUF\_PTR\_LOAD Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				BUF_PTR_LOAD			
R-0h				R/W-0h			

**Table 27-54. RX\_BUF\_PTR\_LOAD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3-0	BUF_PTR_LOAD	R/W	0h	Buffer Pointer Load. This is the value to be loaded into the receive word pointer when written. This is to allow software to force the receiver to start storing the received data starting at a specific location in the buffer. NOTE: The value of the CURR_BUF_PTR in the RX_BUF_PTR_STS will not get reflected immediately. This will take effect only when there is a valid receive operation with incoming clocks after (3 RXCLK + 3 SYCLK) cycles. Reset type: SYSRSn

### 27.6.3.11 RX\_BUF\_PTR\_STS Register (Offset = Fh) [Reset = 0000h]

RX\_BUF\_PTR\_STS is shown in [Figure 27-52](#) and described in [Table 27-55](#).

Return to the [Summary Table](#).

Receive buffer pointer status register

**Figure 27-52. RX\_BUF\_PTR\_STS Register**

15	14	13	12	11	10	9	8
RESERVED				CURR_WORD_CNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED				CURR_BUF_PTR			
R-0h				R-0h			

**Table 27-55. RX\_BUF\_PTR\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-8	CURR_WORD_CNT	R	0h	Words Available in the Receive Buffer This bitfield indicates the number of valid data words present in the receive buffer that have not been read by the application software. This bitfield is only valid when there is no active transfer. Note: This value will not be valid if there has been a buffer overrun or underrun condition. Reset type: SYSRSn
7-4	RESERVED	R	0h	Reserved
3-0	CURR_BUF_PTR	R	0h	Current Buffer Pointer Index This bitfield will show the current index of the buffer pointer. This value is only valid when there is no active transmission. Reset type: SYSRSn



### 27.6.3.12 RX\_FRAME\_WD\_CTRL Register (Offset = 10h) [Reset = 0000h]

RX\_FRAME\_WD\_CTRL is shown in [Figure 27-53](#) and described in [Table 27-56](#).

Return to the [Summary Table](#).

Receive frame watchdog control register

**Figure 27-53. RX\_FRAME\_WD\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						FRAME_WD_EN	FRAME_WD_CNT_RST
R-0h						R/W-0h	R/W-0h

**Table 27-56. RX\_FRAME\_WD\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	FRAME_WD_EN	R/W	0h	<p>Frame Watchdog Counter Enable bit</p> <p>This bit will enable or disable the frame watchdog counter. The counter (RX_FRAME_WD_CNT) will begin counting from 0 when a valid start-of-frame pattern is received. When the reference value (RX_FRAME_WD_REF) is reached, it will generate a frame watchdog timeout event (RX_EVT_STS.FRAME_WD_TO) and the counter value will reset to 0 and continue counting on the next valid start-of-frame.</p> <p>0h (R/W) = The frame watchdog counter is disabled and not running.</p> <p>1h (R/W) = The frame watchdog counter logic is enabled and running.</p> <p>Reset type: SYSRSn</p>
0	FRAME_WD_CNT_RST	R/W	0h	<p>Frame Watchdog Counter Reset bit</p> <p>This bit will reset the frame watchdog counter to 0. Writing a 1 to this bit will reset the frame watchdog counter to 0. The counter will stay in reset as long as this bit is set to 1. This bit needs to be cleared to 0 to use the counter</p> <p>0h (R/W) = Clear the FRAME_WD_CNT_RST.</p> <p>1h (W) = The frame watchdog counter will be reset to 0.</p> <p>Reset type: SYSRSn</p>

### 27.6.3.13 RX\_FRAME\_WD\_REF Register (Offset = 12h) [Reset = 0000000h]

RX\_FRAME\_WD\_REF is shown in [Figure 27-54](#) and described in [Table 27-57](#).

Return to the [Summary Table](#).

Receive frame watchdog counter reference

**Figure 27-54. RX\_FRAME\_WD\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRAME_WD_REF																															
R/W-0h																															

**Table 27-57. RX\_FRAME\_WD\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	FRAME_WD_REF	R/W	0h	Frame Watchdog Counter Reference Value This is the 32-bit reference value for the frame watchdog timeout counter. The counter will count up starting from 0 at a valid start-of-frame pattern and continue counting until this value is reached. Reset type: SYSRSn

### 27.6.3.14 RX\_FRAME\_WD\_CNT Register (Offset = 14h) [Reset = 0000000h]

RX\_FRAME\_WD\_CNT is shown in [Figure 27-55](#) and described in [Table 27-58](#).

Return to the [Summary Table](#).

Receive frame watchdog current count

**Figure 27-55. RX\_FRAME\_WD\_CNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRAME_WD_CNT																															
R-0h																															

**Table 27-58. RX\_FRAME\_WD\_CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	FRAME_WD_CNT	R	0h	Frame Watchdog Counter Value This is the 32-bit read-only register which shows the current value of the frame watchdog counter. This counter is reset to 0 in a variety of ways: A write to FRME_WD_CNT_RST, a match with FRAME_WD_REF, or the reception of a successful data frame. Reset type: SYSRSn

### 27.6.3.15 RX\_PING\_WD\_CTRL Register (Offset = 16h) [Reset = 0000h]

RX\_PING\_WD\_CTRL is shown in [Figure 27-56](#) and described in [Table 27-59](#).

Return to the [Summary Table](#).

Receive ping watchdog control register

**Figure 27-56. RX\_PING\_WD\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						PING_WD_EN	PING_WD_RST
R-0h						R/W-0h	R/W-0h

**Table 27-59. RX\_PING\_WD\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	PING_WD_EN	R/W	0h	<p>Ping Watchdog Counter Enable bit</p> <p>This bit will enable or disable the ping watchdog counter. The counter (RX_PING_WD_CNT) will begin counting from 0 when it is enabled. When the reference value (RX_PING_WD_REF) is reached, it will generate a ping watchdog timeout event (RX_EVT_STS.PING_WD_TO) and the counter value will reset to 0, and resume counting</p> <p>0h (R/W) = The ping watchdog counter is disabled and not running. 1h (R/W) = The ping watchdog counter logic is enabled and running.</p> <p>Reset type: SYSRSn</p>
0	PING_WD_RST	R/W	0h	<p>Ping Watchdog Counter Reset bit</p> <p>This bit will reset the ping watchdog counter to 0. Writing a 1 to this bit will reset the ping watchdog counter to 0. The counter will stay in reset as long as this bit is set to 1. This bit needs to be cleared to 0 to use the counter</p> <p>0h (R/W) = Clear the PING_WD_RST. 1h (W) = The ping watchdog counter will be reset to 0.</p> <p>Reset type: SYSRSn</p>

### 27.6.3.16 RX\_PING\_TAG Register (Offset = 17h) [Reset = 0000h]

RX\_PING\_TAG is shown in [Figure 27-57](#) and described in [Table 27-60](#).

Return to the [Summary Table](#).

Receive ping tag register

**Figure 27-57. RX\_PING\_TAG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			PING_TAG				RESERVED
R-0h			R-0h				R-0h

**Table 27-60. RX\_PING\_TAG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-1	PING_TAG	R	0h	Received Ping Frame Tag This field contains the 4-bit frame tag from the last successfully received ping frame. This is intentionally shifted into bits 4:1 so that the register can be used as a 32-bit address index based on the received tag. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

**27.6.3.17 RX\_PING\_WD\_REF Register (Offset = 18h) [Reset = 0000000h]**

RX\_PING\_WD\_REF is shown in [Figure 27-58](#) and described in [Table 27-61](#).

Return to the [Summary Table](#).

Receive ping watchdog counter reference

**Figure 27-58. RX\_PING\_WD\_REF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PING_WD_REF																															
R/W-0h																															

**Table 27-61. RX\_PING\_WD\_REF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	PING_WD_REF	R/W	0h	Ping Watchdog Counter Reference Value This is the 32-bit reference value for the ping watchdog timeout counter. The counter will count up starting from 0 and continue counting until this value is reached. Reset type: SYSRSn

### 27.6.3.18 RX\_PING\_WD\_CNT Register (Offset = 1Ah) [Reset = 0000000h]

RX\_PING\_WD\_CNT is shown in [Figure 27-59](#) and described in [Table 27-62](#).

Return to the [Summary Table](#).

Receive pingwatchdog current count

**Figure 27-59. RX\_PING\_WD\_CNT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PING_WD_CNT																															
R-0h																															

**Table 27-62. RX\_PING\_WD\_CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	PING_WD_CNT	R	0h	Ping Watchdog Counter Value This is the 32-bit read-only register which shows the current value of the ping watchdog counter. This counter is reset to 0 in a variety of ways: A write to PING_WD_RST, a match with PING_WD_REF, or the reception of a ping frame. Reset type: SYSRSn

### 27.6.3.19 RX\_INT1\_CTRL Register (Offset = 1Ch) [Reset = 0000h]

RX\_INT1\_CTRL is shown in [Figure 27-60](#) and described in [Table 27-63](#).

Return to the [Summary Table](#).

Receive interrupt control register for RX\_INT1

**Figure 27-60. RX\_INT1\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED	INT1_EN_ERR OR_TAG_MAT CH	INT1_EN_DATA _TAG_MATCH	INT1_EN_PING _TAG_MATCH	INT1_EN_DATA _FRAME	INT1_EN_FRA ME_OVERRUN	INT1_EN_PING _FRAME	INT1_EN_ERR _FRAME
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INT1_EN_UND ERRUN	INT1_EN_FRA ME_DONE	INT1_EN_OVE RRUN	INT1_EN_EOF _ERR	INT1_EN_TYP E_ERR	INT1_EN_CRC _ERR	INT1_EN_FRA ME_WD_TO	INT1_EN_PING _WD_TO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 27-63. RX\_INT1\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	INT1_EN_ERROR_TAG_MATCH	R/W	0h	Enable Error Frame Received with Tag Match Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = An error frame received with matching tag will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
13	INT1_EN_DATA_TAG_MATCH	R/W	0h	Enable Data Frame Received with Tag Match Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A data frame received with matching tag will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
12	INT1_EN_PING_TAG_MATCH	R/W	0h	Enable Ping Frame Received with Tag Match Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A ping frame received with matching tag will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
11	INT1_EN_DATA_FRAME	R/W	0h	Enable Data Frame Received Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A data frame received event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn



**Table 27-63. RX\_INT1\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	INT1_EN_FRAME_OVERFLOW	R/W	0h	Enable Frame Overflow Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A frame overflow event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
9	INT1_EN_PING_FRAME	R/W	0h	Enable Ping Frame Received Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A ping frame received event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
8	INT1_EN_ERR_FRAME	R/W	0h	Enable ERROR Frame Received Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A error frame received event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
7	INT1_EN_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A buffer underrun event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
6	INT1_EN_FRAME_DONE	R/W	0h	Enable Frame Done Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A frame done event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
5	INT1_EN_OVERRUN	R/W	0h	Enable Receive Buffer Overflow Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A receive buffer overflow event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
4	INT1_EN_EOF_ERR	R/W	0h	Enable End-of-Frame Error Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = An end-of-frame error event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn

**Table 27-63. RX\_INT1\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT1_EN_TYPE_ERR	R/W	0h	Enable Frame Type Error Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A frame type error event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
2	INT1_EN_CRC_ERR	R/W	0h	Enable CRC Error Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A CRC error will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
1	INT1_EN_FRAME_WD_T O	R/W	0h	Enable Frame Watchdog Timeout Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A frame watchdog timeout event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
0	INT1_EN_PING_WD_TO	R/W	0h	Enable Ping Watchdog Timeout Interrupt to INT1 bit This is an enable register which decides whether an interrupt (RX_INT1) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT1. 1h (R/W) = A ping watchdog timeout event will trigger an interrupt on RX_INT1. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn

### 27.6.3.20 RX\_INT2\_CTRL Register (Offset = 1Dh) [Reset = 0000h]

RX\_INT2\_CTRL is shown in [Figure 27-61](#) and described in [Table 27-64](#).

Return to the [Summary Table](#).

Receive interrupt control register for RX\_INT2

**Figure 27-61. RX\_INT2\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED	INT2_EN_ERR OR_TAG_MAT CH	INT2_EN_DATA _TAG_MATCH	INT2_EN_PING _TAG_MATCH	INT2_EN_DATA _FRAME	INT2_EN_FRA ME_OVERRUN	INT2_EN_PING _FRAME	INT2_EN_ERR _FRAME
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
INT2_EN_UND ERRUN	INT2_EN_FRA ME_DONE	INT2_EN_OVE RRUN	INT2_EN_EOF _ERR	INT2_EN_TYP E_ERR	INT2_EN_CRC _ERR	INT2_EN_FRA ME_WD_TO	INT2_EN_PING _WD_TO
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 27-64. RX\_INT2\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	INT2_EN_ERROR_TAG_MATCH	R/W	0h	Enable Error Frame Received with Tag Match Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = An error frame received with matching tag will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
13	INT2_EN_DATA_TAG_MATCH	R/W	0h	Enable Data Frame Received with Tag Match Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A data frame received with matching tag will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
12	INT2_EN_PING_TAG_MATCH	R/W	0h	Enable Ping Frame Received with Tag Match Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A ping frame received with matching tag will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
11	INT2_EN_DATA_FRAME	R/W	0h	Enable Data Frame Received Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A data frame received event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn

**Table 27-64. RX\_INT2\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	INT2_EN_FRAME_OVER RUN	R/W	0h	Enable Frame Overrun Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A frame overrun event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
9	INT2_EN_PING_FRAME	R/W	0h	Enable Ping Frame Received Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A ping frame received event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
8	INT2_EN_ERR_FRAME	R/W	0h	Enable Error Frame Received Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A error frame received event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
7	INT2_EN_UNDERRUN	R/W	0h	Enable Buffer Underrun Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A buffer underrun event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
6	INT2_EN_FRAME_DONE	R/W	0h	Enable Frame Done Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A frame done event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
5	INT2_EN_OVERRUN	R/W	0h	Enable Buffer Overrun Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = A buffer overrun event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn
4	INT2_EN_EOF_ERR	R/W	0h	Enable End-of-Frame Error Interrupt to INT2 bit This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event. 0h (R/W) = This event will not trigger an interrupt on RX_INT2. 1h (R/W) = An end-of-frame error event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register Reset type: SYSRSn

**Table 27-64. RX\_INT2\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	INT2_EN_TYPE_ERR	R/W	0h	<p>Enable Frame Type Error Interrupt to INT2 bit</p> <p>This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event.</p> <p>0h (R/W) = This event will not trigger an interrupt on RX_INT2.</p> <p>1h (R/W) = A frame type error event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register</p> <p>Reset type: SYSRSn</p>
2	INT2_EN_CRC_ERR	R/W	0h	<p>Enable CRC Error Interrupt to INT2 bit</p> <p>This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event.</p> <p>0h (R/W) = This event will not trigger an interrupt on RX_INT2.</p> <p>1h (R/W) = A CRC error will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register</p> <p>Reset type: SYSRSn</p>
1	INT2_EN_FRAME_WD_T O	R/W	0h	<p>Enable Frame Watchdog Timeout Interrupt to INT2 bit</p> <p>This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event.</p> <p>0h (R/W) = This event will not trigger an interrupt on RX_INT2.</p> <p>1h (R/W) = A frame watchdog timeout event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register</p> <p>Reset type: SYSRSn</p>
0	INT2_EN_PING_WD_TO	R/W	0h	<p>Enable Ping Watchdog Timeout Interrupt to INT2 bit</p> <p>This is an enable register which decides whether an interrupt (RX_INT2) will be generated on the enabled event.</p> <p>0h (R/W) = This event will not trigger an interrupt on RX_INT2.</p> <p>1h (R/W) = A ping watchdog timeout event will trigger an interrupt on RX_INT2. The event itself will be latched in the corresponding bit in the RX_EVT_STS Register</p> <p>Reset type: SYSRSn</p>

### 27.6.3.21 RX\_LOCK\_CTRL Register (Offset = 1Eh) [Reset = 0000h]

RX\_LOCK\_CTRL is shown in [Figure 27-62](#) and described in [Table 27-65](#).

Return to the [Summary Table](#).

Receive lock control register

**Figure 27-62. RX\_LOCK\_CTRL Register**

15	14	13	12	11	10	9	8
KEY							
W-0h							
7	6	5	4	3	2	1	0
RESERVED							LOCK
R-0h							R/W-0h

**Table 27-65. RX\_LOCK\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	KEY	W	0h	Write Key. In order to write to this register, 0xA5 must be written to this field at the same time. Otherwise, writes are ignored. The key is cleared immediately after writing, so it must be written again for every change to this register. Reset type: SYSRSn
7-1	RESERVED	R	0h	Reserved
0	LOCK	R/W	0h	Control Register Lock Enable bit This bit locks the contents of all the receive control registers that support a lock protection. Once locked, further writes will not take effect until SYSRS unlocks the register. Once set, further writes even to this bit will be ignored. 0h (R/W) = Receive control registers can be modified and are not locked. 1h (R/W) = Receive control registers are locked and cannot be modified until this bit is cleared by SYSRS. Any further writes to this bit are ignored. Note: The KEY field must contain 0xA5 for any write to this bit to take effect. Reset type: SYSRSn

### 27.6.3.22 RX\_ECC\_DATA Register (Offset = 20h) [Reset = 00000000h]

RX\_ECC\_DATA is shown in [Figure 27-63](#) and described in [Table 27-66](#).

Return to the [Summary Table](#).

Receive ECC data register

**Figure 27-63. RX\_ECC\_DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA_HIGH																DATA_LOW															
R/W-0h																R/W-0h															

**Table 27-66. RX\_ECC\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	DATA_HIGH	R/W	0h	Upper 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC(SEC-DED) the entire 32-bit register and update TX_ECC_VAL register with the results. Software should write to these 16 bits of the register in a 32-bit write when needing to compute ECC for 32-bits for the full TX_ECC_DATA register. Reset type: SYSRSn
15-0	DATA_LOW	R/W	0h	Lower 16 bits of ECC Data Writing to this bitfield will cause the ECC logic to compute the ECC(SEC-DED) for these 16 bits and update the TX_ECC_VAL register with the results. Software should write to these register bits as a 16-bit write when needing to compute ECC for 16-bits. Reset type: SYSRSn

**27.6.3.23 RX\_ECC\_VAL Register (Offset = 22h) [Reset = 0000h]**

RX\_ECC\_VAL is shown in [Figure 27-64](#) and described in [Table 27-67](#).

Return to the [Summary Table](#).

Receive ECC value register

**Figure 27-64. RX\_ECC\_VAL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		ECC_VAL					
R-0h		R/W-0h					

**Table 27-67. RX\_ECC\_VAL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-0	ECC_VAL	R/W	0h	ECC Value for SEC-DED check This field contains the ECC value to be used for SEC-DED either for 16-bit or 32-bit data in the RX_ECC_DATA register. Reset type: SYSRSn



### 27.6.3.24 RX\_ECC\_SEC\_DATA Register (Offset = 24h) [Reset = 0000000h]

RX\_ECC\_SEC\_DATA is shown in [Figure 27-65](#) and described in [Table 27-68](#).

Return to the [Summary Table](#).

Receive ECC corrected data register

**Figure 27-65. RX\_ECC\_SEC\_DATA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEC_DATA																															
R-0h																															

**Table 27-68. RX\_ECC\_SEC\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SEC_DATA	R	0h	<p>ECC Single Error Corrected Data</p> <p>The ECC corrected data will be available in this register. This value is valid only when there are no bit errors, or a single bit error was detected. Otherwise, the contents of this register are invalid and should not be used.</p> <p>Reset type: SYSRSn</p>

### 27.6.3.25 RX\_ECC\_LOG Register (Offset = 26h) [Reset = 0003h]

RX\_ECC\_LOG is shown in [Figure 27-66](#) and described in [Table 27-69](#).

Return to the [Summary Table](#).

Receive ECC log and status register

**Figure 27-66. RX\_ECC\_LOG Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						MBE	SBE
R-0h						R-1h	R-1h

**Table 27-69. RX\_ECC\_LOG Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	MBE	R	1h	<p><b>Multiple Bit Errors Detected</b> This bit indicates the occurrence of multiple bit errors. The data is corrupted and cannot be corrected. If this bit is set, the data present in RX_ECC_SEC_DATA is invalid and should not be used.</p> <p>0h (R) Multiple Bit Errors were not detected. Check the SBE bit for single bit errors. 1h (R) Multiple Bit Errors were detected. The data is not able to be corrected. The value present in RX_ECC_SEC_DATA is invalid and should not be used.</p> <p>Reset type: SYSRSn</p>
0	SBE	R	1h	<p><b>Single Bit Error Detected</b> This bit indicates the occurrence of a single bit error in the data. The data is autocorrected and placed into the RX_ECC_SEC_DATA register. This bit is valid only if MBE is 0.</p> <p>0h (R) No bit errors were detected. The value in RX_ECC_SEC_DATA is correct. 1h (R) A single bit error was detected and corrected. The corrected data is present in RX_ECC_SEC_DATA.</p> <p>Reset type: SYSRSn</p>

### 27.6.3.26 RX\_FRAME\_TAG\_CMP Register (Offset = 28h) [Reset = 0000h]

RX\_FRAME\_TAG\_CMP is shown in [Figure 27-67](#) and described in [Table 27-70](#).

Return to the [Summary Table](#).

Receive frame tag compare register

**Figure 27-67. RX\_FRAME\_TAG\_CMP Register**

15	14	13	12	11	10	9	8
RESERVED						BROADCAST_EN	CMP_EN
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TAG_MASK				TAG_REF			
R/W-0h				R/W-0h			

**Table 27-70. RX\_FRAME\_TAG\_CMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9	BROADCAST_EN	R/W	0h	<p>Broadcast Enable bit</p> <p>This will enable the reception of a ping frame broadcast. When this bit is set, bit 3 of the received tag will be treated as a broadcast notification. If bit 3 of the received tag is set to 1, a ping tag match event will be triggered regardless of the. A match caused by the comparison of TAG_MASK and TAG_REF will still be considered a match and the frame tag match event will be triggered as normal. This bit only takes effect only if CMP_EN is set to 1.</p> <p>0h (R/W) Broadcast frame match disabled.</p> <p>1h (R/W) Broadcast frame match enabled.</p> <p>Reset type: SYSRSn</p>
8	CMP_EN	R/W	0h	<p>Frame Tag Compare Enable bit</p> <p>Set this bit to enable the comparison of an incoming frame tag and the value stored in the frame tag reference. A match caused by the comparison of TAG_MASK, TAG_REF, and the incoming frame tag will trigger the appropriate frame tag match event.</p> <p>0h (R/W) Frame tag comparison is disabled.</p> <p>1h (R/W) Frame tag comparison is enabled.</p> <p>Reset type: SYSRSn</p>
7-4	TAG_MASK	R/W	0h	<p>Frame Tag Mask</p> <p>Any bit position in this register set to 0 will be used in the comparison of the incoming frame tag and the value stored in TAG_REF. A bit position set to 1 will be ignored in the tag comparison.</p> <p>This mask value is used only for non-ping frames.</p> <p>Reset type: SYSRSn</p>
3-0	TAG_REF	R/W	0h	<p>Frame Tag Reference</p> <p>The reference tag to check against when comparing the TAG_MASK and the incoming frame tag.</p> <p>This reference value is used only for non-ping frames.</p> <p>Reset type: SYSRSn</p>

### 27.6.3.27 RX\_PING\_TAG\_CMP Register (Offset = 29h) [Reset = 0000h]

RX\_PING\_TAG\_CMP is shown in [Figure 27-68](#) and described in [Table 27-71](#).

Return to the [Summary Table](#).

Receive ping tag compare register

**Figure 27-68. RX\_PING\_TAG\_CMP Register**

15	14	13	12	11	10	9	8
RESERVED						BROADCAST_EN	CMP_EN
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TAG_MASK				TAG_REF			
R/W-0h				R/W-0h			

**Table 27-71. RX\_PING\_TAG\_CMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9	BROADCAST_EN	R/W	0h	<p>Broadcast Enable bit</p> <p>This will enable the reception of a ping frame broadcast. When this bit is set, bit 3 of the received tag will be treated as a broadcast notification. If bit 3 of the received tag is set to 1, a ping tag match event will be triggered regardless of the. A match caused by the comparison of TAG_MASK and TAG_REF will still be considered a match and the ping tag match event will be triggered as normal. This bit only takes effect only if CMP_EN is set to 1.</p> <p>0h (R/W) Broadcast frame match disabled.</p> <p>1h (R/W) Broadcast frame match enabled.</p> <p>Reset type: SYSRSn</p>
8	CMP_EN	R/W	0h	<p>Ping Tag Compare Enable bit</p> <p>Set this bit to enable the comparison of an incoming ping tag and the value stored in the ping tag reference. A match caused by the comparison of TAG_MASK, TAG_REF, and the incoming ping tag will trigger a ping frame tag match event.</p> <p>0h (R/W) Ping tag comparison is disabled.</p> <p>1h (R/W) Ping tag comparison is enabled.</p> <p>Reset type: SYSRSn</p>
7-4	TAG_MASK	R/W	0h	<p>Ping Tag Mask</p> <p>Any bit position in this register set to 0 will be used in the comparison of the incoming ping frame tag and the value stored in TAG_REF. A bit position set to 1 will be ignored in the tag comparison. This mask value is used only for ping frames.</p> <p>Reset type: SYSRSn</p>
3-0	TAG_REF	R/W	0h	<p>Ping Tag Reference</p> <p>The reference tag to check against when comparing the TAG_MASK and the incoming ping tag. This reference value is used only for ping frames.</p> <p>Reset type: SYSRSn</p>

### 27.6.3.28 RX\_TRIG\_CTRL\_0 Register (Offset = 2Ch) [Reset = 0000000h]

RX\_TRIG\_CTRL\_0 is shown in [Figure 27-69](#) and described in [Table 27-72](#).

Return to the [Summary Table](#).

Receive Trigger Control register 0

**Figure 27-69. RX\_TRIG\_CTRL\_0 Register**

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W-0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W-0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED			TRIG_SEL			TRIG_EN	
R-0h			R/W-0h			R/W-0h	

**Table 27-72. RX\_TRIG\_CTRL\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	TRIG_SEL	R/W	0h	This is the mux select value which selects which of the inputs will be used as the trigger source. Reset type: SYSRSn
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module. Reset type: SYSRSn

**27.6.3.29 RX\_TRIG\_WIDTH\_0 Register (Offset = 2Eh) [Reset = 0000000h]**

RX\_TRIG\_WIDTH\_0 is shown in [Figure 27-70](#) and described in [Table 27-73](#).

Return to the [Summary Table](#).

Receive Trigger Width register 0

**Figure 27-70. RX\_TRIG\_WIDTH\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																RX_TRIG_WIDTH															
R-0h																R/W-0h															

**Table 27-73. RX\_TRIG\_WIDTH\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	RX_TRIG_WIDTH	R/W	0h	This register decides the width(in SYSCLK cycles) of wide pulse output of the RX trigger module. Reset type: SYSRSn

### 27.6.3.30 RX\_DLYLINE\_CTRL Register (Offset = 30h) [Reset = 0000h]

RX\_DLYLINE\_CTRL is shown in [Figure 27-71](#) and described in [Table 27-74](#).

Return to the [Summary Table](#).

Receive delay line control register

**Figure 27-71. RX\_DLYLINE\_CTRL Register**

15	14	13	12	11	10	9	8
RESERVED		RXD1_DLY				RXD0_DLY	
R-0h		R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
RXD0_DLY			RXCLK_DLY				
R/W-0h			R/W-0h				

**Table 27-74. RX\_DLYLINE\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14-10	RXD1_DLY	R/W	0h	Delay Line Tap Select for RXD1 This bitfield selects the number of delay elements inserted into the RXD1 path from the pin boundary to the receiver core. 0h (R/W) Zero delay elements are included in the RXD1 path. RXD1 is taken directly from the pin. 1h (R/W) One delay element is included in the RXD1 path. 2h (R/W) Two delay elements are included in the RXD1 path. ... 1Fh (R/W) 31 delay elements are included in the RXD1 path, the maximum. Reset type: SYSRSn
9-5	RXD0_DLY	R/W	0h	Delay Line Tap Select for RXD0 This bitfield selects the number of delay elements inserted into the RXD0 path from the pin boundary to the receiver core. 0h (R/W) Zero delay elements are included in the RXD0 path. RXD0 is taken directly from the pin. 1h (R/W) One delay element is included in the RXD0 path. 2h (R/W) Two delay elements are included in the RXD0 path. ... 1Fh (R/W) 31 delay elements are included in the RXD0 path, the maximum. Reset type: SYSRSn
4-0	RXCLK_DLY	R/W	0h	Delay Line Tap Select for RXCLK This bitfield selects the number of delay elements inserted into the RXCLK path from the pin boundary to the receiver core. 0h (R/W) Zero delay elements are included in the RXCLK path. RXCLK is taken directly from the pin. 1h (R/W) One delay element is included in the RXCLK path. 2h (R/W) Two delay elements are included in the RXCLK path. ... 1Fh (R/W) 31 delay elements are included in the RXCLK path, the maximum. Reset type: SYSRSn

### 27.6.3.31 RX\_TRIG\_CTRL\_1 Register (Offset = 32h) [Reset = 0000000h]

RX\_TRIG\_CTRL\_1 is shown in [Figure 27-72](#) and described in [Table 27-75](#).

Return to the [Summary Table](#).

Receive Trigger Control register 1

**Figure 27-72. RX\_TRIG\_CTRL\_1 Register**

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W-0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W-0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED			TRIG_SEL			TRIG_EN	
R-0h			R/W-0h			R/W-0h	

**Table 27-75. RX\_TRIG\_CTRL\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	TRIG_SEL	R/W	0h	This is the mux select value which selects which of the inputs will be used as the trigger source. Reset type: SYSRSn
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module. Reset type: SYSRSn



### 27.6.3.32 RX\_TRIG\_CTRL\_2 Register (Offset = 34h) [Reset = 0000000h]

RX\_TRIG\_CTRL\_2 is shown in [Figure 27-73](#) and described in [Table 27-76](#).

Return to the [Summary Table](#).

Receive Trigger Control register 2

**Figure 27-73. RX\_TRIG\_CTRL\_2 Register**

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W-0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W-0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED			TRIG_SEL			TRIG_EN	
R-0h			R/W-0h			R/W-0h	

**Table 27-76. RX\_TRIG\_CTRL\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	TRIG_SEL	R/W	0h	This is the mux select value which selects which of the inputs will be used as the trigger source. Reset type: SYSRSn
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module. Reset type: SYSRSn

### 27.6.3.33 RX\_TRIG\_CTRL\_3 Register (Offset = 36h) [Reset = 0000000h]

RX\_TRIG\_CTRL\_3 is shown in [Figure 27-74](#) and described in [Table 27-77](#).

Return to the [Summary Table](#).

Receive Trigger Control register 3

**Figure 27-74. RX\_TRIG\_CTRL\_3 Register**

31	30	29	28	27	26	25	24
RX_TRIG_DLY							
R/W-0h							
23	22	21	20	19	18	17	16
RX_TRIG_DLY							
R/W-0h							
15	14	13	12	11	10	9	8
RX_TRIG_DLY							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED			TRIG_SEL			TRIG_EN	
R-0h			R/W-0h			R/W-0h	

**Table 27-77. RX\_TRIG\_CTRL\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RX_TRIG_DLY	R/W	0h	This is the 24 bit count of the trigger delay in SYSCLK cycles. If enabled, the Trigger-1 output of the trigger module will generate a 3 SYSCLK wide trigger pulse after the selected input trigger source sees a rising edge with a delay defined by this 24-bit value. Reset type: SYSRSn
7-5	RESERVED	R	0h	Reserved
4-1	TRIG_SEL	R/W	0h	This is the mux select value which selects which of the inputs will be used as the trigger source. Reset type: SYSRSn
0	TRIG_EN	R/W	0h	This is the enable for the RX output trigger generation. The output triggers will be generated only if this bit is set to 1. If this bit is 0, then no trigger will be generated by this module. Reset type: SYSRSn

### 27.6.3.34 RX\_VIS\_1 Register (Offset = 38h) [Reset = 0000000h]

RX\_VIS\_1 is shown in [Figure 27-75](#) and described in [Table 27-78](#).

Return to the [Summary Table](#).

Receive debug visibility register 1

**Figure 27-75. RX\_VIS\_1 Register**

31	30	29	28	27	26	25	24	
RESERVED								
R-0h								
23	22	21	20	19	18	17	16	
RESERVED								
R-0h								
15	14	13	12	11	10	9	8	
RESERVED								
R-0h								
7	6	5	4	3	2	1	0	
RESERVED				RX_CORE_ST S	RESERVED			
R-0h				R-0h	R-0h			

**Table 27-78. RX\_VIS\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	RX_CORE_STS	R	0h	<p>Receiver Core Status bit</p> <p>This bit indicates the status of the receiver core. If this bit is set, the receiver should undergo a reset and subsequent resynchronization with the transmitter. This bit will be always be set when the receiver has detected and end of frame error or a frame type error. This bit can also be set if the receiver becomes corrupted due to noise on the signal lines. If the receiver has experienced a ping watchdog or frame watchdog timeout, this bit should be read to determine if the cause was due to a corrupt transaction, thus putting the receiver core into an unrecoverable state.</p> <p>Only a soft reset will reset the receiver core and thus reset this bit.</p> <p>0h (R) The receiver core is operating normally.</p> <p>1h (R) The receiver core has entered into an error state and should be reset.</p> <p>Reset type: SYSRSn</p>
2-0	RESERVED	R	0h	Reserved

### 27.6.3.35 RX\_UDATA\_FILTER Register (Offset = 3Ah) [Reset = 0000h]

RX\_UDATA\_FILTER is shown in [Figure 27-76](#) and described in [Table 27-79](#).

Return to the [Summary Table](#).

Receive User Data Filter Control register

**Figure 27-76. RX\_UDATA\_FILTER Register**

15	14	13	12	11	10	9	8
UDATA_MASK							
R/W-0h							
7	6	5	4	3	2	1	0
UDATA_REF							
R/W-0h							

**Table 27-79. RX\_UDATA\_FILTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	UDATA_MASK	R/W	0h	Bit Mask to be used for comparing the USERDATA field when filtering is enabled. Every bit that is '1' in this register will be masked for comparison. If a bit position is '1', then it will be considered a successful match for that bit position. Reset type: SYSRSn
7-0	UDATA_REF	R/W	0h	Reference to be used for comparing the USERDATA field when filtering is enabled. Reset type: SYSRSn

### 27.6.3.36 RX\_BUF\_BASE\_y Register (Offset = 40h + formula) [Reset = 0000h]

RX\_BUF\_BASE\_y is shown in [Figure 27-77](#) and described in [Table 27-80](#).

Return to the [Summary Table](#).

Base address for receive data buffer

Offset = 40h + (y \* 1h); where y = 0h to Fh

**Figure 27-77. RX\_BUF\_BASE\_y Register**

15	14	13	12	11	10	9	8
BASE_ADDRESS							
R-0h							
7	6	5	4	3	2	1	0
BASE_ADDRESS							
R-0h							

**Table 27-80. RX\_BUF\_BASE\_y Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	BASE_ADDRESS	R	0h	Receive Data Buffer Base Address This is the base address of the 16-word data buffer used by the receiver. Reset type: SYSRSn

### 27.6.4 FSI Registers to Driverlib Functions

**Table 27-81. FSI Registers to Driverlib Functions**

File	Driverlib Function
<b>TX_MAIN_CTRL</b>	
fsi.c	FSI_resetTxModule
fsi.c	FSI_clearTxModuleReset
fsi.h	FSI_sendTxFlush
fsi.h	FSI_stopTxFlush
<b>TX_CLK_CTRL</b>	
fsi.c	FSI_resetTxModule
fsi.c	FSI_clearTxModuleReset
fsi.h	FSI_enableTxClock
fsi.h	FSI_disableTxClock
fsi.h	FSI_configPrescalar
<b>TX_OPER_CTRL_LO</b>	
fsi.h	FSI_selectTxPLLClock
fsi.h	FSI_setTxDataWidth
fsi.h	FSI_enableTxSPIMode
fsi.h	FSI_disableTxSPIMode
fsi.h	FSI_setTxStartMode
fsi.h	FSI_setTxPingTimeoutMode
fsi.h	FSI_enableTxTDMMode
fsi.h	FSI_disableTxTDMMode
fsi.h	FSI_enableRxTDMMode
fsi.h	FSI_disableRxTDMMode
fsi.h	FSI_enableTxUserCRC

**Table 27-81. FSI Registers to Driverlib Functions (continued)**

File	Driverlib Function
fsi.h	FSI_disableTxUserCRC
<b>TX_OPER_CTRL_HI</b>	
fsi.h	FSI_setTxExtFrameTrigger
fsi.h	FSI_enableTxCRCForceError
fsi.h	FSI_disableTxCRCForceError
fsi.h	FSI_setTxECCComputeWidth
<b>TX_FRAME_CTRL</b>	
fsi.h	FSI_setTxFrameType
fsi.h	FSI_setTxSoftwareFrameSize
fsi.h	FSI_startTxTransmit
<b>TX_FRAME_TAG_UDATA</b>	
fsi.h	FSI_setTxFrameTag
fsi.h	FSI_setTxUserDefinedData
<b>TX_BUF_PTR_LOAD</b>	
fsi.h	FSI_setTxBufferPtr
<b>TX_BUF_PTR_STS</b>	
fsi.h	FSI_getTxBufferPtr
fsi.h	FSI_getTxWordCount
<b>TX_PING_CTRL</b>	
fsi.c	FSI_resetTxModule
fsi.c	FSI_clearTxModuleReset
fsi.h	FSI_enableTxPingTimer
fsi.h	FSI_disableTxPingTimer
fsi.h	FSI_enableTxExtPingTrigger
fsi.h	FSI_disableTxExtPingTrigger
<b>TX_PING_TAG</b>	
fsi.h	FSI_enableTxPingTimer
fsi.h	FSI_setTxPingTag
<b>TX_PING_TO_REF</b>	
fsi.h	FSI_enableTxPingTimer
<b>TX_PING_TO_CNT</b>	
fsi.h	FSI_getTxCurrentPingTimeoutCounter
<b>TX_INT_CTRL</b>	
fsi.h	FSI_enableTxInterrupt
fsi.h	FSI_disableTxInterrupt
<b>TX_DMA_CTRL</b>	
fsi.h	FSI_enableTxDMAEvent
fsi.h	FSI_disableTxDMAEvent
<b>TX_LOCK_CTRL</b>	
fsi.h	FSI_lockTxCtrl
<b>TX_EVT_STS</b>	
fsi.h	FSI_getTxEventStatus
<b>TX_EVT_CLR</b>	
fsi.h	FSI_clearTxEvents
<b>TX_EVT_FRC</b>	

**Table 27-81. FSI Registers to Driverlib Functions (continued)**

File	Driverlib Function
fsi.h	FSI_forceTxEvents
<b>TX_USER_CRC</b>	
fsi.h	FSI_enableTxUserCRC
<b>TX_ECC_DATA</b>	
fsi.h	FSI_setTxECCdata
<b>TX_ECC_VAL</b>	
fsi.h	FSI_getTxECCValue
<b>TX_DLYLINE_CTRL</b>	
-	
<b>TX_BUF_BASE(i)</b>	
fsi.c	FSI_writeTxBuffer
fsi.h	FSI_getTxBufferAddress
<b>RX_MAIN_CTRL</b>	
fsi.c	FSI_resetRxModule
fsi.c	FSI_clearRxModuleReset
fsi.h	FSI_enableRxInternalLoopback
fsi.h	FSI_disableRxInternalLoopback
fsi.h	FSI_enableRxSPIPairing
fsi.h	FSI_disableRxSPIPairing
<b>RX_OPER_CTRL</b>	
fsi.h	FSI_setRxDataWidth
fsi.h	FSI_enableRxSPIMode
fsi.h	FSI_disableRxSPIMode
fsi.h	FSI_setRxSoftwareFrameSize
fsi.h	FSI_setRxECCComputeWidth
fsi.h	FSI_setRxPingTimeoutMode
<b>RX_FRAME_INFO</b>	
fsi.h	FSI_getRxFrameType
<b>RX_FRAME_TAG_UDATA</b>	
fsi.h	FSI_getRxFrameTag
fsi.h	FSI_getRxUserDefinedData
<b>RX_DMA_CTRL</b>	
fsi.h	FSI_enableRxDMAEvent
fsi.h	FSI_disableRxDMAEvent
<b>RX_EVT_STS</b>	
fsi.h	FSI_getRxEventStatus
<b>RX_CRC_INFO</b>	
fsi.h	FSI_getRxReceivedCRC
fsi.h	FSI_getRxComputedCRC
<b>RX_EVT_CLR</b>	
fsi.h	FSI_clearRxEvents
<b>RX_EVT_FRC</b>	
fsi.h	FSI_forceRxEvents
<b>RX_BUF_PTR_LOAD</b>	
fsi.h	FSI_setRxBufferPtr

**Table 27-81. FSI Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>RX_BUF_PTR_STS</b>	
fsi.h	FSI_getRxBufferPtr
fsi.h	FSI_getRxWordCount
<b>RX_FRAME_WD_CTRL</b>	
fsi.c	FSI_resetRxModule
fsi.c	FSI_clearRxModuleReset
fsi.h	FSI_enableRxFrameWatchdog
fsi.h	FSI_disableRxFrameWatchdog
<b>RX_FRAME_WD_REF</b>	
fsi.h	FSI_enableRxFrameWatchdog
<b>RX_FRAME_WD_CNT</b>	
fsi.h	FSI_getRxFrameWatchdogCounter
<b>RX_PING_WD_CTRL</b>	
fsi.c	FSI_resetRxModule
fsi.c	FSI_clearRxModuleReset
fsi.h	FSI_enableRxPingWatchdog
fsi.h	FSI_disableRxPingWatchdog
<b>RX_PING_TAG</b>	
fsi.h	FSI_getRxPingTag
fsi.h	FSI_setRxPingTagRef
fsi.h	FSI_getRxPingTagRef
fsi.h	FSI_setRxPingTagMask
fsi.h	FSI_getRxPingTagMask
fsi.h	FSI_enableRxPingTagCompare
fsi.h	FSI_disableRxPingTagCompare
fsi.h	FSI_enableRxPingBroadcast
fsi.h	FSI_disableRxPingBroadcast
<b>RX_PING_WD_REF</b>	
fsi.h	FSI_enableRxPingWatchdog
<b>RX_PING_WD_CNT</b>	
fsi.h	FSI_getRxPingWatchdogCounter
<b>RX_INT1_CTRL</b>	
fsi.h	FSI_enableRxInterrupt
fsi.h	FSI_disableRxInterrupt
<b>RX_INT2_CTRL</b>	
fsi.h	FSI_enableRxInterrupt
fsi.h	FSI_disableRxInterrupt
<b>RX_LOCK_CTRL</b>	
fsi.h	FSI_lockRxCtrl
<b>RX_ECC_DATA</b>	
fsi.h	FSI_setRxECCData
<b>RX_ECC_VAL</b>	
fsi.h	FSI_setRxReceivedECCValue
<b>RX_ECC_SEC_DATA</b>	
fsi.h	FSI_getRxECCCorrectedData



**Table 27-81. FSI Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>RX_ECC_LOG</b>	
fsi.h	FSI_getRxECCLog
<b>RX_FRAME_TAG_CMP</b>	
fsi.h	FSI_setRxFrameTagRef
fsi.h	FSI_getRxFrameTagRef
fsi.h	FSI_setRxFrameTagMask
fsi.h	FSI_getRxFrameTagMask
fsi.h	FSI_enableRxFrameTagCompare
fsi.h	FSI_disableRxFrameTagCompare
fsi.h	FSI_enableRxFrameBroadcast
fsi.h	FSI_disableRxFrameBroadcast
<b>RX_PING_TAG_CMP</b>	
fsi.h	FSI_setRxPingTagRef
fsi.h	FSI_getRxPingTagRef
fsi.h	FSI_setRxPingTagMask
fsi.h	FSI_getRxPingTagMask
fsi.h	FSI_enableRxPingTagCompare
fsi.h	FSI_disableRxPingTagCompare
fsi.h	FSI_enableRxPingBroadcast
fsi.h	FSI_disableRxPingBroadcast
<b>RX_TRIG_CTRL_0</b>	
-	
<b>RX_TRIG_WIDTH_0</b>	
-	
<b>RX_DLYLINE_CTRL</b>	
fsi.c	FSI_configRxDelayLine
<b>RX_TRIG_CTRL_1</b>	
-	
<b>RX_TRIG_CTRL_2</b>	
-	
<b>RX_TRIG_CTRL_3</b>	
-	
<b>RX_VIS_1</b>	
-	
<b>RX_UDATA_FILTER</b>	
-	
<b>RX_BUF_BASE(i)</b>	
fsi.c	FSI_readRxBuffer
fsi.h	FSI_getRxBufferAddress

## Chapter 28 Inter-Integrated Circuit Module (I2C)



This chapter describes the features and operation of the inter-integrated circuit (I2C) module. The I2C module provides an interface between one of these devices and devices compliant with the NXP Semiconductors Inter-IC bus (I2C bus) specification version 2.1, and connected by way of an I2C bus. External components attached to this 2-wire serial bus can transmit/receive 1- to 8-bit data to/from the device through the I2C module. This chapter assumes the reader is familiar with the I2C bus specification.


### Note

A unit of data transmitted or received by the I2C module can have fewer than 8 bits; however, for convenience, a unit of data is called a data byte throughout this chapter. The number of bits in a data byte is selectable by way of the BC bits of the mode register, I2CMDR.

<b>28.1 Introduction</b> .....	<b>4680</b>
<b>28.2 Configuring Device Pins</b> .....	<b>4685</b>
<b>28.3 I2C Module Operational Details</b> .....	<b>4685</b>
<b>28.4 Interrupt Requests Generated by the I2C Module</b> .....	<b>4696</b>
<b>28.5 Resetting or Disabling the I2C Module</b> .....	<b>4700</b>
<b>28.6 Software</b> .....	<b>4701</b>
<b>28.7 I2C Registers</b> .....	<b>4702</b>

## 28.1 Introduction

The I2C module supports any target or controller I2C-compatible device. [Figure 28-1](#) shows an example of multiple I2C modules connected for a two-way transfer from one device to other devices.



**Figure 28-1. Multiple I2C Modules Connected**

### 28.1.1 I2C Related Collateral

#### Foundational Materials

- [C2000 Academy - I2C](#)
- [I2C Hardware Overview \(Video\)](#)
- [I2C Protocol Overview \(Video\)](#)
- [Understanding the I2C Bus Application Report](#)

#### Getting Started Materials

- [Configuring the TMS320F280x DSP as an I2C Processor Application Report](#)
- [I2C Buffers Overview \(Video\)](#)
- [I2C Dynamic Addressing Application Report](#)
- [I2C translators overview \(Video\)](#)
- [Why, When, and How to use I2C Buffers Application Report](#)

#### Expert Materials

- [I2C Bus Pull-Up Resistor Calculation Application Report](#)
- [Maximum Clock Frequency of I2C Bus Using Repeaters Application Report](#)

### 28.1.2 Features

The I2C module has the following features:

- Compliance with the NXP Semiconductors I2C bus specification (version 2.1):
  - Support for 8-bit format transfers
  - 7-bit and 10-bit addressing modes
  - General call
  - START byte mode
  - Support for multiple controller-transmitters and target-receivers
  - Support for multiple target-transmitters and controller-receivers
  - Combined controller transmit/receive and receive/transmit mode
  - Data transfer rate from 10kbps up to 400kbps (Fast-mode)
- Receive FIFO and Transmitter FIFO (16-deep x 8-bit FIFO)
- Supports two ePIE interrupts:
  - I2Cx Interrupt – Any of the following events can be configured to generate an I2Cx interrupt:
    - Transmit-data ready
    - Receive-data ready
    - Register-access ready
    - No-acknowledgment received
    - Arbitration lost
    - Stop condition detected
    - Addressed as target
  - I2Cx\_FIFO interrupts:
    - Transmit FIFO interrupt
    - Receive FIFO interrupt
- Module enable and disable capability
- Free data format mode

### 28.1.3 Features Not Supported

The I2C module does not support:

- High-speed mode (Hs-mode)
- CBUS-compatibility mode

### 28.1.4 Functional Overview

Each device connected to an I2C bus is recognized by a unique address. Each device can operate as either a transmitter or a receiver, depending on the function of the device. A device connected to the I2C bus can also be considered as the controller or the target when performing data transfers. A controller device is the device that initiates a data transfer on the bus and generates the clock signals to permit that transfer. During this transfer, any device addressed by this controller is considered a target. The I2C module supports the multi-controller mode, in which one or more devices capable of controlling an I2C bus can be connected to the same I2C bus.

For data communication, the I2C module has a serial data pin (SDA) and a serial clock pin (SCL), as shown in [Figure 28-2](#). These two pins carry information between the C28x device and other devices connected to the I2C bus. The SDA and SCL pins are both bidirectional and each must be connected to a positive supply voltage using a pull-up resistor. When the bus is free, both pins are high. The driver of these two pins has an open-drain configuration to perform the required wired-AND function.

There are two major transfer techniques:

- **Standard Mode:** Send exactly *n* data values, where *n* is a value you program in an I2C module register. See the I2CCNT register in the *I2C Registers* section for more information.
- **Repeat Mode:** Keep sending data values until you use software to initiate a STOP condition or a new START condition. See the I2CMDR register in the *I2C Registers* section for RM bit information.

The I2C module consists of the following primary blocks:

- A serial interface: one data pin (SDA) and one clock pin (SCL)
- Data registers and FIFOs to temporarily hold receive data and transmit data traveling between the SDA pin and the CPU
- Control and status registers
- A peripheral bus interface to enable the CPU to access the I2C module registers and FIFOs.
- A clock synchronizer to synchronize the I2C input clock (from the device clock generator) and the clock on the SCL pin, and to synchronize data transfers with controllers of different clock speeds
- A prescaler to divide down the input clock that is driven to the I2C module
- A noise filter on each of the two pins, SDA and SCL
- An arbitrator to handle arbitration between the I2C module (when the I2C module is a controller) and another controller
- Interrupt generation logic, so that an interrupt can be sent to the CPU
- FIFO interrupt generation logic, so that FIFO access can be synchronized to data reception and data transmission in the I2C module

[Figure 28-2](#) shows the four registers used for transmission and reception in non-FIFO mode. The CPU writes data for transmission to I2CDXR and reads received data from I2CDRR. When the I2C module is configured as a transmitter, data written to I2CDXR is copied to I2CXSR and shifted out on the SDA pin one bit at a time. When the I2C module is configured as a receiver, received data is shifted into I2CRSR and then copied to I2CDRR.




Figure 28-2. I2C Module Conceptual Block Diagram

### 28.1.5 Clock Generation

The I2C module clock determines the frequency at which the I2C module operates. A programmable prescaler in the I2C module divides down the SYSCLK to produce the I2C module clock and this I2C module clock is divided further to produce the I2C controller clock on the SCL pin. Figure 28-3 shows the clock generation diagram for I2C module.




Figure 28-3. Clocking Diagram for the I2C Module

#### Note

To meet all of the I2C protocol timing specifications, the I2C module clock must be between 7 to 12MHz.

To specify the divide-down value, initialize the IPSC field of the prescaler register, I2CPSC. The resulting frequency is:

$$\text{I2C Module Clock (Fmod)} = \frac{\text{SYSCLK}}{(\text{I2CPSC} + 1)} \quad (35)$$


The prescaler must be initialized only while the I2C module is in the reset state (IRS = 0 in I2CMDR). The prescaled frequency takes effect only when IRS is changed to 1. Changing the IPSC value while IRS = 1 has no effect.

The controller clock appears on the SCL pin when the I2C module is configured to be a controller on the I2C bus. This clock controls the timing of communication between the I2C module and a target. As shown in Figure 28-3, a second clock divider in the I2C module divides down the module clock to produce the controller clock. The clock divider uses the ICCL value of I2CCLKL to divide down the low portion of the module clock signal and uses the ICCH value of I2CCLKH to divide down the high portion of the module clock signal. See Section 28.1.6 for the controller clock frequency equation.

### 28.1.6 I2C Clock Divider Registers (I2CCLKL and I2CCLKH)

As explained in Section 28.1.5, when the I2C module is a controller, the I2C module clock is divided down further to use as the controller clock on the SCL pin. As shown in Figure 28-4, the shape of the controller clock depends on two divide-down values:

- ICCL in I2CCLKL. For each controller clock cycle, ICCL determines the amount of time the signal is low.
- ICCH in I2CCLKH. For each controller clock cycle, ICCH determines the amount of time the signal is high.



**Figure 28-4. Roles of the Clock Divide-Down Values (ICCL and ICCH)**

#### 28.1.6.1 Formula for the Controller Clock Period

The controller clock period ( $T_{\text{mst}}$ ) is a multiple of the period of the I2C Module Clock ( $T_{\text{mod}}$ ):

$$\text{Controller Clock period (Tmst)} = \frac{[(\text{ICCH} + d) + (\text{ICCL} + d)]}{\text{I2C Module Clock (Fmod)}} \quad (36)$$

where  $d$  depends on the divide-down value IPSC, as shown in Table 28-1. IPSC is described in the I2CPSC register.

**Table 28-1. Dependency of Delay  $d$  on the Divide-Down Value IPSC**

IPSC	$d$
0	7
1	6
Greater than 1	5

## 28.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

## 28.3 I2C Module Operational Details

This section provides an overview of the I2C bus protocol and how it is implemented.

### 28.3.1 Input and Output Voltage Levels

One clock pulse is generated by the controller device for each data bit transferred. Due to a variety of different technology devices that can be connected to the I2C bus, the levels of logic 0 (low) and logic 1 (high) are not fixed and depend on the associated level of  $V_{DD}$ . For details, see the device data sheet.

### 28.3.2 Selecting Pullup Resistors

The chosen pullup resistor must meet the I2C standard timings. In most circumstances, 2.2k $\Omega$  of total bus resistance to VDDIO is sufficient. The value of the pullup resistance used on both the SCL and SDA pins be matched is also recommended. For evaluating pullup resistor values for a particular design, see the [I2C Bus Pullup Resistor Calculation Application Report](#).

### 28.3.3 Data Validity

The data on SDA must be stable during the high period of the clock (see [Figure 28-5](#)). The high or low state of the data line, SDA, must change only when the clock signal on SCL is low.




Figure 28-5. Bit Transfer on the I2C bus

### 28.3.4 Operating Modes

The I2C module has four basic operating modes to support data transfers as a controller and as a target. See [Table 28-2](#) for the names and descriptions of the modes.

If the I2C module is a controller, the I2C module begins as a controller-transmitter and typically transmits an address for a particular target. When giving data to the target, the I2C module must remain a controller-transmitter. To receive data from a target, the I2C module must be changed to the controller-receiver mode.

If the I2C module is a target, the I2C module begins as a target-receiver and typically sends acknowledgment when the I2C module recognizes the target address from a controller. If the controller is sending data to the I2C module, the module must remain a target-receiver. If the controller has requested data from the I2C module, the module must be changed to the target-transmitter mode.



**Table 28-2. Operating Modes of the I2C Module**

Operating Mode	Description
Target-receiver mode	The I2C module is a target and receives data from a controller. All targets begin in this mode. In this mode, serial data bits received on SDA are shifted in with the clock pulses that are generated by the controller. As a target, the I2C module does not generate the clock signal, but can hold SCL low while the intervention of the device is required (RSFULL = 1 in I2CSTR) after a byte has been received. See <a href="#">Section 28.3.8</a> for more details.
Target-transmitter mode	The I2C module is a target and transmits data to a controller. This mode can be entered only from the target-receiver mode; the I2C module must first receive a command from the controller. When using any of the 7-bit/10-bit addressing formats, the I2C module enters the target-transmitter mode if the target address byte is the same as the address (in I2COAR) and the controller has transmitted R/ $\bar{W}$ = 1. As a target-transmitter, the I2C module then shifts the serial data out on SDA with the clock pulses that are generated by the controller. While a target, the I2C module does not generate the clock signal, but it can hold SCL low while the intervention of the device is required (XSMT = 0 in I2CSTR) after a byte has been transmitted. See <a href="#">Section 28.3.8</a> for more details.
Controller-receiver mode	The I2C module is a controller and receives data from a target. This mode can be entered only from the controller-transmitter mode; the I2C module must first transmit a command to the target. When using any of the 7-bit/10-bit addressing formats, the I2C module enters the controller-receiver mode after transmitting the target address byte and R/ $\bar{W}$ = 1. Serial data bits on SDA are shifted into the I2C module with the clock pulses generated by the I2C module on SCL. The clock pulses are inhibited and SCL is held low when the intervention of the device is required (RSFULL = 1 in I2CSTR) after a byte has been received.
Controller-transmitter mode	The I2C module is a controller and transmits control information and data to a target. All controllers begin in this mode. In this mode, data assembled in any of the 7-bit/10-bit addressing formats is shifted out on SDA. The bit shifting is synchronized with the clock pulses generated by the I2C module on SCL. The clock pulses are inhibited and SCL is held low when the intervention of the device is required (XSMT = 0 in I2CSTR) after a byte has been transmitted.

To summarize, SCL is held low in the following conditions:

- When an overrun condition is detected (RSFULL = 1), in Target-receiver mode.
- When an underflow condition is detected (XSMT = 0), in Target-transmitter mode.

I2C target nodes accept and provide data when the I2C controller node requests data.

- To release SCL in target-receiver mode, read data from I2CDRR.
- To release SCL in target-transmitter mode, write data to I2CDXR.
- To force a release without handling the data, reset the module using the I2CMDR.IRS bit.

**Table 28-3. Controller-Transmitter/Receiver Bus Activity Defined by the RM, STT, and STP Bits of I2CMDR**

RM	STT	STP	Bus Activity <sup>(1)</sup>	Description
0	0	0	None	No activity
0	0	1	P	STOP condition
0	1	0	S-A-D..(n)..D.	START condition, target address, n data bytes (n = value in I2CCNT)
0	1	1	S-A-D..(n)..D-P	START condition, target address, n data bytes, STOP condition (n = value in I2CCNT)
1	0	0	None	No activity
1	0	1	P	STOP condition
1	1	0	S-A-D-D-D.	Repeat mode transfer: START condition, target address, continuous data transfers until STOP condition or next START condition
1	1	1	None	Reserved bit combination (No activity)

(1) S = START condition; A = Address; D = Data byte; P = STOP condition;




Figure 28-6. I2C Target TX / RX Flowchart





Figure 28-7. I2C Controller TX / RX Flowchart

### 28.3.5 I2C Module START and STOP Conditions

START and STOP conditions can be generated by the I2C module when the module is configured to be a controller on the I2C bus. As shown in [Figure 28-8](#):

- The START condition is defined as a high-to-low transition on the SDA line while SCL is high. A controller drives this condition to indicate the start of a data transfer.
- The STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. A controller drives this condition to indicate the end of a data transfer.



**Figure 28-8. I2C Module START and STOP Conditions**

After a START condition and before a subsequent STOP condition, the I2C bus is considered busy, and the bus busy (BB) bit of I2CSTR is 1. Between a STOP condition and the next START condition, the bus is considered free, and BB is 0.

For the I2C module to start a data transfer with a START condition, the controller mode bit (MST) and the START condition bit (STT) in I2CMDR must both be 1. For the I2C module to end a data transfer with a STOP condition, the STOP condition bit (STP) must be set to 1. When the BB bit is set to 1 and the STT bit is set to 1, a repeated START condition is generated. For a description of I2CMDR and the bits (including MST, STT, and STP), see [Section 28.7](#).

The I2C peripheral cannot detect a START or STOP condition while in reset (IRS = 0). The BB bit remains in the cleared state (BB = 0) while the I2C peripheral is in reset (IRS = 0). When the I2C peripheral is taken out of reset (IRS set to 1), the BB bit does not correctly reflect the I2C bus status until a START or STOP condition is detected.

Follow these steps before initiating the first data transfer with I2C:

1. After taking the I2C peripheral out of reset by setting the IRS bit to 1, wait a period larger than the total time taken for the longest data transfer in the application. By waiting for a period of time after I2C comes out of reset, make sure that at least one START or STOP condition has occurred on the I2C bus and has been captured by the BB bit. After this period, the BB bit correctly reflects the state of the I2C bus.
2. Check the BB bit and verify that BB = 0 (bus not busy) before proceeding.
3. Begin data transfers.

Not resetting the I2C peripheral in between transfers makes sure that the BB bit reflects the actual bus status. If users must reset the I2C peripheral in between transfers, repeat steps 1 through 3 every time the I2C peripheral is taken out of reset.

### 28.3.6 Non-repeat Mode versus Repeat Mode

#### Non-repeat mode:

- When I2CMDR.RM = 0, I2C module is configured in non-repeat mode.
- I2CCNT register determines the number of bytes to be transmitted or received.
- If STP = 0 in I2CMDR, the ARDY bit is set when the internal data counter counts down to 0.
- If STP = 1, ARDY bit does not get set and I2C module generates a STOP condition when the internal data counter counts down to 0.

---

#### Note

In non-repeat mode (RM = 0), if I2CCNT is set to 0, I2C state machine expects to transmit or receive 65536 bytes and not 0 bytes.

---

#### Repeat mode:

- When I2CMDR.RM = 1, I2C module is configured in repeat mode.
- I2CCNT register contents do not determine the number of bytes to be transmitted or received.
- Number of bytes to be transmitted or received can be controlled by software.
- ARDY bit gets set at end of transmission and reception of each byte.

---

#### Note

Once you start I2C transaction in non-repeat mode or repeat mode, you cannot switch into another mode until the I2C transaction is completed with a STOP condition.

---

### 28.3.7 Serial Data Formats


Figure 28-9 shows an example of a data transfer on the I2C bus. The I2C module supports 1 to 8-bit data values. In Figure 28-9, 8-bit data is transferred. Each bit put on the SDA line equates to 1 pulse on the SCL line, and the values are always transferred with the most significant bit (MSB) first. The number of data values that can be transmitted or received is unrestricted. The serial data format used in Figure 28-9 is the 7-bit addressing format. The I2C module supports the formats shown in Figure 28-10 through Figure 28-12 and described in the paragraphs that follow the figures.

---

#### Note

In Figure 28-9 through Figure 28-12, n = the number of data bits (from 1 to 8) specified by the bit count (BC) field of I2CMDR.

---



**Figure 28-9. I2C Module Data Transfer (7-Bit Addressing with 8-bit Data Configuration Shown)**


### 28.3.7.1 7-Bit Addressing Format

The 7-bit addressing format is the default format after reset. Disabling expanded address (I2CMDR.XA = 0) and free data format (I2CMDR.FDF = 0) enables 7-bit addressing format.

In this format (see Figure 28-10), the first byte after a START condition (S) consists of a 7-bit target address followed by a R/W bit. R/W determines the direction of the data:

- R/W = 0: The I2C controller writes (transmits) data to the addressed target. This can be achieved by setting I2CMDR.TRX = 1 (Transmitter mode)
- R/W = 1: The I2C controller reads (receives) data from the target. This can be achieved by setting I2CMDR.TRX = 0 (Receiver mode)

An extra clock cycle dedicated for acknowledgment (ACK) is inserted after each byte. If the ACK bit is inserted by the target after the first byte from the controller, it is followed by n bits of data from the transmitter (controller or target, depending on the R/W bit). n is a number from 1 to 8 determined by the bit count (BC) field of I2CMDR. After the data bits have been transferred, the receiver inserts an ACK bit.




**Figure 28-10. I2C Module 7-Bit Addressing Format (FDF = 0, XA = 0 in I2CMDR)**

### 28.3.7.2 10-Bit Addressing Format

The 10-bit addressing format can be enabled by setting expanded address (I2CMDR.XA = 1) and disabling free data format (I2CMDR.FDF = 0).

The 10-bit addressing format (see Figure 28-11) is similar to the 7-bit addressing format, but the controller sends the target address in two separate byte transfers. The first byte consists of 11110b, the two MSBs of the 10-bit target address, and R/W. The second byte is the remaining 8 bits of the 10-bit target address. The target must send acknowledgment after each of the two byte transfers. Once the controller has written the second byte to the target, the controller can either write data or use a repeated START condition to change the data direction. For more details about using 10-bit addressing, see the NXP Semiconductors I2C bus specification.




**Figure 28-11. I2C Module 10-Bit Addressing Format (FDF = 0, XA = 1 in I2CMDR)**

### 28.3.7.3 Free Data Format

The free data format can be enabled by setting I2CMDR. FDF = 1.

In this format (see [Figure 28-12](#)), the first byte after a START condition (S) is a data byte. An ACK bit is inserted after each data byte, which can be from 1 to 8 bits, depending on the BC field of I2CMDR. No address or data-direction bit is sent. Therefore, the transmitter and the receiver must both support the free data format, and the direction of the data must be constant throughout the transfer.



**Figure 28-12. I2C Module Free Data Format (FDF = 1 in I2CMDR)**

#### Note


The free data format is not supported in the digital loopback mode (I2CMDR.DLB = 1).

**Table 28-4. How the MST and FDF Bits of I2CMDR Affect the Role of the TRX Bit of I2CMDR**

MST	FDF	I2C Module State	Function of TRX
0	0	In target mode but not free data format mode	TRX is a don't care. Depending on the command from the controller, the I2C module responds as a receiver or a transmitter.
0	1	In target mode and free data format mode	The free data format mode requires that the I2C module remains the transmitter or the receiver throughout the transfer. TRX identifies the role of the I2C module: TRX = 1: The I2C module is a transmitter. TRX = 0: The I2C module is a receiver.
1	0	In controller mode but not free data format mode	TRX = 1: The I2C module is a transmitter. TRX = 0: The I2C module is a receiver.
1	1	In controller mode and free data format mode	TRX = 0: The I2C module is a receiver. TRX = 1: The I2C module is a transmitter.

### 28.3.7.4 Using a Repeated START Condition

I2C controller can communicate with multiple target addresses without having to give up control of the I2C bus by driving a STOP condition. This can be achieved by driving another START condition at the end of each data type. The repeated START condition can be used with the 7-bit addressing and 10-bit addressing. [Figure 28-13](#) shows a repeated START condition in the 7-bit addressing format.



**Figure 28-13. Repeated START Condition (in This Case, 7-Bit Addressing Format)**


#### Note

In [Figure 28-13](#), n = the number of data bits (from 1 to 8) specified by the bit count (BC) field of I2CMDR.

### 28.3.8 Clock Synchronization

Under normal conditions, only one controller device generates the clock signal, SCL. During the arbitration procedure, however, there are two or more controllers and the clock must be synchronized so that the data output can be compared. [Figure 28-14](#) illustrates the clock synchronization. The wired-AND property of SCL means that a device that first generates a low period on SCL overrules the other devices. At this high-to-low transition, the clock generators of the other devices are forced to start a low period. The SCL is held low by the device with the longest low period. The other devices that finish the low periods must wait for SCL to be released, before starting the high periods. A synchronized signal on SCL is obtained, where the slowest device determines the length of the low period and the fastest device determines the length of the high period.

If a device pulls down the clock line for a longer time, the result is that all clock generators must enter the wait state. In this way, a target slows down a fast controller and the slow device creates enough time to store a received byte or to prepare a byte to be transmitted.



**Figure 28-14. Synchronization of Two I2C Clock Generators During Arbitration**




### 28.3.9 Arbitration

If two or more controller-transmitters attempt to start a transmission on the same bus at approximately the same time, an arbitration procedure is invoked. The arbitration procedure uses the data presented on the serial data bus (SDA) by the competing transmitters. Figure 28-15 illustrates the arbitration procedure between two devices. The first controller-transmitter that releases the SDA line high is overruled by another controller-transmitter that drives the SDA low. The arbitration procedure gives priority to the device that transmits the serial data stream with the lowest binary value. If two or more devices send identical first bytes, arbitration continues on the subsequent bytes.

If the I2C module is the losing controller, the I2C module switches to the target-receiver mode, sets the arbitration lost (ARBL) flag, and generates the arbitration-lost interrupt request.

If during a serial transfer the arbitration procedure is still in progress when a repeated START condition or a STOP condition is transmitted to SDA, the controller-transmitters involved must send the repeated START condition or the STOP condition at the same position in the format frame. Arbitration is not allowed between:

- A repeated START condition and a data bit
- A STOP condition and a data bit
- A repeated START condition and a STOP condition




**Figure 28-15. Arbitration Procedure Between Two Controller-Transmitters**

### 28.3.10 Digital Loopback Mode

The I2C module support a self-test mode called digital loopback, which is enabled by setting the DLB bit in the I2CMDR register. In this mode, data transmitted out of the I2CDXR register is received in the I2CDRR register. The data follows an internal path, and takes n cycles to reach I2CDRR, where:

$$n = 8 * (\text{SYSCLK}) / (\text{I2C module clock (Fmod)})$$

The transmit clock and the receive clock are the same. The address seen on the external SDA pin is the address in the I2COAR register. Figure 28-16 shows the signal routing in digital loopback mode.



**Figure 28-16. Pin Diagram Showing the Effects of the Digital Loopback Mode (DLB) Bit**

**Note**

The free data format (I2CMDR.FDF = 1) is not supported in digital loopback mode.

### 28.3.11 NACK Bit Generation

When the I2C module is a receiver (controller or target), the I2C module can acknowledge or ignore bits sent by the transmitter. To ignore any new bits, the I2C module must send a no-acknowledge (NACK) bit during the acknowledge cycle on the bus. [Table 28-5](#) summarizes the various ways you can allow the I2C module to send a NACK bit.

#### Note

When a NACK is sent, the following occurs:

1. The STP in I2CMR is cleared
2. SCL is held low
3. The NACK in I2CSTR is set

**Table 28-5. Ways to Generate a NACK Bit**

I2C Module Condition	NACK Bit Generation Options
Target-receiver modes	Allow an overrun condition (RSFULL = 1 in I2CSTR) Reset the module (IRS = 0 in I2CMR) Set the NACKMOD bit of I2CMR before the rising edge of the last data bit you intend to receive
Controller-receiver mode AND Repeat mode (RM = 1 in I2CMR)	Generate a STOP condition (STP = 1 in I2CMR) Reset the module (IRS = 0 in I2CMR) Set the NACKMOD bit of I2CMR before the rising edge of the last data bit you intend to receive
Controller-receiver mode AND Nonrepeat mode (RM = 0 in I2CMR)	If STP = 1 in I2CMR, allow the internal data counter to count down to 0 and thus force a STOP condition If STP = 0, make STP = 1 to generate a STOP condition Reset the module (IRS = 0 in I2CMR) Set STP = 1 to generate a STOP condition Set the NACKMOD bit of I2CMR before the rising edge of the last data bit you intend to receive

### 28.4 Interrupt Requests Generated by the I2C Module

Each I2C module can generate two CPU interrupts.

1. Basic I2C interrupt: Possible basic I2C interrupt sources that can trigger this interrupt are described in [Section 28.4.1](#).
2. I2C FIFO interrupt: Possible I2C FIFO interrupt sources that can trigger this interrupt are described in [Section 28.4.2](#)

### 28.4.1 Basic I2C Interrupt Requests

The I2C module generates the interrupt requests described in [Table 28-6](#). As shown in [Figure 28-17](#), all requests are multiplexed through an arbiter to a single I2C interrupt request to the CPU. Each interrupt request has a flag bit in the status register (I2CSTR) and an enable bit in the interrupt enable register (I2CIER). When one of the specified events occurs, the flag bit is set. If the corresponding enable bit is 0, the interrupt request is blocked. If the enable bit is 1, the request is forwarded to the CPU as an I2C interrupt.


The I2C interrupt is one of the maskable interrupts of the CPU. As with any maskable interrupt request, if the request is properly enabled in the CPU, the CPU executes the corresponding interrupt service routine (I2CINT1A\_ISR). The I2CINT1A\_ISR for the I2C interrupt can determine the interrupt source by reading the interrupt source register, I2CISRC. Then the I2CINT1A\_ISR can branch to the appropriate subroutine.

After the CPU reads I2CISRC, the following events occur:

1. The flag for the source interrupt is cleared in I2CSTR. Exception: The ARDY, RRDY, and XRDY bits in I2CSTR are not cleared when I2CISRC is read. To clear one of these bits, write a 1 to the bit.
2. The arbiter determines which of the remaining interrupt requests has the highest priority, writes the code for that interrupt to I2CISRC, and forwards the interrupt request to the CPU.

**Table 28-6. Descriptions of the Basic I2C Interrupt Requests**

I2C Interrupt Request	Interrupt Source
XRDYINT	<p>Transmit ready condition: The data transmit register (I2CDXR) is ready to accept new data because the previous data has been copied from I2CDXR to the transmit shift register (I2CXSR).</p> <p>As an alternative to using XRDYINT, the CPU can poll the XRDY bit of the status register, I2CSTR. XRDYINT must not be used when in FIFO mode. Use the FIFO interrupts instead.</p>
RRDYINT	<p>Receive ready condition: The data receive register (I2CDRR) is ready to be read because data has been copied from the receive shift register (I2CRSR) to I2CDRR.</p> <p>As an alternative to using RRDYINT, the CPU can poll the RRDY bit of I2CSTR. RRDYINT must not be used when in FIFO mode. Use the FIFO interrupts instead.</p>
ARDYINT	<p>Register-access ready condition: The I2C module registers are ready to be accessed because the previously programmed address, data, and command values have been used.</p> <p>The specific events that generate ARDYINT are the same events that set the ARDY bit of I2CSTR.</p> <p>As an alternative to using ARDYINT, the CPU can poll the ARDY bit.</p>
NACKINT	<p>No-acknowledgment condition: The I2C module is configured as a controller-transmitter and did not received acknowledgment from the target-receiver.</p> <p>As an alternative to using NACKINT, the CPU can poll the NACK bit of I2CSTR.</p>
ARBLINT	<p>Arbitration-lost condition: The I2C module has lost an arbitration contest with another controller-transmitter.</p> <p>As an alternative to using ARBLINT, the CPU can poll the ARBL bit of I2CSTR.</p>
SCDINT	<p>Stop condition detected: A STOP condition was detected on the I2C bus.</p> <p>As an alternative to using SCDINT, the CPU can poll the SCD bit of the status register, I2CSTR.</p>
AASINT	<p>Addressed as target condition: The I2C has been addressed as a target device by another controller on the I2C bus.</p> <p>As an alternative to using AASINT, the CPU can poll the AAS bit of the status register, I2CSTR.</p>



**Figure 28-17. Enable Paths of the I2C Interrupt Requests**

The priorities of the basic I2C interrupt requests are listed in order of highest priority to lowest priority:

1. ARBLINT
2. NACKINT
3. ARDYINT
4. RRDYINT
5. XRDYINT
6. SCDINT
7. AATINT

The normal transmit interrupt timing makes it possible for stale data to remain in the transmit buffer if a transaction is aborted in the middle of a byte. To avoid this, set the FCM bit in the I2CEMDR register. When this bit is set, the transmit data ready interrupt is generated only when data is required for a bus transaction. In controller mode, the interrupt is first generated when the ACK of the address byte is received. In target mode, the interrupt is first generated when the address is matched. Further interrupts are generated when the data is ACKed. In this mode, XRDY is asserted at the same time as the transmit ready interrupt.

The I2C module has a backwards compatibility bit (BC) in the I2CEMDR register. The timing diagram in demonstrates the effect the backwards compatibility bit has on I2C module registers and interrupts when configured as a target-transmitter.

Target Transmitter





Figure 28-18. Backwards Compatibility Mode and Forward Compatibility Bit, Target Transmitter

### 28.4.2 I2C FIFO Interrupts

In addition to the seven basic I2C interrupts, the transmit and receive FIFOs each contain the ability to generate an interrupt (I2CINT2A). The transmit FIFO can be configured to generate an interrupt after transmitting a defined number of bytes, up to 16. The receive FIFO can be configured to generate an interrupt after receiving a defined number of bytes, up to 16. These two interrupt sources are ORed together into a single maskable CPU interrupt. Figure 28-19 shows the structure of I2C FIFO interrupt. The interrupt service routine can then read the FIFO interrupt status flags to determine from which source the interrupt came. See the I2C transmit FIFO register (I2CFFTX) and the I2C receive FIFO register (I2CFFRX) descriptions.



**Figure 28-19. I2C FIFO Interrupt**

### 28.5 Resetting or Disabling the I2C Module

You can reset or disable the I2C module in two ways:

- Write 0 to the I2C reset bit (IRS) in the I2C mode register (I2CMR). All status bits (in I2CSTR) are forced to the default values, and the I2C module remains disabled until IRS is changed to 1. The SDA and SCL pins are in the high-impedance state.
- Initiate a device reset by driving the  $\overline{\text{XRS}}$  pin low. The entire device is reset and is held in the reset state until you drive the pin high. When the  $\overline{\text{XRS}}$  pin is released, all I2C module registers are reset to the default values. The IRS bit is forced to 0, which resets the I2C module. The I2C module stays in the reset state until you write 1 to IRS.

The IRS must be 0 while you configure or reconfigure the I2C module. Forcing IRS to 0 can be used to save power and to clear error conditions.

## 28.6 Software

### 28.6.1 I2C Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
 C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/i2c

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 28.6.1.1 I2C Digital Loopback with FIFO Interrupts - SINGLE\_CORE

FILE: i2c\_ex1\_loopback.c

This program uses the internal loopback test mode of the I2C module. Both the TX and RX I2C FIFOs and their interrupts are used. The pinmux and I2C initialization is done through the sysconfig file.

A stream of data is sent and then compared to the received stream. The sent data looks like this:

```
0000 0001
0001 0002
0002 0003
....
00FE 00FF
00FF 0000
etc..
```

This pattern is repeated forever.

##### *External Connections*

- None

##### *Watch Variables*

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

#### 28.6.1.2 I2C EEPROM - SINGLE\_CORE

FILE: i2c\_ex2\_eeprom.c

This program will write 1-14 words to EEPROM and read them back. The data written and the EEPROM address written to are contained in the message structure, *i2cMsgOut*. The data read back will be contained in the message structure *i2cMsgIn*.

##### *External Connections*

- Connect external I2C EEPROM at address 0x50
- Connect DEVICE\_GPIO\_PIN\_SDAA on to external EEPROM SDA (serial data) pin
- Connect DEVICE\_GPIO\_PIN\_SCL on to external EEPROM SCL (serial clock) pin

##### *Watch Variables*

- *i2cMsgOut* - Message containing data to write to EEPROM
- *i2cMsgIn* - Message containing data read from EEPROM

#### 28.6.1.3 I2C Digital External Loopback with FIFO Interrupts - SINGLE\_CORE

FILE: i2c\_ex3\_external\_loopback.c

This program uses the I2CA and I2CB modules for achieving external loopback. The I2CA TX FIFO and the I2CB RX FIFO are used along with their interrupts.

A stream of data is sent on I2CA and then compared to the received stream on I2CB. The sent data looks like this:

```
0000 0001
0001 0002
```



0002 0003

....

00FE 00FF

00FF 0000

etc..

This pattern is repeated forever.

#### *External Connections*

- Connect SCLA(DEVICE\_GPIO\_PIN\_SCLA) to SCLB (DEVICE\_GPIO\_PIN\_SCLB)
- and SDAA(DEVICE\_GPIO\_PIN\_SDAA) to SDAB (DEVICE\_GPIO\_PIN\_SDAB)
- Connect DEVICE\_GPIO\_PIN\_LED1 to an LED used to depict data transfers.

#### *Watch Variables*

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

#### **28.6.1.4 I2C Extended Clock Stretching Controller TX - SINGLE\_CORE**

FILE: i2c\_ex7\_clock\_stretching\_controller\_tx.c

This program uses the extended clock stretching mode of the I2C module. Both the TX and RX I2C Non-FIFOs and their interrupts are used.

A stream of data is sent and then compared to the received stream.

#### **28.6.1.5 I2C Extended Clock Stretching Target RX - SINGLE\_CORE**

FILE: i2c\_ex7\_clock\_stretching\_target\_rx.c

This program uses the extended clock stretching mode of the I2C module. Both the TX and RX I2C Non-FIFOs and their interrupts are used.

A stream of data is sent and then compared to the received stream.

## **28.7 I2C Registers**

This Section describes the I2C Registers.

### **28.7.1 I2C Base Address Table**

**Table 28-7. I2C Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
I2caRegs	<a href="#">I2C_REGS</a>	I2CA_BASE	0x0000_7300	YES	-	-	YES	-	YES
I2cbRegs	<a href="#">I2C_REGS</a>	I2CB_BASE	0x0000_7340	YES	-	-	YES	-	YES

### 28.7.2 I2C\_REGS Registers

Table 28-8 lists the memory-mapped registers for the I2C\_REGS registers. All register offset addresses not listed in Table 28-8 should be considered as reserved locations and the register contents should not be modified.

**Table 28-8. I2C\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	I2COAR	I2C Own address		<a href="#">Go</a>
1h	I2CIER	I2C Interrupt Enable		<a href="#">Go</a>
2h	I2CSTR	I2C Status		<a href="#">Go</a>
3h	I2CCLKL	I2C Clock low-time divider		<a href="#">Go</a>
4h	I2CCLKH	I2C Clock high-time divider		<a href="#">Go</a>
5h	I2CCNT	I2C Data count		<a href="#">Go</a>
6h	I2CDRR	I2C Data receive		<a href="#">Go</a>
7h	I2CTAR	I2C TARGET address		<a href="#">Go</a>
8h	I2CDXR	I2C Data Transmit		<a href="#">Go</a>
9h	I2CMDR	I2C Mode		<a href="#">Go</a>
Ah	I2CISRC	I2C Interrupt Source		<a href="#">Go</a>
Bh	I2CEMDR	I2C Extended Mode		<a href="#">Go</a>
Ch	I2CPSC	I2C Prescaler		<a href="#">Go</a>
20h	I2CFFTX	I2C FIFO Transmit		<a href="#">Go</a>
21h	I2CFFRX	I2C FIFO Receive		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 28-9 shows the codes that are used for access types in this section.

**Table 28-9. I2C\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 28.7.2.1 I2COAR Register (Offset = 0h) [Reset = 0000h]

I2COAR is shown in [Figure 28-20](#) and described in [Table 28-10](#).

Return to the [Summary Table](#).

The I2C own address register (I2COAR) is a 16-bit register. The I2C module uses this register to specify its own TARGET address, which distinguishes it from other TARGETs connected to the I2C-bus. If the 7-bit addressing mode is selected (XA = 0 in I2CMDR), only bits 6-0 are used write 0s to bits 9-7.

**Figure 28-20. I2COAR Register**

15	14	13	12	11	10	9	8
RESERVED						OAR	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
OAR							
R/W-0h							

**Table 28-10. I2COAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	OAR	R/W	0h	In 7-bit addressing mode (XA = 0 in I2CMDR): 00h-7Fh Bits 6-0 provide the 7-bit TARGET address of the I2C module. Write 0s to bits 9-7. In 10-bit addressing mode (XA = 1 in I2CMDR): 000h-3FFh Bits 9-0 provide the 10-bit TARGET address of the I2C module. Reset type: SYSRSn

### 28.7.2.2 I2CIER Register (Offset = 1h) [Reset = 0000h]

I2CIER is shown in [Figure 28-21](#) and described in [Table 28-11](#).

Return to the [Summary Table](#).

I2CIER is used by the CPU to individually enable or disable I2C interrupt requests.

**Figure 28-21. I2CIER Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	AAT	SCD	XRDY	RRDY	ARDY	NACK	ARBL
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 28-11. I2CIER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6	AAT	R/W	0h	Addressed as TARGET interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
5	SCD	R/W	0h	Stop condition detected interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
4	XRDY	R/W	0h	Transmit-data-ready interrupt enable bit. This bit should not be set when using FIFO mode. Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
3	RRDY	R/W	0h	Receive-data-ready interrupt enable bit. This bit should not be set when using FIFO mode. Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
2	ARDY	R/W	0h	Register-access-ready interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
1	NACK	R/W	0h	No-acknowledgment interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled
0	ARBL	R/W	0h	Arbitration-lost interrupt enable Reset type: SYSRSn 0h (R/W) = Interrupt request disabled 1h (R/W) = Interrupt request enabled

### 28.7.2.3 I2CSTR Register (Offset = 2h) [Reset = 0410h]

I2CSTR is shown in [Figure 28-22](#) and described in [Table 28-12](#).

Return to the [Summary Table](#).

The I2C status register (I2CSTR) is a 16-bit register used to determine which interrupt has occurred and to read status information.

**Figure 28-22. I2CSTR Register**

15	14	13	12	11	10	9	8
RESERVED	TDIR	NACKSNT	BB	RSFULL	XSMT	AAT	AD0
R-0h	R/W1C-0h	R/W1C-0h	R-0h	R-0h	R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED	BYTESENT	SCD	XRDY	RRDY	ARDY	NACK	ARBL
R-0h	R/W1C-0h	R/W1C-0h	R-1h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

**Table 28-12. I2CSTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	TDIR	R/W1C	0h	TARGET direction bit Reset type: SYSRSn 0h (R/W) = I2C is not addressed as a TARGET transmitter. TDIR is cleared by one of the following events: - It is manually cleared. To clear this bit, write a 1 to it. - Digital loopback mode is enabled. - A START or STOP condition occurs on the I2C bus. 1h (R/W) = I2C is addressed as a TARGET transmitter.
13	NACKSNT	R/W1C	0h	NACK sent bit. This bit is used when the I2C module is in the receiver mode. One instance in which NACKSNT is affected is when the NACK mode is used (see the description for NACKMOD in Reset type: SYSRSn 0h (R/W) = NACK not sent. NACKSNT bit is cleared by any one of the following events: - It is manually cleared. To clear this bit, write a 1 to it. - The I2C module is reset (either when 0 is written to the IRS bit of I2CMDR or when the whole device is reset). 1h (R/W) = NACK sent: A no-acknowledge bit was sent during the acknowledge cycle on the I2C-bus.
12	BB	R	0h	Bus busy bit. BB indicates whether the I2C-bus is busy or is free for another data transfer. See the paragraph following the table for more information Reset type: SYSRSn 0h (R/W) = Bus free. BB is cleared by any one of the following events: - The I2C module receives or transmits a STOP bit (bus free). - The I2C module is reset. 1h (R/W) = Bus busy: The I2C module has received or transmitted a START bit on the bus.

**Table 28-12. I2CSTR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	RSFULL	R	0h	<p>Receive shift register full bit.</p> <p>RSFULL indicates an overrun condition during reception. Overrun occurs when new data is received into the shift register (I2CRSR) and the old data has not been read from the receive register (I2CDRR). As new bits arrive from the SDA pin, they overwrite the bits in I2CRSR. The new data will not be copied to ICDRR until the previous data is read.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No overrun detected. RSFULL is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- I2CDRR is read by the CPU. Emulator reads of the I2CDRR do not affect this bit.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = Overrun detected</p>
10	XSMT	R	1h	<p>Transmit shift register empty bit.</p> <p>XSMT = 0 indicates that the transmitter has experienced underflow. Underflow occurs when the transmit shift register (I2CXSR) is empty but the data transmit register (I2CDXR) has not been loaded since the last I2CDXR-to-I2CXSR transfer. The next I2CDXR-to-I2CXSR transfer will not occur until new data is in I2CDXR. If new data is not transferred in time, the previous data may be re-transmitted on the SDA pin.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Underflow detected (empty)</p> <p>1h (R/W) = No underflow detected (not empty). XSMT is set by one of the following events:</p> <ul style="list-style-type: none"> <li>- Data is written to I2CDXR.</li> <li>- The I2C module is reset</li> </ul>
9	AAT	R	0h	<p>Addressed-as-TARGET bit</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = In the 7-bit addressing mode, the AAT bit is cleared when receiving a NACK, a STOP condition, or a repeated START condition. In the 10-bit addressing mode, the AAT bit is cleared when receiving a NACK, a STOP condition, or by a TARGET address different from the I2C peripheral's own TARGET address.</p> <p>1h (R/W) = The I2C module has recognized its own TARGET address or an address of all zeros (general call).</p>
8	AD0	R	0h	<p>Address 0 bits</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = AD0 has been cleared by a START or STOP condition.</p> <p>1h (R/W) = An address of all zeros (general call) is detected.</p>
7	RESERVED	R	0h	Reserved
6	BYTESENT	R/W1C	0h	<p>Byte Transmit over indication.</p> <p>BYTESENT is set when the CONTROLLER/TARGET has successfully sent the byte on SCL/SDA lines. This is diagnostic register which needs to be explicitly cleared by Software. In case not cleared the stale status would keep reflecting as no automated clear incorporated to avoid corner conditions.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The I2C module has not finished transmitting the next data byte. BYTESENT is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- It is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = The I2C module has completed the transmission of a byte.</p>

**Table 28-12. I2CSTR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	SCD	R/W1C	0h	<p>Stop condition detected bit.</p> <p>SCD is set when the I2C sends or receives a STOP condition. The I2C module delays clearing of the I2CMDR[STP] bit until the SCD bit is set.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = STOP condition not detected since SCD was last cleared. SCD is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- I2CISRC is read by the CPU when it contains the value 110b (stop condition detected). Emulator reads of the I2CISRC do not affect this bit.</li> <li>- SCD is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = A STOP condition has been detected on the I2C bus.</p>
4	XRDY	R	1h	<p>Transmit-data-ready interrupt flag bit. When not in FIFO mode, XRDY indicates that the data transmit register (I2CDXR) is ready to accept new data.</p> <p>FCM=0 : When the previous data has been copied from I2CDXR to the transmit shift register (I2CXSR). The CPU can poll XRDY or use the XRDY interrupt request When in FIFO mode, use TXFFINT instead.</p> <p>FCM=1: XRDY is asserted only when next data is required it gets deasserted with write to I2CDXR. Both Polling and interrupt based data transfers are allowed in the FCM mode.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = I2CDXR not ready. XRDY is cleared when data is written to I2CDXR.</p> <p>1h (R/W) = I2CDXR ready: Data has been copied from I2CDXR to I2CXSR.</p> <p>XRDY is also forced to 1 when the I2C module is reset.</p>
3	RRDY	R/W1C	0h	<p>Receive-data-ready interrupt flag bit.</p> <p>When not in FIFO mode, RRDY indicates that the data receive register (I2CDRR) is ready to be read because data has been copied from the receive shift register (I2CRSR) to I2CDRR. The CPU can poll RRDY or use the RRDY interrupt request When in FIFO mode, use RXFFINT instead.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = I2CDRR not ready. RRDY is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- I2CDRR is read by the CPU. Emulator reads of the I2CDRR do not affect this bit.</li> <li>- RRDY is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = I2CDRR ready: Data has been copied from I2CRSR to I2CDRR.</p>
2	ARDY	R/W1C	0h	<p>Register-access-ready interrupt flag bit (only Applicable when the I2C module is in the CONTROLLER mode).</p> <p>ARDY indicates that the I2C module registers are ready to be accessed because the previously programmed address, data, and command values have been used. The CPU can poll ARDY or use the ARDY interrupt request</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The registers are not ready to be accessed. ARDY is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- The I2C module starts using the current register contents.</li> <li>- ARDY is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = The registers are ready to be accessed.</p> <p>In the nonrepeat mode (RM = 0 in I2CMDR): If STP = 0 in I2CMDR, the ARDY bit is set when the internal data counter counts down to 0. If STP = 1, ARDY is not affected (instead, the I2C module generates a STOP condition when the counter reaches 0).</p> <p>In the repeat mode (RM = 1): ARDY is set at the end of each byte transmitted from I2CDXR.</p>

**Table 28-12. I2CSTR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	NACK	R/W1C	0h	<p>No-acknowledgment interrupt flag bit.</p> <p>NACK applies when the I2C module is a CONTROLLER transmitter. NACK indicates whether the I2C module has detected an acknowledge bit (ACK) or a noacknowledge bit (NACK) from the TARGET receiver. The CPU can poll NACK or use the NACK interrupt request.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = ACK received/NACK not received. This bit is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- An acknowledge bit (ACK) has been sent by the TARGET receiver.</li> <li>- NACK is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The CPU reads the interrupt source register (I2CISRC) and the register contains the code for a NACK interrupt. Emulator reads of the I2CISRC do not affect this bit.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = NACK bit received. The hardware detects that a no-acknowledge (NACK) bit has been received.</p> <p>Note: While the I2C module performs a general call transfer, NACK is 1, even if one or more TARGETs send acknowledgment.</p>
0	ARBL	R/W1C	0h	<p>Arbitration-lost interrupt flag bit (only applicable when the I2C module is a CONTROLLER-transmitter).</p> <p>ARBL primarily indicates when the I2C module has lost an arbitration contest with another CONTROLLERtransmitter. The CPU can poll ARBL or use the ARBL interrupt request.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Arbitration not lost. AL is cleared by any one of the following events:</p> <ul style="list-style-type: none"> <li>- AL is manually cleared. To clear this bit, write a 1 to it.</li> <li>- The CPU reads the interrupt source register (I2CISRC) and the register contains the code for an AL interrupt. Emulator reads of the I2CISRC do not affect this bit.</li> <li>- The I2C module is reset.</li> </ul> <p>1h (R/W) = Arbitration lost. AL is set by any one of the following events:</p> <ul style="list-style-type: none"> <li>- The I2C module senses that it has lost an arbitration with two or more competing transmitters that started a transmission almost simultaneously.</li> <li>- The I2C module attempts to start a transfer while the BB (bus busy) bit is set to 1.</li> </ul> <p>When AL becomes 1, the CNT and STP bits of I2CMDR are cleared, and the I2C module becomes a TARGET-receiver.</p>



### 28.7.2.4 I2CCLKL Register (Offset = 3h) [Reset = 0000h]

I2CCLKL is shown in [Figure 28-23](#) and described in [Table 28-13](#).

Return to the [Summary Table](#).

I2C Clock low-time divider

**Figure 28-23. I2CCLKL Register**

15	14	13	12	11	10	9	8
I2CCLKL							
R/W-0h							
7	6	5	4	3	2	1	0
I2CCLKL							
R/W-0h							

**Table 28-13. I2CCLKL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	I2CCLKL	R/W	0h	Clock low-time divide-down value. To produce the low time duration of the CONTROLLER clock, the period of the module clock is multiplied by (ICCL + d). d is an adjustment factor based on the prescaler. See the Clock Divider Registers section of the Introduction for details. Note: These bits must be set to a non-zero value for proper I2C clock generation. Reset type: SYSRSn

### 28.7.2.5 I2CCLKH Register (Offset = 4h) [Reset = 0000h]

I2CCLKH is shown in [Figure 28-24](#) and described in [Table 28-14](#).

Return to the [Summary Table](#).

I2C Clock high-time divider

**Figure 28-24. I2CCLKH Register**

15	14	13	12	11	10	9	8
I2CCLKH							
R/W-0h							
7	6	5	4	3	2	1	0
I2CCLKH							
R/W-0h							

**Table 28-14. I2CCLKH Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	I2CCLKH	R/W	0h	<p>Clock high-time divide-down value.</p> <p>To produce the high time duration of the CONTROLLER clock, the period of the module clock is multiplied by (ICCL + d). d is an adjustment factor based on the prescaler. See the Clock Divider Registers section of the Introduction for details.</p> <p>Note: These bits must be set to a non-zero value for proper I2C clock generation.</p> <p>Reset type: SYSRSn</p>

### 28.7.2.6 I2CCNT Register (Offset = 5h) [Reset = 0000h]

I2CCNT is shown in [Figure 28-25](#) and described in [Table 28-15](#).

Return to the [Summary Table](#).

I2CCNT is a 16-bit register used to indicate how many data bytes to transfer when the I2C module is configured as a transmitter, or to receive when configured as a CONTROLLER receiver. In the repeat mode (RM = 1), I2CCNT is not used.

The value written to I2CCNT is copied to an internal data counter. The internal data counter is decremented by 1 for each byte transferred (I2CCNT remains unchanged). If a STOP condition is requested in the CONTROLLER mode (STP = 1 in I2CMDR), the I2C module terminates the transfer with a STOP condition when the countdown is complete (that is, when the last byte has been transferred).

**Figure 28-25. I2CCNT Register**

15	14	13	12	11	10	9	8
I2CCNT							
R/W-0h							
7	6	5	4	3	2	1	0
I2CCNT							
R/W-0h							

**Table 28-15. I2CCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	I2CCNT	R/W	0h	Data count value. I2CCNT indicates the number of data bytes to transfer or receive. If a STOP condition is specified (STP=1) then I2CCNT will decrease after each byte is sent until it reaches zero, which in turn will generate a STOP condition. The value in I2CCNT is a don't care when the RM bit in I2CMDR is set to 1. Reset type: SYSRSn 0h (R/W) = data count value is 65536 1h (R/W) = data count value is 1 2h (R/W) = data count value is 2 FFFFh (R/W) = data count value is 65535

### 28.7.2.7 I2CDRR Register (Offset = 6h) [Reset = 0000h]

I2CDRR is shown in [Figure 28-26](#) and described in [Table 28-16](#).

Return to the [Summary Table](#).

I2CDRR is a 16-bit register used by the CPU to read received data. The I2C module can receive a data byte with 1 to 8 bits. The number of bits is selected with the bit count (BC) bits in I2CMMDR. One bit at a time is shifted in from the SDA pin to the receive shift register (I2CRSR). When a complete data byte has been received, the I2C module copies the data byte from I2CRSR to I2CDRR. The CPU cannot access I2CRSR directly.

If a data byte with fewer than 8 bits is in I2CDRR, the data value is right-justified, and the other bits of I2CDRR(7-0) are undefined. For example, if BC = 011 (3-bit data size), the receive data is in I2CDRR(2-0), and the content of I2CDRR(7-3) is undefined.

When in the receive FIFO mode, the I2CDRR register acts as the receive FIFO buffer.

**Figure 28-26. I2CDRR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
DATA							
R-0h							

**Table 28-16. I2CDRR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	DATA	R	0h	Receive data Reset type: SYSRSn

### 28.7.2.8 I2CTAR Register (Offset = 7h) [Reset = 03FFh]

I2CTAR is shown in [Figure 28-27](#) and described in [Table 28-17](#).

Return to the [Summary Table](#).

The I2C TARGET address register (I2CSAR) is a 16-bit register for storing the next TARGET address that will be transmitted by the I2C module when it is a CONTROLLER. The SAR field of I2CSAR contains a 7-bit or 10-bit TARGET address. When the I2C module is not using the free data format (FDF = 0 in I2CMDR), it uses this address to initiate data transfers with a TARGET, or TARGETs. When the address is nonzero, the address is for a particular TARGET. When the address is 0, the address is a general call to all TARGETs. If the 7-bit addressing mode is selected (XA = 0 in I2CMDR), only bits 6-0 of I2CSAR are used write 0s to bits 9-7.

**Figure 28-27. I2CTAR Register**

15	14	13	12	11	10	9	8
RESERVED						TAR	
R-0h						R/W-3FFh	
7	6	5	4	3	2	1	0
TAR							
R/W-3FFh							

**Table 28-17. I2CTAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	TAR	R/W	3FFh	In 7-bit addressing mode (XA = 0 in I2CMDR): 00h-7Fh Bits 6-0 provide the 7-bit TARGET address that the I2C module transmits when it is in the CONTROLLER-transmitter mode. Write 0s to bits 9-7. In 10-bit addressing mode (XA = 1 in I2CMDR): 000h-3FFh Bits 9-0 provide the 10-bit TARGET address that the I2C module transmits when it is in the CONTROLLER transmitter mode. Reset type: SYSRSn

### 28.7.2.9 I2CDXR Register (Offset = 8h) [Reset = 0000h]

I2CDXR is shown in [Figure 28-28](#) and described in [Table 28-18](#).

Return to the [Summary Table](#).

The CPU writes transmit data to I2CDXR. This 16-bit register accepts a data byte with 1 to 8 bits. Before writing to I2CDXR, specify how many bits are in a data byte by loading the appropriate value into the bit count (BC) bits of I2CMR. When writing a data byte with fewer than 8 bits, make sure the value is right-aligned in I2CDXR. After a data byte is written to I2CDXR, the I2C module copies the data byte to the transmit shift register (I2CXSR). The CPU cannot access I2CXSR directly. From I2CXSR, the I2C module shifts the data byte out on the SDA pin, one bit at a time.

When in the transmit FIFO mode, the I2CDXR register acts as the transmit FIFO buffer.

**Figure 28-28. I2CDXR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
DATA							
R/W-0h							

**Table 28-18. I2CDXR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	DATA	R/W	0h	Transmit data Reset type: SYSRSn

### 28.7.2.10 I2CMDR Register (Offset = 9h) [Reset = 0000h]

I2CMDR is shown in [Figure 28-29](#) and described in [Table 28-19](#).

Return to the [Summary Table](#).

The I2C mode register (I2CMDR) is a 16-bit register that contains the control bits of the I2C module.

**Figure 28-29. I2CMDR Register**

15	14	13	12	11	10	9	8
NACKMOD	FREE	STT	RESERVED	STP	CNT	TRX	XA
R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RM	DLB	IRS	STB	FDL		BC	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	

**Table 28-19. I2CMDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	NACKMOD	R/W	0h	<p>NACK mode bit. This bit is only applicable when the I2C module is acting as a receiver.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = In the TARGET-receiver mode: The I2C module sends an acknowledge (ACK) bit to the transmitter during each acknowledge cycle on the bus. The I2C module only sends a no-acknowledge (NACK) bit if you set the NACKMOD bit.</p> <p>In the CONTROLLER-receiver mode: The I2C module sends an ACK bit during each acknowledge cycle until the internal data counter counts down to 0. At that point, the I2C module sends a NACK bit to the transmitter. To have a NACK bit sent earlier, you must set the NACKMOD bit</p> <p>1h (R/W) = In either TARGET-receiver or CONTROLLER-receiver mode: The I2C module sends a NACK bit to the transmitter during the next acknowledge cycle on the bus. Once the NACK bit has been sent, NACKMOD is cleared.</p> <p>Important: To send a NACK bit in the next acknowledge cycle, you must set NACKMOD before the rising edge of the last data bit.</p>
14	FREE	R/W	0h	<p>This bit controls the action taken by the I2C module when a debugger breakpoint is encountered.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = When I2C module is CONTROLLER: If SCL is low when the breakpoint occurs, the I2C module stops immediately and keeps driving SCL low, whether the I2C module is the transmitter or the receiver. If SCL is high, the I2C module waits until SCL becomes low and then stops.</p> <p>When I2C module is TARGET: A breakpoint forces the I2C module to stop when the current transmission/reception is complete.</p> <p>1h (R/W) = The I2C module runs free that is, it continues to operate when a breakpoint occurs.</p>
13	STT	R/W	0h	<p>START condition bit (only applicable when the I2C module is a CONTROLLER). The RM, STT, and STP bits determine when the I2C module starts and stops data transmissions (see Table 9-6). Note that the STT and STP bits can be used to terminate the repeat mode, and that this bit is not writable when IRS = 0.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = In the CONTROLLER mode, STT is automatically cleared after the START condition has been generated.</p> <p>1h (R/W) = In the CONTROLLER mode, setting STT to 1 causes the I2C module to generate a START condition on the I2C-bus</p>
12	RESERVED	R	0h	Reserved

**Table 28-19. I2CMDR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	STP	R/W	0h	<p>STOP condition bit (only applicable when the I2C module is a CONTROLLER).</p> <p>In the CONTROLLER mode, the RM,STT, and STP bits determine when the I2C module starts and stops data transmissions. Note that the STT and STP bits can be used to terminate the repeat mode, and that this bit is not writable when IRS=0. When in non-repeat mode, at least one byte must be transferred before a stop condition can be generated. The I2C module delays clearing of this bit until after the I2CSTR[SCD] bit is set. To avoid disrupting the I2C state machine, the user must wait until this bit is clear before initiating a new message.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = STP is automatically cleared after the STOP condition has been generated</p> <p>1h (R/W) = STP has been set by the device to generate a STOP condition when the internal data counter of the I2C module counts down to 0.</p>
10	CNT	R/W	0h	<p>CONTROLLER mode bit.</p> <p>CNT determines whether the I2C module is in the TARGET mode or the CONTROLLER mode. CNT is automatically changed from 1 to 0 when the I2C CONTROLLER generates a STOP condition</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = TARGET mode. The I2C module is a TARGET and receives the serial clock from the CONTROLLER.</p> <p>1h (R/W) = CONTROLLER mode. The I2C module is a CONTROLLER and generates the serial clock on the SCL pin.</p>
9	TRX	R/W	0h	<p>Transmitter mode bit.</p> <p>When relevant, TRX selects whether the I2C module is in the transmitter mode or the receiver mode.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Receiver mode. The I2C module is a receiver and receives data on the SDA pin.</p> <p>1h (R/W) = Transmitter mode. The I2C module is a transmitter and transmits data on the SDA pin.</p>
8	XA	R/W	0h	<p>Expanded address enable bit.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = 7-bit addressing mode (normal address mode). The I2C module transmits 7-bit TARGET addresses (from bits 6-0 of I2CTAR), and its own TARGET address has 7 bits (bits 6-0 of I2COAR).</p> <p>1h (R/W) = 10-bit addressing mode (expanded address mode). The I2C module transmits 10-bit TARGET addresses (from bits 9-0 of I2CTAR), and its own TARGET address has 10 bits (bits 9-0 of I2COAR).</p>
7	RM	R/W	0h	<p>Repeat mode bit (only applicable when the I2C module is a CONTROLLER-transmitter or CONTROLLER-receiver).</p> <p>The RM, STT, and STP bits determine when the I2C module starts and stops data transmissions</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Nonrepeat mode. The value in the data count register (I2CCNT) determines how many bytes are received/transmitted by the I2C module.</p> <p>1h (R/W) = Repeat mode. A data byte is transmitted each time the I2CDXR register is written to (or until the transmit FIFO is empty when in FIFO mode) until the STP bit is manually set. The value of I2CCNT is ignored. The ARDY bit/interrupt can be used to determine when the I2CDXR (or FIFO) is ready for more data, or when the data has all been sent and the CPU is allowed to write to the STP bit.</p>



**Table 28-19. I2CMDR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	DLB	R/W	0h	Digital loopback mode bit. Reset type: SYSRSn 0h (R/W) = Digital loopback mode is disabled. 1h (R/W) = Digital loopback mode is enabled. For proper operation in this mode, the CNT bit must be 1. In the digital loopback mode, data transmitted out of I2CDXR is received in I2CDRR after n device cycles by an internal path, where: $n = ((I2C \text{ input clock frequency/module clock frequency}) \times 8)$ The transmit clock is also the receive clock. The address transmitted on the SDA pin is the address in I2COAR. Note: The free data format (FDF = 1) is not supported in the digital loopback mode.
5	IRS	R/W	0h	I2C module reset bit. Reset type: SYSRSn 0h (R/W) = The I2C module is in reset/disabled. When this bit is cleared to 0, all status bits (in I2CSTR) are set to their default values. 1h (R/W) = The I2C module is enabled. This has the effect of releasing the I2C bus if the I2C peripheral is holding it.
4	STB	R/W	0h	START byte mode bit. This bit is only applicable when the I2C module is a CONTROLLER. As described in version 2.1 of the Philips Semiconductors I2C-bus specification, the START byte can be used to help a TARGET that needs extra time to detect a START condition. When the I2C module is a TARGET, it ignores a START byte from a CONTROLLER, regardless of the value of the STB bit. Reset type: SYSRSn 0h (R/W) = The I2C module is not in the START byte mode. 1h (R/W) = The I2C module is in the START byte mode. When you set the START condition bit (STT), the I2C module begins the transfer with more than just a START condition. Specifically, it generates: <ol style="list-style-type: none"> <li>1. A START condition</li> <li>2. A START byte (0000 0001b)</li> <li>3. A dummy acknowledge clock pulse</li> <li>4. A repeated START condition</li> </ol> Then, as normal, the I2C module sends the TARGET address that is in I2CTAR.
3	FDF	R/W	0h	Free data format mode bit. Reset type: SYSRSn 0h (R/W) = Free data format mode is disabled. Transfers use the 7-/10-bit addressing format selected by the XA bit. 1h (R/W) = Free data format mode is enabled. Transfers have the free data (no address) format described in Section 9.2.5. The free data format is not supported in the digital loopback mode (DLB=1).

**Table 28-19. I2CMDR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	BC	R/W	0h	<p>Bit count bits.</p> <p>BC defines the number of bits (1 to 8) in the next data byte that is to be received or transmitted by the I2C module. The number of bits selected with BC must match the data size of the other device. Notice that when BC = 000b, a data byte has 8 bits. BC does not affect address bytes, which always have 8 bits.</p> <p>Note: If the bit count is less than 8, receive data is right-justified in I2CDRR(7-0), and the other bits of I2CDRR(7-0) are undefined. Also, transmit data written to I2CDXR must be right-justified</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = 8 bits per data byte            1h (R/W) = 1 bit per data byte            2h (R/W) = 2 bits per data byte            3h (R/W) = 3 bits per data byte            4h (R/W) = 4 bits per data byte            5h (R/W) = 5 bits per data byte            6h (R/W) = 6 bits per data byte            7h (R/W) = 7 bits per data byte</p>

### 28.7.2.11 I2CISRC Register (Offset = Ah) [Reset = 0000h]

I2CISRC is shown in [Figure 28-30](#) and described in [Table 28-20](#).

Return to the [Summary Table](#).

The I2C interrupt source register (I2CISRC) is a 16-bit register used by the CPU to determine which event generated the I2C interrupt.

**Figure 28-30. I2CISRC Register**

15	14	13	12	11	10	9	8
RESERVED				WRITE_ZEROS			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
RESERVED				INTCODE			
R-0h				R-0h			

**Table 28-20. I2CISRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11-8	WRITE_ZEROS	R/W	0h	TI internal testing bits These reserved bit locations should always be written as zeros. Reset type: SYSRSn
7-3	RESERVED	R	0h	Reserved
2-0	INTCODE	R	0h	Interrupt code bits. The binary code in INTCODE indicates the event that generated an I2C interrupt. A CPU read will clear this field. If another lower priority interrupt is pending and enabled, the value corresponding to that interrupt will then be loaded. Otherwise, the value will stay cleared. The interrupt events below are listed in descending order of priority. That is INTCODE 1 (Arbitration lost) has the highest priority and INTCODE 7 (Addressed as TARGET) has the lowest priority. In the case of an arbitration lost, a no-acknowledgment condition detected, or a stop condition detected, a CPU read will also clear the associated interrupt flag bit in the I2CSTR register. Emulator reads will not affect the state of this field or of the status bits in the I2CSTR register. Reset type: SYSRSn 0h (R/W) = None 1h (R/W) = Arbitration lost 2h (R/W) = No-acknowledgment condition detected 3h (R/W) = Registers ready to be accessed 4h (R/W) = Receive data ready 5h (R/W) = Transmit data ready 6h (R/W) = Stop condition detected 7h (R/W) = Addressed as TARGET

**28.7.2.12 I2CEMDR Register (Offset = Bh) [Reset = 0001h]**

I2CEMDR is shown in [Figure 28-31](#) and described in [Table 28-21](#).

Return to the [Summary Table](#).

I2C Extended Mode

**Figure 28-31. I2CEMDR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						FCM	BC
R-0h						R/W-0h	R/W-1h

**Table 28-21. I2CEMDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	FCM	R/W	0h	Forward Compatibility mode. This bit when programmed brings the functionality of Tx request only when Tx data required regardless of data status in Tx buffer for non-FIFO mode. This register affects the XRDY behavior hence needs to be set after releasing the IRS (I2CMDR[5]). Reset type: SYSRSn 0h (R/W) = Legacy functionality of requesting Tx data upon buffer copy to shift register or upon start condition is active. Stale data is reused after illegal start, ARB Lost, NACK conditions. 1h (R/W) = New functionality of requesting data only upon ACK (address/data) is active.
0	BC	R/W	1h	Backwards compatibility mode. This bit affects the timing of the transmit status bits (XRDY and XSMT) in the I2CSTR register when in TARGET transmitter mode. Reset type: SYSRSn 0h (R/W) = See the 'Backwards Compatibility Mode Bit, TARGET Transmitter' Figure for details. 1h (R/W) = See the 'Backwards Compatibility Mode Bit, TARGET Transmitter' Figure for details.

### 28.7.2.13 I2CPSC Register (Offset = Ch) [Reset = 0000h]

I2CPSC is shown in [Figure 28-32](#) and described in [Table 28-22](#).

Return to the [Summary Table](#).

The I2C prescaler register (I2CPSC) is a 16-bit register (see [Figure 14-21](#)) used for dividing down the I2C input clock to obtain the desired module clock for the operation of the I2C module. See the device-specific data manual for the supported range of values for the module clock frequency.

IPSC must be initialized while the I2C module is in reset (IRS = 0 in I2CMDR). The prescaled frequency takes effect only when IRS is changed to 1. Changing the IPSC value while IRS = 1 has no effect.

**Figure 28-32. I2CPSC Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
IPSC							
R/W-0h							

**Table 28-22. I2CPSC Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	IPSC	R/W	0h	I2C prescaler divide-down value. IPSC determines how much the CPU clock is divided to create the module clock of the I2C module: module clock frequency = I2C input clock frequency / (IPSC + 1) Note: IPSC must be initialized while the I2C module is in reset (IRS = 0 in I2CMDR). Reset type: SYSRSn

### 28.7.2.14 I2CFFTX Register (Offset = 20h) [Reset = 0000h]

I2CFFTX is shown in [Figure 28-33](#) and described in [Table 28-23](#).

Return to the [Summary Table](#).

The I2C transmit FIFO register (I2CFFTX) is a 16-bit register that contains the I2C FIFO mode enable bit as well as the control and status bits for the transmit FIFO mode of operation on the I2C peripheral.

**Figure 28-33. I2CFFTX Register**

15	14	13	12	11	10	9	8	
RESERVED	I2CFFEN	TXFFRST	TXFFST					
R-0h	R/W-0h	R/W-0h	R-0h					
7	6	5	4	3	2	1	0	
TXFFINT	TXFFINTCLR	TXFFIENA	TXFFIL					
R-0h	R-0/W1S-0h	R/W-0h	R/W-0h					

**Table 28-23. I2CFFTX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	I2CFFEN	R/W	0h	I2C FIFO mode enable bit. This bit must be enabled for either the transmit or the receive FIFO to operate correctly. Reset type: SYSRSn 0h (R/W) = Disable the I2C FIFO mode. 1h (R/W) = Enable the I2C FIFO mode.
13	TXFFRST	R/W	0h	Transmit FIFO Reset Reset type: SYSRSn 0h (R/W) = Reset the transmit FIFO pointer to 0000 and hold the transmit FIFO in the reset state. 1h (R/W) = Enable the transmit FIFO operation.
12-8	TXFFST	R	0h	Contains the status of the transmit FIFO: xxxxx Transmit FIFO contains xxxxx bytes. 00000 Transmit FIFO is empty. Note: Since these bits are reset to zero, the transmit FIFO interrupt flag will be set when the transmit FIFO operation is enabled and the I2C is taken out of reset. This will generate a transmit FIFO interrupt if enabled. To avoid any detrimental effects from this, write a one to the TXFFINTCLR once the transmit FIFO operation is enabled and the I2C is taken out of reset. Reset type: SYSRSn
7	TXFFINT	R	0h	Transmit FIFO interrupt flag. This bit cleared by a CPU write of a 1 to the TXFFINTCLR bit. If the TXFFIENA bit is set, this bit will generate an interrupt when it is set. Reset type: SYSRSn 0h (R/W) = Transmit FIFO interrupt condition has not occurred. 1h (R/W) = Transmit FIFO interrupt condition has occurred.
6	TXFFINTCLR	R-0/W1S	0h	Transmit FIFO Interrupt Flag Clear Reset type: SYSRSn 0h (R/W) = Writes of zeros have no effect. Reads return a 0. 1h (R/W) = Writing a 1 to this bit clears the TXFFINT flag.
5	TXFFIENA	R/W	0h	Transmit FIFO Interrupt Enable Reset type: SYSRSn 0h (R/W) = Disabled. TXFFINT flag does not generate an interrupt when set. 1h (R/W) = Enabled. TXFFINT flag does generate an interrupt when set.

**Table 28-23. I2CFFTX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	TXFFIL	R/W	0h	<p>Transmit FIFO interrupt level.</p> <p>These bits set the status level that will set the transmit interrupt flag. When the TXFFST4-0 bits reach a value equal to or less than these bits, the TXFFINT flag will be set. This will generate an interrupt if the TXFFIENA bit is set. Because the I2C on this device has a 16-level transmit FIFO, these bits cannot be configured for an interrupt of more than 16 FIFO levels.</p> <p>Reset type: SYSRSn</p>

### 28.7.2.15 I2CFFRX Register (Offset = 21h) [Reset = 0000h]

I2CFFRX is shown in [Figure 28-34](#) and described in [Table 28-24](#).

Return to the [Summary Table](#).

The I2C receive FIFO register (I2CFFRX) is a 16-bit register that contains the control and status bits for the receive FIFO mode of operation on the I2C peripheral.

**Figure 28-34. I2CFFRX Register**

15	14	13	12	11	10	9	8	
RESERVED		RXFFRST	RXFFST					
R-0h		R/W-0h	R-0h					
7	6	5	4	3	2	1	0	
RXFFINT	RXFFINTCLR	RXFFIENA	RXFFIL					
R-0h	R-0/W1S-0h	R/W-0h	R/W-0h					

**Table 28-24. I2CFFRX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	RXFFRST	R/W	0h	I2C receive FIFO reset bit Reset type: SYSRSn 0h (R/W) = Reset the receive FIFO pointer to 0000 and hold the receive FIFO in the reset state. 1h (R/W) = Enable the receive FIFO operation.
12-8	RXFFST	R	0h	Contains the status of the receive FIFO: xxxxx Receive FIFO contains xxxxx bytes 00000 Receive FIFO is empty. Reset type: SYSRSn
7	RXFFINT	R	0h	Receive FIFO interrupt flag. This bit cleared by a CPU write of a 1 to the RXFFINTCLR bit. If the RXFFIENA bit is set, this bit will generate an interrupt when it is set Reset type: SYSRSn 0h (R/W) = Receive FIFO interrupt condition has not occurred. 1h (R/W) = Receive FIFO interrupt condition has occurred.
6	RXFFINTCLR	R-0/W1S	0h	Receive FIFO interrupt flag clear bit. Reset type: SYSRSn 0h (R/W) = Writes of zeros have no effect. Reads return a zero. 1h (R/W) = Writing a 1 to this bit clears the RXFFINT flag.
5	RXFFIENA	R/W	0h	Receive FIFO interrupt enable bit. Reset type: SYSRSn 0h (R/W) = Disabled. RXFFINT flag does not generate an interrupt when set. 1h (R/W) = Enabled. RXFFINT flag does generate an interrupt when set.
4-0	RXFFIL	R/W	0h	Receive FIFO interrupt level. These bits set the status level that will set the receive interrupt flag. When the RXFFST4-0 bits reach a value equal to or greater than these bits, the RXFFINT flag is set. This will generate an interrupt if the RXFFIENA bit is set. Note: Since these bits are reset to zero, the receive FIFO interrupt flag will be set if the receive FIFO operation is enabled and the I2C is taken out of reset. This will generate a receive FIFO interrupt if enabled. To avoid this, modify these bits on the same instruction as or prior to setting the RXFFRST bit. Because the I2C on this device has a 16-level receive FIFO, these bits cannot be configured for an interrupt of more than 16 FIFO levels. Reset type: SYSRSn



### 28.7.3 I2C Registers to Driverlib Functions

**Table 28-25. I2C Registers to Driverlib Functions**

File	Driverlib Function
<b>OAR</b>	
i2c.h	I2C_setOwnAddress
<b>IER</b>	
i2c.c	I2C_enableInterrupt
i2c.c	I2C_disableInterrupt
<b>STR</b>	
i2c.c	I2C_getInterruptStatus
i2c.c	I2C_clearInterruptStatus
i2c.h	I2C_isBusBusy
i2c.h	I2C_getStatus
i2c.h	I2C_clearStatus
<b>CLKL</b>	
i2c.c	I2C_initController
i2c.c	I2C_initControllerModuleFrequency
<b>CLKH</b>	
i2c.c	I2C_initController
i2c.c	I2C_initControllerModuleFrequency
<b>CNT</b>	
i2c.h	I2C_setDataCount
<b>DRR</b>	
i2c.h	I2C_getData
<b>TAR</b>	
i2c.h	I2C_setTargetAddress
<b>DXR</b>	
i2c.h	I2C_putData
<b>MDR</b>	
i2c.h	I2C_enableModule
i2c.h	I2C_disableModule
i2c.h	I2C_setConfig
i2c.h	I2C_setBitCount
i2c.h	I2C_sendStartCondition
i2c.h	I2C_sendStopCondition
i2c.h	I2C_sendNACK
i2c.h	I2C_getStopConditionStatus
i2c.h	I2C_setAddressMode
i2c.h	I2C_setEmulationMode
i2c.h	I2C_enableLoopback
i2c.h	I2C_disableLoopback
<b>ISRC</b>	
i2c.h	I2C_getInterruptSource
<b>EMDR</b>	
i2c.h	I2C_setExtendedMode
<b>PSC</b>	

**Table 28-25. I2C Registers to Driverlib Functions (continued)**

File	Driverlib Function
i2c.c	I2C_initController
i2c.c	I2C_initControllerModuleFrequency
i2c.c	I2C_configureModuleFrequency
i2c.c	I2C_configureModuleClockFrequency
i2c.h	I2C_getPreScaler
<b>FFTX</b>	
i2c.c	I2C_enableInterrupt
i2c.c	I2C_disableInterrupt
i2c.c	I2C_getInterruptStatus
i2c.c	I2C_clearInterruptStatus
i2c.h	I2C_enableFIFO
i2c.h	I2C_disableFIFO
i2c.h	I2C_setFIFOInterruptLevel
i2c.h	I2C_getFIFOInterruptLevel
i2c.h	I2C_getTxFIFOStatus
<b>FFRX</b>	
i2c.c	I2C_enableInterrupt
i2c.c	I2C_disableInterrupt
i2c.c	I2C_getInterruptStatus
i2c.c	I2C_clearInterruptStatus
i2c.h	I2C_enableFIFO
i2c.h	I2C_disableFIFO
i2c.h	I2C_setFIFOInterruptLevel
i2c.h	I2C_getFIFOInterruptLevel
i2c.h	I2C_getRxFIFOStatus

Chapter 29

## **Power Management Bus Module (PMBus)**

---



This chapter describes the features and operation of the Power Management Bus (PMBus) module.

<b>29.1 Introduction</b> .....	<b>4729</b>
<b>29.2 Configuring Device Pins</b> .....	<b>4730</b>
<b>29.3 Target Mode Operation</b> .....	<b>4731</b>
<b>29.4 Controller Mode Operation</b> .....	<b>4742</b>
<b>29.5 PMBUS Registers</b> .....	<b>4752</b>

## 29.1 Introduction

The PMBus module provides an interface between the microcontroller and devices compliant with the SMI Forum PMBus Specification Part I version 1.0 and Part II version 1.1. The PMBus is based on SMBus, which uses a similar physical layer to the I2C. This chapter assumes you are familiar with the PMBus, SMBus, and I2C bus specifications.

### 29.1.1 PMBUS Related Collateral

#### Foundational Materials

- [C2000 Academy - PMBUS](#)
- [Seven things to know about PMBus \(Video\)](#)

#### Getting Started Materials

- [C28x PMBus Communications Stack User's Guide Application Report](#)
- [Software Implementation of PMBus over I2C for TMS320F2803x Application Report](#)

#### Expert Materials

- [9 things you need to know about PMBus Point-of-Load Power \(Video\)](#)

### 29.1.2 Features

The PMBus module has the following features:

- Compliance with the SMI Forum PMBus Specification (Part I v1.0 and Part II v1.1)
- Support for controller and target modes
- Support for I2C modes
- Support for three speeds:
  - Standard Mode: Up to 100kHz
  - Fast Mode: Up to 400kHz
- Packet error checking
- CONTROL and ALERT signals
- Clock high and low time-outs
- Four-byte transmit and receive buffers
- One maskable interrupt, which can be generated by several conditions:
  - Receive data ready
  - Transmit buffer empty
  - Target address received
  - End of message
  - ALERT input asserted
  - Clock low time-out
  - Clock high time-out
  - Bus free

### 29.1.3 Block Diagram

Figure 29-1 shows the block diagram for PMBus. The PMBus module handles the lower levels of the PMBus protocol. In addition to controlling signal levels and timing, parsing addresses, and buffering data, the PMBus module also directly supports complex transactions such as Read Word and Process Call.

There are four PMBus signals:

- **SCL** is the bus clock. SCL is normally controlled by the controller, but can be held low by a target to delay a transaction and allow more time for processing.
- **SDA** is the bidirectional data line.
- **CONTROL** is a target input that can trigger an interrupt. CONTROL can be used to shut down a target device.
- **ALERT** is a target output/controller input that allows a target to request attention from the controller.

The SDA and SCL timings produced by the module are derived from SYSCLK. To comply with the PMBus timing specs, the bit clock divider must be set by way of the PMBTIMCLK register to provide a bit clock of 10MHz or less.




Figure 29-1. PMBus Module Block Diagram

## 29.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification is set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups are configured in the GPyPUD register.

### Note

The GPIO configuration register GPyODR must be set to normal mode when the PMBus is used. The open-drain operation for PMBus is managed by the PMBus module

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

## 29.3 Target Mode Operation

This section describes the configuration and operation of the PMBus module in target mode.

### 29.3.1 Configuration

To configure the module, write a clock divider to the PMBCTRL register's CLKDIV field to produce a bit clock frequency of less than 10MHz. To activate target mode, set the TARGET\_EN bit in the PMBCTRL register. Next, set up the PMBTCR register. The following options are configurable:

- Target address and mask (TARGET\_ADDR and TARGET\_MASK): Sets the target address and mask for message acceptance.
- Manual target address acknowledgment (MAN\_TARGET\_ACK): When enabled, allows software to decide whether to acknowledge (ACK) an address. When disabled, the decision to ACK is made automatically based on the target address and mask.
- PEC enable (PEC\_ENA): Set this bit if Packet Error Checking (PEC) is used on the bus.
- Manual command byte acknowledgment (MAN\_CMD): Similar to manual target acknowledgment, setting this bit allows software to decide whether to acknowledge (ACK) a command byte.
- Number of bytes to acknowledge automatically (RX\_BYTE\_ACK\_CNT): This is normally set to the maximum value, which allows the entire receive buffer to be used. However, smaller values can be used if the application requires that erroneous messages be detected and not acknowledged (NACKed) as soon as possible.

Manual acknowledgment is done by writing a one to the PMBACK register. Even with automatic acknowledgment, some writes to PMBACK are required. If the message (not including the address) is longer than 4 bytes, each packet of 4 bytes must be acknowledged. The PMBus module stretches the clock (hold the clock low) until an ACK is issued. The module then pulls the data line low and releases the clock, providing the ACK signal to the controller.

If the complete message or the last part of the message is less than 4 bytes (or the RX\_BYTE\_ACK\_CNT limit), do not write to PMBACK.

Writing a zero to the PMBACK bit sends a NACK. This can only be done when the module is waiting for an acknowledgment. If a zero is written at any other time, the NACK is issued during the next message.

### 29.3.2 Message Handling


This section describes some of the message types for PMBus and how to determine which message type is being received in target mode. This section is oriented toward the most efficient mode of operation – with automatic address and command acknowledgment and is also oriented toward having Packet Error Checking (PEC) enabled.

If automatic address acknowledgment is disabled, all messages start by setting the TARGET\_ADDR\_READY bit high. Read commands have two instructions one for the read and one for the write. If automatic command acknowledgment is enabled, the DATA READY bit is set high, as well. If the message has no PEC, the number of bytes available is n-1. For example with PEC, a QUICK COMMAND has one byte. With no PEC, a QUICK COMMAND has zero bytes.

Note that the byte count does not increment as bytes arrive. No bits are set in the PMBST register until a stop message is received, the receive buffer is full, or a fault occurs. Then, all appropriate bit values are placed in the register together. All that is necessary to receive a quick command is to ACK the message by writing a one to the PMBACK register.

#### 29.3.2.1 Quick Command

Quick Commands ([Figure 29-2](#)) received by the PMBus module in target mode require a simple acknowledgment of the received device address. In automatic address acknowledge mode, the module processes the quick command without firmware interaction. Upon receipt of the end of message, the firmware has the option to read the received address in the PMBHTA register. In manual address acknowledge mode, the address is acknowledged by writing to the PMBACK register.




**Figure 29-2. Quick Command Message**

### 29.3.2.2 Send Byte

A Send Byte message (Figure 29-3) consists of the device address, a single data byte, and an optional PEC byte. To process the PEC byte correctly, PEC processing must be enabled in the PMBTCR register. In automatic address acknowledge mode, the data and optional PEC byte are acknowledged without firmware interaction. The module generates an End of Message interrupt, reads the status register and finds the data ready indication bit set. In manual mode, the address is acknowledged by the firmware, while the remaining data and PEC bytes are acknowledged by the module.

The PMBus module stores Data Byte #0 into the PMBRXBUF register. The data byte is stored into bits 7-0. In non-PEC mode, the RX Byte Count in the PMBSTS register indicates one byte received. If PEC processing is enabled, the PEC byte is also stored into the PMBRXBUF register, with the PEC byte residing in bits 15-8. The RX Byte Count in the PMBSTS register indicates two bytes received. The PEC Valid bit in the PMBSTS register indicates the validity of the received PEC byte.


When a Send Byte message is received, the Data Ready bit is set along with the EOM and, assuming that the PEC is valid, the PEC valid bit. The read byte count (RD\_BYTE\_COUNT) register contains a 2. All that is necessary to receive a send byte command is to ACK the message by writing a 1 to the PMBACK register. Before doing the ACK, read the byte from the lowest byte of the PMBRXBUF register.



**Figure 29-3. Send Byte Message With and Without PEC**

### 29.3.2.3 Receive Byte

A Receive Byte message (Figure 29-4) consists of the device address, a single data byte, and an optional PEC byte. In automatic address acknowledge mode, the firmware receives a data request interrupt following reception of the target address. The data byte to be sent to the controller is stored into bits 7-0 of the PMBTXBUF register and Transmit Byte Count bits within the PMBTCR register are set to a value of 1. If PEC processing is enabled, the Transmit PEC bit (bit 19) within the PMBTCR register is set to 1, along with the Enable PEC bit (bit 15). The module automatically appends the calculated PEC byte at the completion of the message.



**Figure 29-4. Receive Byte Message With and Without PEC**




### 29.3.2.4 Write Byte and Write Word

The Write Byte and Write Word messages (Figure 29-5) consist of a target address, a command word, transmitted data bytes and an optional PEC byte. In automatic address acknowledge mode, the data bytes and optional PEC byte are acknowledged without firmware interaction. The acknowledgment of the command word is configured through the PMBTCCR register. The firmware receives an End of Message interrupt in all cases except for Write Word with PEC message, reads the status register and finds the data ready indication bit set.

In the case of a Write Word with PEC byte message, the data ready interrupt is enabled after receiving 4 bytes (command byte, the 2 data bytes and the PEC byte). The firmware reads the data from the PMBRXBUF register and must write the PMBACK register to acknowledge back to the controller. The PMBus module holds SCL low until the firmware responds to the received data.

In all other cases, the EOM interrupt is received and data can be read from the PMBRXBUF register. The firmware is not required to send an acknowledgment back to the controller.

The Write Byte message looks exactly the same as the Send Byte, except the RD\_BYTE\_COUNT register contains a 3. The Write Word message has a RD\_BYTE\_COUNT of 4.



**Figure 29-5. Write Byte and Write Word Messages With and Without PEC**

### 29.3.2.5 Read Byte and Read Word

The Read Byte and Read Word messages (Figure 29-6) consist of a target address, a command word, received data bytes from a target, and an optional PEC byte. Address and command acknowledgment is configured through the PMBTCR register. In automatic mode, the PMBus module provides a data ready and data request interrupt following receipt of a repeated start and target address. The received command byte is found in bits 7-0 of the PMBRXBUF register. The firmware responds to the data request by programming the data bytes into the PMBTXBUF register and the TX Byte Count bits in the PMBTCR register. If PEC processing is enabled, the Transmit PEC bit must also be asserted. An EOM interrupt indicates completion of the message to the Controller.

When the repeated start (Sr) signal is received, the Data Ready bit is asserted with a RD\_BYTE\_COUNT of 1. At this point, the operation cannot be distinguished from a group command Send Byte message. When the same device address is sent out with a read, the Data Request bit is asserted. If data has already been written to the PMTXBUF register before the Device Address is received, the Data Request bit is not asserted. So if group commands are also expected, read the Data Ready with a RD\_BYTE\_COUNT of 1, and then wait and see whether the next event is an EOM or a Data Request. If the event is an EOM, the command must be processed as a group send byte. If the event is a Data Request, the command must be processed as a read. Depending on the command, the event can be a read byte, word, or block. If the PMBus module is polled, both the Data Ready and the Data Request bits can possibly be set between polling intervals. This must be considered in the design of the firmware.


Once the read command is recognized, you must respond by writing data to the PMBTXBUF register. Make sure that the values in the PMBTCR register are correct. The transmit byte count and PEC bit must be set appropriately. For a read byte, the transmit byte count can be loaded with a 1. If the transmission of a PEC byte is desired, the TX\_PEC bit must be set. After this, the data can be written to PMBTXBUF, which starts the transmission. All bytes must be written to PMBTXBUF at the same time. After the controller receives the message, the controller NACKs the last byte to indicate that the correct number of bytes have been received. This causes the EOM bit to be set in the PMBSTS register, indicating to the firmware that the Read Byte message is complete.



**Figure 29-6. Read Byte and Read Word Messages With and Without PEC**

### 29.3.2.6 Process Call


The Process Call (Figure 29-7) protocol consists of a Write Word message, followed by a Read Word message, without a stop condition between the two messages. Address and command acknowledgment is configured through the PMBTCR register. In automatic mode, following receipt of the repeated start and target address, the PMBus module provides a data ready and a data request interrupt. The repeated start bit is set in the PMBSTS register to indicate the receipt of the first part of the Process Call message. The received command byte is found in bits 7-0 of the PMBRXBUF register, while the two data bytes received from the controller can be found in bits 23-8. Upon receipt of the repeated start and a data request from the module, the firmware programs the PMBTXBUF with the 2 data bytes to be sent to the controller. If PEC processing is enabled, the Transmit PEC bit within the PMBTCR register is asserted. The EOM interrupt indicates the read word portion of the Process Call message has been completed by the module.



**Figure 29-7. Process Call Message With and Without PEC**

### 29.3.2.7 Block Write

The Block Write (Figure 29-8) protocol is similar to Write Word in structure, except that there are more than 2 data bytes in the message. Following the receipt of the command byte, the block length and 2 data bytes, the PMBus module provides a data ready interrupt. The module waits for the firmware to read the received data and program the acknowledge register. While waiting for an ACK from the firmware, the module drives the clock line low, stalling the bus. The data ready interrupts continue for the duration of the message at a frequency of every 4 data bytes. The number of bytes received can be found within the PMBSTS register. At the end of the message, less than 4 bytes can be stored in the PMBRXBUF register. The PEC Valid bit can be checked to determine if the received PEC value is accurate.




**Figure 29-8. Block Write Message With and Without PEC**

### 29.3.2.8 Block Read

The Block Read (Figure 29-9) protocol is similar to a Read Word in structure, except that there are more than 2 data bytes in the message. Following the receipt of the repeated target address, a data ready and data request interrupt is generated by the PMBus module. The command byte received from the controller can be found in bits 7-0 of the PMBRXBUF register. The SCL line is held low until the firmware programs data bytes into the PMBTXBUF register. The firmware is required to load the block length into bits 7-0 of the PMBTXBUF register during the initial programming of the register. After 4 bytes have been transmitted, the module issues a data request interrupt and holds SCL low again until the firmware has programmed additional data into the PMBTXBUF register.


Block read starts the same as Read Word or Read Byte, but TX\_COUNT is loaded with a 4 the first time, and TX\_PEC is not set. Instead of waiting for an EOM after the first transmission, the firmware instead waits for a Data Request, indicating that the controller is ready for more data. Until the last 4 or less bytes, the firmware simply writes a 4 to TX\_COUNT and then writes the 4 bytes to PMBTXBUF. TX\_PEC is left cleared. Then when the last 4 or fewer bytes are to be transmitted, the firmware writes out the appropriate byte count, sets the TX\_PEC bit, and writes the data to PMBTXBUF. The PMBus module writes out the data, followed by the PEC, and then the EOM bit is set when the controller NACKs the PEC.



**Figure 29-9. Block Read Message With and Without PEC**

### 29.3.2.9 Block Write-Block Read Process Call

The Block Write-Block Read Process Call (Figure 29-10) protocol combines the Block Write and Block Read protocols, removing the stop condition between the two messages. The processing of the Block Read-Block Write Process Call message is similar to the mode of operation for the Process Call message. After acknowledgment of the address and command bytes, the PMBus module generates a data ready interrupt upon detection of 4 data bytes or a repeated start condition. After receiving the repeated start, the firmware is required to load transmit data to send to the controller. Bits 7-0 of the initial programming of the PMBTXBUF register must represent the byte count of the block data sent to the controller.




**Figure 29-10. Block Write-Block Read Process Call Message With and Without PEC**

### 29.3.2.10 Alert Response

The Alert Response Message (Figure 29-11) is utilized when the controller detects an alert condition from a target on the PMBus. In automatic address acknowledge mode, upon detection of the Alert Response Address, the PMBus module provides an acknowledgment to the controller and sends the programmed target address within the PMBTCR register. The module only responds to the message if the Alert En bit within PMBCTRL register has been previously set. After receiving the Alert Response message, the module clears the alert condition and the enable bit within the PMBCTRL register.

In manual address acknowledge mode, the firmware must read the received address from the PMBRXBUF register and transmit the desired target address back to the controller. The PMBCTRL register must be reprogrammed to disable the Alert En bit used to initiate the Alert Response message from the controller.



**Figure 29-11. Alert Response Message**

### 29.3.2.11 Extended Command

The PMBus module provides support for extended commands that allow for an extra 256 command codes. Both command bytes are stored in the PMBRXBUF register along with the data bytes. In recognizing the extended command messages, the Repeated Start bit and the Rd Byte Count Bits within the PMBSTS register are utilized. For Extended Command Write Byte and Write Word messages (Figure 29-12), the two command bytes are stored in bits 15-0 of the PMBRXBUF register. The initial command byte must hold the command extension code, representing utilization of the extended command protocol. The Repeated Start bit is also set, received after the retransmission of the device address. The Rd Byte Count equals 3 for an Ext Cmd Write Byte message and 4 for an Ext Cmd Write Word message.

For the Extended Command Read Byte and Read Word messages (Figure 29-13), the module generates a data ready and data request interrupt following reception of the repeated device address. The two command bytes are found in bits 15-0 of the PMBRXBUF register, with the initial command byte matching the command extension code. The firmware is required to load transmit data to complete the message back to the controller.





Figure 29-12. Extended Command Write Byte and Write Word Messages With and Without PEC



**Figure 29-13. Extended Command Read Byte and Read Word Messages With and Without PEC**

### 29.3.2.12 Group Command

The PMBus module supports the Group Command protocol. The Group Command (Figure 29-14) protocol is used to send commands to more than one device within the same message. When devices on the bus detect the stop condition at the conclusion of the Group Command message, the received commands are executed concurrently. Following address and command acknowledgment, the module provides a data ready interrupt upon detection of 4 data bytes or the transmission of a repeated start on the bus. The firmware must wait for the EOM interrupt before processing the received command, as required by the use of the Group Command message.

For Group Commands, the data ready bit is set as soon as the repeated start is received. The data can then be read into memory. But the data must not be acted upon until the EOM bit is set, which occurs when all of the messages have been received. Other than this delayed EOM, there is no difference for the target firmware in receiving a Group Command than any other write message.




Figure 29-14. Group Command Message With and Without PEC



## 29.4 Controller Mode Operation

This section describes the configuration and operation of the PMBus module in controller mode.

### 29.4.1 Configuration

First, write a clock divider to the PMBCTRL register CLKDIV field to produce a bit clock frequency of less than 10MHz. To activate controller mode, set the CONTROLLER\_EN bit and clear the TARGET\_EN bit in the PMBCTRL register. For each transaction, set up the PMBCCR register. The following options are configurable:

- Target address (TARGET\_ADDR): Sets the target address for the next transaction.
- PEC enable (PEC\_ENA): If Packet Error Checking (PEC) is used on the bus, set this bit.
- Extended command code enable (EXT\_CMD): When set, uses two bytes for commands.
- Command code enable (CMD\_ENA): When set, sends a command byte at the start of the transaction.
- Byte count (BYTE\_COUNT): Determines the number of data bytes to transfer. This does not include the block length byte, which is generated automatically when needed.
- Special command enables (GRP\_CMD and PRC\_CALL): Enables special behavior for group commands and process calls.

Writing to the PMBCCR register starts a transfer.


Manual acknowledgment of received data is not needed.

### 29.4.2 Message Handling

This section describes the behavior and required configuration for each command type.

#### 29.4.2.1 Quick Command

Quick commands (Figure 29-15) are initiated in controller mode by simply programming the desired target device address into the PMBCCR. The byte count within the PMBCCR register is configured to 0 bytes by writing all zeros to bits 15-8. Upon transmission of the device address, the PMBus module monitors the target acknowledgment of the address. If the address is not acknowledged, the NACK bit within the status register is enabled and the PMBus module automatically sends a stop condition on the bus to terminate the message. If the address is acknowledged, a data request is issued to the processor. The firmware writes a zero to the PMBACK to terminate the message, forcing the PMBus modules to write a stop condition onto the bus.




**Figure 29-15. Quick Command Message**

### 29.4.2.2 Send Byte

A Send Byte message (Figure 29-16) consists of the device address, a single data byte, and an optional PEC byte. To initiate a Send Byte message, the data byte to be transmitted to the target is loaded into bits 7-0 of the PMBTXBUF register. The PMBCCR register is configured with the device address. To transmit a PEC byte with the message, the PEC\_EN bit within the PMBCCR register is asserted high when the address is programmed.

After programming the PMBCCR register, the PMBus module transmits the Send Byte message. The firmware can wait for an End of Message interrupt from the PMBus module. Upon receipt of the EOM interrupt, the PMBSTS register is read to verify the target properly acknowledged the transmitted data.




**Figure 29-16. Send Byte Message With and Without PEC**

### 29.4.2.3 Receive Byte

A Receive Byte message (Figure 29-17) consists of the device address, a single data byte, and an optional PEC byte. Data is being read from the target in a Receive Byte message. To initiate a Receive Byte message, the firmware programs the device address, the R/W bit and the optional PEC\_EN into the PMBCCR register. The R/W bit is enabled high to indicate a read message type (data transmitted from target to controller).

After programming the PMBCCR register, the PMBus module transmits the Receive Byte message. The firmware can wait for an End of Message interrupt from the PMBus module to verify the accuracy of the message transmission. Upon receipt of the EOM interrupt, the PMBSTS register is read to verify proper target acknowledgment of the device address and to determine if any data is available for reading in the PMBRXBUF register. If PEC\_EN was asserted in the PMBCCR register, the PEC\_VALID bit in the PMBSTS register is also checked to make sure a proper PEC byte was received from the target with the received data.




**Figure 29-17. Receive Byte Message With and Without PEC**

#### 29.4.2.4 Write Byte and Write Word

The Write Byte and Write Word messages (Figure 29-18) consist of a device address, a command byte, transmitted data bytes, and an optional PEC byte. Write Byte messages include a single byte, while the Write Word messages support transmission of 2 bytes to the corresponding target module. Similar to the Send Byte protocol, the PMBCCR register is configured to send 1 or 2 bytes, the CMD\_EN bit is set to enable command byte transmission and the optional PEC\_EN bit is set.

With the command byte transmission enabled, the format of the PMBTXBUF register differs from the Send Byte protocol. In bits 7-0, the firmware must program the command byte to be sent to the target. The data bytes are programmed into bits 15-8 and bits 23-16.

After programming the PMBCCR register, the PMBus module transmits the Write Byte/Word message. The firmware can wait for an End of Message interrupt from the module to verify the accuracy of the message transmission. The PMBSTS register indicates if the target acknowledged the message properly.




**Figure 29-18. Write Byte and Write Word Messages With and Without PEC**

### 29.4.2.5 Read Byte and Read Word

The Read Byte and Read Word messages (Figure 29-19) consist of a device address, a command byte, received data bytes from a target, and an optional PEC byte. Read Byte messages include a single byte, while the Read Word message protocol supports receipt of 2 bytes from the target. Similar to the Receive Byte Protocol, the PMBCCR register is configured to receive 1 or 2 bytes, the CMD\_EN bit is set and the PEC\_EN is configured to expect or not expect a PEC byte appended to the message. The PMBus module automatically terminates the message after the expected number of bytes is received from the target or if the target does not properly acknowledge any portion of the message.

In addition to programming the PMBCCR register, the firmware is expected to load the command byte into bits 7-0 of the PMBTXBUF register. Any data received from the target is found in the PMBRXBUF register.



**Figure 29-19. Read Byte and Read Word Messages With and Without PEC**


### 29.4.2.6 Process Call

The Process Call (Figure 29-20) protocol consists of a Write Word message, followed by a Read Word message, without a stop condition between the two messages. A PEC byte can be appended to the read data from the target as an option to the message protocol. The PMBCCR register includes a PRC\_CALL bit, which enables the transmission of a Process Call message onto the PMBus. The PMBus module automatically generates a repeated start condition and initiates the Read Word portion of the message when the process call bit is enabled.

To complete the Write Word portion of the Process Call, the PMBTXBUF register is loaded with the command byte in bits 7-0 and the data bytes are loaded into bits 23-8 of the register.

After programming the PMBCCR register, the PMBus module transmits the Process Call Message. The firmware can wait for an End of Message interrupt from the module to determine the validity of the message. Upon the receipt of the EOM, the PMBSTS register can indicate the receipt of 2 bytes from the Read Word portion of the Process Call message and the status of the target acknowledgment of the transmit data. If PEC processing is enabled, the PEC\_VAL bit within the PMBSTS register indicates the accuracy of the PEC byte received from the target during the Read Word part of the message.

The PRC\_CALL bit within the PMBCCR register must be disabled for the next non-Process Call message. Note that any write to the PMBCCR register initiates a message, so reconfiguration of the controller is not recommended until the firmware requires a new message to be transmitted.



**Figure 29-20. Process Call Message With and Without PEC**


### 29.4.2.7 Block Write

The Block Write (Figure 29-21) protocol is similar to a Write Word in structure, with the exception of transmission of more than 2 data bytes in the message. Additionally, the first data byte following the command byte specifies the length of the block of data bytes. As with a majority of the message protocols, the PEC byte can be appended to the end of the write data to the target.

To initiate a Block Write message on the bus, the PMBCCR register is programmed with the block length in the Byte Count bits. The block length is the number of data bytes, excluding the command byte and the first data byte that contains the block length. The PMBus module automatically inserts the block length into the message, if the number of data bytes specified by the firmware exceeds 2. The initial write data is loaded into the PMBTXBUF register. With bits 7-0 representing the command byte, the remaining 3 bytes represent the first 3 data bytes following the block length.

Following programming of the PMBCCR register, the Block Write message is transmitted. If the block length exceeds 3 bytes, the PMBus module provides a data request interrupt, indicating the need for additional data bytes in the PMBTXBUF register. The PMBus module assumes that if more than 4 bytes are needed to complete the message, the firmware utilizes all 4 bytes when programming the PMBTXBUF register. If less than 4 bytes are needed to finish the Block Write message, the firmware only needs to program the appropriate bits of the PMBTXBUF register.

Upon completion of the message, the PMBus module issues an EOM interrupt. The PMBSTS register can be checked to verify the target accepted the block of write data.




**Figure 29-21. Block Write Message With and Without PEC**

### 29.4.2.8 Block Read

The Block Read (Figure 29-22) protocol is similar to a Read Word in structure, with the exception that there are more than 2 data bytes received from the target. The first data byte transmitted by the target represents the block length of the data being written by the target. If PEC processing is enabled, the target appends a PEC byte to the end of the message.

To initiate a Block Read message on the PMBus, the PMBCCR register is programmed with the block length in the Byte Count bits. This count excludes the command byte, any target address and the block length bytes in the message. The command byte to be transmitted to the target is written into bits 7-0 of the PMBTXBUF register prior to the programming of the PMBCCR register.


After configuring the PMBCCR register, the Block Read message is transmitted. The module interrupts the firmware upon receipt of 4 data bytes from the target. If the block length is 3, the EOM interrupt is received concurrently with the data ready interrupt. Otherwise, only a data ready interrupt is asserted, indicating 4 bytes are ready for reading by the firmware. At the end of the message, less than 4 bytes can be stored in the PMBRXBUF register. The RX Byte Count bits in the PMBSTS register indicate the number of bytes available in the final data transfer. The firmware can verify the received PEC upon detection of the End of Message interrupt.



**Figure 29-22. Block Read Message With and Without PEC**

**29.4.2.9 Block Write-Block Read Process Call**


The Block Write-Block Read Process Call (Figure 29-23) protocol combines the Block Write and Block Read protocols, removing the stop condition between the two messages. The operation of the controller is similar to a Block Write operation. Loading the block length into the byte count bits of the PMBCCR register provides the length of the Block Write portion of the message. In addition, the PRC\_CALL bit within the PMBCCR register must be enabled. Upon completion of the Block Write part of the message, the PMBus module automatically issues a Repeated Start condition on the PMBus and starts transmission of the Block Read portion of the message. Operation of the PMBus module after the Repeated Start condition is the same as a simple Block Read Message.



**Figure 29-23. Block Write-Block Read Process Call Message With and Without PEC**

**29.4.2.10 Alert Response**

The Alert Response Message (Figure 29-24) is utilized when the controller detects an alert condition from a target. In controller mode, the Alert Response Message is simply a Receive Byte message with PEC disabled and the target address set to 0xC (Alert Response address). The PMBus module detects the alert condition on an input and interrupts the firmware indicating the assertion of an alert condition (target desires to communicate with the controller). Programming the PMBCCR register with the Alert Response address initiates the Alert Response message and provides the device address of the target requesting service. The device address is found in the PMBRXBUF register following receipt of the EOM interrupt.




**Figure 29-24. Alert Response Message**




### 29.4.2.11 Extended Command

The PMBus module provides support for extended commands which allow for an extra 256 command codes. By asserting the EXT\_CMD bit within the PMBCCR register, two command bytes are transmitted on the message protocol. Extended commands can be added to the Write Byte and Write Word (Figure 29-25) and the Read Byte and Read Word (Figure 29-26) protocols. Operation of the PMBus module in extended command mode is similar to these formats. In programming the write data or first part of the read message, the second command byte is loaded into bits 15-8 of the PMBTXBUF register with the remaining data bytes. The remaining operation of the module is identical to the previous protocols, except for the inclusion of a Repeated Start condition and target address in the write messages. No support is required by firmware for these additional bytes in the write messages. The module interprets the EXT\_CMD bit and makes the appropriate format changes.



**Figure 29-25. Extended Command Write Byte and Write Word Messages With and Without PEC**



**Figure 29-26. Extended Command Read Byte and Read Word Messages With and Without PEC**

### 29.4.2.12 Group Command

The Group Command (Figure 29-27) protocol is used to send commands to more than one device within the same message. When devices on the bus detect the stop condition at the conclusion of the Group Command message, the received commands are executed concurrently. To initiate a Group Command, the GRP\_CMD bit within the PMBCCR register must be set when programming the target address for the first device in the message. The rest of the message is processed as a write byte/word message. At the conclusion of the first part of the Group Command message, the firmware programs the next device address in the PMBCCR register. The PMBus module sends a repeated start on the bus and begins the next part of the message. When programming the last device address of the Group Command message, the firmware must disable the GRP\_CMD bit when programming the PMBCCR register.




Figure 29-27. Group Command Message With and Without PEC

## 29.5 PMBUS Registers

This Section describes the PMBUS Registers.

### 29.5.1 PMBUS Base Address Table

Table 29-1. PMBUS Base Address Table

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
PmbusaRegs	<a href="#">PMBUS_REGS</a>	PMBUSA_BAS E	0x0000_6400	YES	YES	YES	YES	YES	YES

### 29.5.2 PMBUS\_REGS Registers

Table 29-2 lists the memory-mapped registers for the PMBUS\_REGS registers. All register offset addresses not listed in Table 29-2 should be considered as reserved locations and the register contents should not be modified.

**Table 29-2. PMBUS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	PMBCCR	PMBUS CONTROLLER Mode Control Register	EALLOW	<a href="#">Go</a>
2h	PMBTXBUF	PMBUS Transmit Buffer		<a href="#">Go</a>
4h	PMBRXBUF	PMBUS Receive buffer		<a href="#">Go</a>
6h	PMBACK	PMBUS Acknowledge Register		<a href="#">Go</a>
8h	PMBSTS	PMBUS Status Register		<a href="#">Go</a>
Ah	PMBINTM	PMBUS Interrupt Mask Register	EALLOW	<a href="#">Go</a>
Ch	PMBTCR	PMBUS TARGET Mode Configuration Register	EALLOW	<a href="#">Go</a>
Eh	PMBHTA	PMBUS Hold TARGET Address Register		<a href="#">Go</a>
10h	PMBCTRL	PMBUS Control Register	EALLOW	<a href="#">Go</a>
12h	PMBTIMCTL	PMBUS Timing Control Register	EALLOW	<a href="#">Go</a>
14h	PMBTIMCLK	PMBUS Clock Timing Register	EALLOW	<a href="#">Go</a>
16h	PMBTIMSTSETUP	PMBUS Start Setup Time Register	EALLOW	<a href="#">Go</a>
18h	PMBTIMBIDLE	PMBUS Bus Idle Time Register	EALLOW	<a href="#">Go</a>
1Ah	PMBTIMLOWTIMEOUT	PMBUS Clock Low Timeout Value Register	EALLOW	<a href="#">Go</a>
1Ch	PMBTIMHIGHTIMEOUT	PMBUS Clock High Timeout Value Register	EALLOW	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 29-3 shows the codes that are used for access types in this section.

**Table 29-3. PMBUS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 29.5.2.1 PMBCCR Register (Offset = 0h) [Reset = 0000000h]

PMBCCR is shown in [Figure 29-28](#) and described in [Table 29-4](#).

Return to the [Summary Table](#).

PMBUS CONTROLLER Mode Control Register

**Figure 29-28. PMBCCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED			PRC_CALL	GRP_CMD	PEC_ENA	EXT_CMD	CMD_ENA
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
BYTE_COUNT							
R/W-0h							
7	6	5	4	3	2	1	0
TARGET_ADDR							RW
R/W-0h							R/W-0h

**Table 29-4. PMBCCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	RESERVED	R	0h	Reserved
20	PRC_CALL	R/W	0h	0 = Default state for all messages besides Process Call message 1 = Enables transmission of Process Call message Reset type: SYSRSn
19	GRP_CMD	R/W	0h	0 = Default state for all messages besides Group Command message 1 = Enables transmission of Group Command message Reset type: SYSRSn
18	PEC_ENA	R/W	0h	0 = Disables PEC processing 1 = Enables PEC byte transmission/reception Reset type: SYSRSn
17	EXT_CMD	R/W	0h	0 = Use 1 byte for Command Code 1 = Use 2 bytes for Command Code Reset type: SYSRSn
16	CMD_ENA	R/W	0h	0 = Disables use of command code on CONTROLLER initiated messages 1 = Enables use of command code on CONTROLLER initiated messages Reset type: SYSRSn
15-8	BYTE_COUNT	R/W	0h	Indicates number of data bytes transmitted in current message. Byte count does not include any device addresses, command words or block lengths in block messages. In block messages, the PMBus Interface automatically inserts the block length into the message based on the byte count setting. The firmware only needs to load the address, command words and data to be transmitted. PMBus Interface supports byte writes up to 255 bytes. Reset type: SYSRSn

**Table 29-4. PMBCCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-1	TARGET_ADDR	R/W	0h	Specifies the address of the TARGET to which the current message is directed towards. Reset type: SYSRSn
0	RW	R/W	0h	0 = Message is a write transaction (data from CONTROLLER to TARGET) 1 = Message is a read transaction (data from TARGET to CONTROLLER) Reset type: SYSRSn

### 29.5.2.2 PMBTXBUF Register (Offset = 2h) [Reset = 0000000h]

PMBTXBUF is shown in [Figure 29-29](#) and described in [Table 29-5](#).

Return to the [Summary Table](#).

PMBUS Transmit Buffer

**Figure 29-29. PMBTXBUF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXDATA																															
R/W-0h																															

**Table 29-5. PMBTXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TXDATA	R/W	0h	Bits 31-24: BYTE3 - Last data byte transmitted from Transmit Data Buffer Bits 23-16: BYTE2 - Third data byte transmitted from Transmit Data Buffer Bits 15-8: BYTE1 - Second data byte transmitted from Transmit Data Buffer Bits 7-0: BYTE0 - First data byte transmitted from Transmit Data Buffer Reset type: SYSRSn

### 29.5.2.3 PMBRXBUF Register (Offset = 4h) [Reset = 00000000h]

PMBRXBUF is shown in [Figure 29-30](#) and described in [Table 29-6](#).

Return to the [Summary Table](#).

PMBUS Receive buffer

**Figure 29-30. PMBRXBUF Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXDATA																															
R-0h																															

**Table 29-6. PMBRXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RXDATA	R	0h	Bits 31-24: BYTE3 - Last data byte received in Receive Data Buffer Bits 23-16: BYTE2 - Third data byte received in Receive Data Buffer Bits 15-8: BYTE1 - Second data byte received in Receive Data Buffer Bits 7-0: BYTE0 - First data byte received in Receive Data Buffer Reset type: SYSRSn



### 29.5.2.4 PMBACK Register (Offset = 6h) [Reset = 0000000h]

PMBACK is shown in [Figure 29-31](#) and described in [Table 29-7](#).

Return to the [Summary Table](#).

PMBUS Acknowledge Register

**Figure 29-31. PMBACK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ACK
R-0h															R/W-0h

**Table 29-7. PMBACK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	ACK	R/W	0h	0 = NACK received data 1 = Acknowledge received data, bit clears upon issue of ACK on PMBus Reset type: SYSRSn

### 29.5.2.5 PMBSTS Register (Offset = 8h) [Reset = 00340000h]

PMBSTS is shown in [Figure 29-32](#) and described in [Table 29-8](#).

Return to the [Summary Table](#).

PMBUS Status Register

**Figure 29-32. PMBSTS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		SCL_RAW	SDA_RAW	CONTROL_RAW	ALERT_RAW	CONTROL_EDGE	ALERT_EDGE
R-0h		R-1h	R-1h	R-0h	R-1h	RC-0h	RC-0h
15	14	13	12	11	10	9	8
CONTROLLER	LOST_ARB	BUS_FREE	UNIT_BUSY	RPT_START	TARGET_ADD_R_READY	CLK_HIGH_DETECTED	CLK_LOW_TIME_OUT
RC-0h	RC-0h	RC-0h	RC-0h	RC-0h	RC-0h	RC-0h	RC-0h
7	6	5	4	3	2	1	0
PEC_VALID	NACK	EOM	DATA_REQUEST	DATA_READY	RD_BYTE_COUNT		
RC-0h	RC-0h	RC-0h	RC-0h	RC-0h	RC-0h		

**Table 29-8. PMBSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21	SCL_RAW	R	1h	0 = PMBus clock pin observed at logic level low 1 = PMBus clock pin observed at logic level high Reset type: SYSRSn
20	SDA_RAW	R	1h	0 = PMBus data pin observed at logic level low 1 = PMBus data pin observed at logic level high Reset type: SYSRSn
19	CONTROL_RAW	R	0h	0 = Control pin observed at logic level low 1 = Control pin observed at logic level high Reset type: SYSRSn
18	ALERT_RAW	R	1h	0 = Alert pin observed at logic level low 1 = Alert pin observed at logic level high Reset type: SYSRSn
17	CONTROL_EDGE	RC	0h	0 = Control pin has not transitioned 1 = Control pin has been asserted by another device on PMBus Reset type: SYSRSn
16	ALERT_EDGE	RC	0h	0 = Alert pin has not transitioned 1 = Alert pin has been asserted by another device on PMBus Reset type: SYSRSn
15	CONTROLLER	RC	0h	0 = PMBus Interface in TARGET Mode or Idle Mode 1 = PMBus Interface in CONTROLLER Mode Reset type: SYSRSn
14	LOST_ARB	RC	0h	0 = CONTROLLER has attained control of PMBus 1 = CONTROLLER has lost arbitration and control of PMBus Reset type: SYSRSn

**Table 29-8. PMBSTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	BUS_FREE	RC	0h	0 = PMBus processing current message 1 = PMBus available for new message Reset type: SYSRSn
12	UNIT_BUSY	RC	0h	0 = PMBus Interface is idle, ready to transmit/receive message 1 = PMBus Interface is busy, processing current message Reset type: SYSRSn
11	RPT_START	RC	0h	0 = No Repeated Start received by interface 1 = Repeated Start condition received by interface Reset type: SYSRSn
10	TARGET_ADDR_READY	RC	0h	0 = Indicates no TARGET address is available for reading 1 = TARGET address ready to be read from Receive Data Register (Bits 6:0) Reset type: SYSRSn
9	CLK_HIGH_DETECTED	RC	0h	0 = No Clock High condition detected 1 = Clock High exceeded 50us during message Reset type: SYSRSn
8	CLK_LOW_TIMEOUT	RC	0h	0 = No clock low timeout detected 1 = Clock low timeout detected, clock held low for greater than 35ms Reset type: SYSRSn
7	PEC_VALID	RC	0h	0 = Received PEC not valid (if EOM is asserted) 1 = Received PEC is valid Note: PEC_VALID status is don't care during the message. This will have a valid value only after EOM. Reset type: SYSRSn
6	NACK	RC	0h	0 = Data transmitted has been accepted by receiver 1 = Receiver has not accepted transmitted data Reset type: SYSRSn
5	EOM	RC	0h	0 = Message still in progress or PMBus in idle state. 1 = End of current message detected Reset type: SYSRSn
4	DATA_REQUEST	RC	0h	0 = No data needed by PMBus Interface 1 = PMBus Interface request additional data. PMBus clock stretching enabled to stall bus Reset type: SYSRSn
3	DATA_READY	RC	0h	0 = No data available for reading by processor 1 = PMBus Interface read buffer full, firmware required to read data prior to further bus activity. PMBus clock stretching enabled to stall bus until data is read by firmware. Reset type: SYSRSn
2-0	RD_BYTE_COUNT	RC	0h	0 = No received data 1 = 1 byte received. Data located in Receive Data Register, Bits 7-0 2 = 2 bytes received. Data located in Receive Data Register, Bits 15-0 3 = 3 bytes received. Data located in Receive Data Register, Bits 23-0 4 = 4 bytes received. Data located in Receive Data Register, Bits 31-0 Reset type: SYSRSn

### 29.5.2.6 PMBINTM Register (Offset = Ah) [Reset = 00003FFh]

PMBINTM is shown in [Figure 29-33](#) and described in [Table 29-9](#).

Return to the [Summary Table](#).

PMBUS Interrupt Mask Register

**Figure 29-33. PMBINTM Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						CLK_HIGH_DETECT	LOST_ARB
R-0h						R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
CONTROL	ALERT	EOM	TARGET_ADDR_READY	DATA_REQUEST	DATA_READY	BUS_LOW_TIME_OUT	BUS_FREE
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 29-9. PMBINTM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	CLK_HIGH_DETECT	R/W	1h	0 = Generates interrupt if clock high exceeds 50us during message 1 = Disables interrupt generation for Clock High detection Reset type: SYSRSn
8	LOST_ARB	R/W	1h	0 = Generates interrupt upon assertion of Lost Arbitration flag 1 = Disables interrupt generation upon assertion of Lost Arbitration flag Reset type: SYSRSn
7	CONTROL	R/W	1h	0 = Generates interrupt upon assertion of Control flag 1 = Disables interrupt generation upon assertion of Control flag Reset type: SYSRSn
6	ALERT	R/W	1h	0 = Generates interrupt upon assertion of Alert flag 1 = Disables interrupt generation upon assertion of Alert flag Reset type: SYSRSn
5	EOM	R/W	1h	0 = Generates interrupt upon assertion of End of Message flag 1 = Disables interrupt generation upon assertion of End of Message flag Reset type: SYSRSn
4	TARGET_ADDR_READY	R/W	1h	0 = Generates interrupt upon assertion of TARGET Address Ready flag 1 = Disables interrupt generation upon assertion of TARGET Address Ready flag Reset type: SYSRSn
3	DATA_REQUEST	R/W	1h	0 = Generates interrupt upon assertion of Data Request flag 1 = Disables interrupt generation upon assertion of Data Request flag Reset type: SYSRSn

**Table 29-9. PMBINTM Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	DATA_READY	R/W	1h	0 = Generates interrupt upon assertion of Data Ready flag 1 = Disables interrupt generation upon assertion of Data Ready flag Reset type: SYSRSn
1	BUS_LOW_TIMEOUT	R/W	1h	0 = Generates interrupt upon assertion of Clock Low Timeout flag 1 = Disables interrupt generation upon assertion of Clock Low Timeout flag Reset type: SYSRSn
0	BUS_FREE	R/W	1h	0 = Generates interrupt upon assertion of Bus Free flag 1 = Disables interrupt generation upon assertion of Bus Free flag Reset type: SYSRSn

### 29.5.2.7 PMBTCR Register (Offset = Ch) [Reset = 00607F7Ch]

PMBTCR is shown in [Figure 29-34](#) and described in [Table 29-10](#).

Return to the [Summary Table](#).

PMBUS TARGET Mode Configuration Register

**Figure 29-34. PMBTCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED	RX_BYTE_ACK_CNT		MAN_CMD	TX_PEC	TX_COUNT		
R-0h	R/W-3h		R/W-0h	R/W-0h	R/W-0h		
15	14	13	12	11	10	9	8
PEC_ENA	TARGET_MASK						
R/W-0h	R/W-7Fh						
7	6	5	4	3	2	1	0
MAN_TARGET_ACK	TARGET_ADDR						
R/W-0h	R/W-7Ch						

**Table 29-10. PMBTCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-21	RX_BYTE_ACK_CNT	R/W	3h	Configures number of data bytes to automatically acknowledge when receiving data in TARGET mode. 00 = 1 byte received by TARGET. Firmware is required to manually acknowledge every received byte. 01 = 2 bytes received by TARGET. Hardware automatically acknowledges the first received byte. Firmware is required to manually acknowledge after the second received byte. 10 = 3 bytes received by TARGET. Hardware automatically acknowledges the first 2 received bytes. Firmware is required to manually acknowledge after the third received byte. 11 = 4 bytes received by TARGET. Hardware automatically acknowledges the first 3 received bytes. Firmware is required to manually acknowledge after the fourth received byte Reset type: SYSRSn
20	MAN_CMD	R/W	0h	0 = TARGET automatically acknowledges received command code 1 = Data Request flag generated after receipt of command code, firmware required to issue ACK to continue message Reset type: SYSRSn
19	TX_PEC	R/W	0h	Asserted when the TARGET needs to send a PEC byte at end of message. PMBus Interface will transmit the calculated PEC byte after transmitting the number of data bytes indicated by TX Byte Cnt(Bits 18:16). Reset type: SYSRSn

**Table 29-10. PMBTCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18-16	TX_COUNT	R/W	0h	0 = No bytes valid 1 = One byte valid, Byte #0 (Bits 7:0 of Transmit Data Register) 2 = Two bytes valid, Bytes #0 and #1 (Bits 15:0 of Transmit Data Register) 3 = Three bytes valid, Bytes #0-2 (Bits 23:0 of Transmit Data Register) 4 = Four bytes valid, Bytes #0-3 (Bits 31:0 of Transmit Data Register) Reset type: SYSRSn
15	PEC_ENA	R/W	0h	0 = PEC processing disabled 1 = PEC processing enabled Reset type: SYSRSn
14-8	TARGET_MASK	R/W	7Fh	Used in address detection, the TARGET mask enables acknowledgement of multiple device addresses by the TARGET. Writing a '0' to a bit within the TARGET mask enables the corresponding bit in the TARGET address to be either '1' or '0' and still allow for a match. Writing a '0' to all bits in the mask enables the PMBus Interface to acknowledge any device address. Upon power-up, the TARGET mask defaults to 7Fh, indicating the TARGET will only acknowledge the address programmed into the TARGET Address (Bits 6-0). Reset type: SYSRSn
7	MAN_TARGET_ACK	R/W	0h	0 = TARGET automatically acknowledges device address specified in TARGET_ADDR, Bits 6:0 1 = Enables the Manual TARGET Address Acknowledgement Mode. Firmware is required to read received address and acknowledge on every message Note: When bit 31 (I2C_mode) of PMBCTRL register is set it is recommended to use manual acknowledging of TARGET address only (MAN_TARGET_ACK =1). Reset type: SYSRSn
6-0	TARGET_ADDR	R/W	7Ch	Configures the current device address of the TARGET. Used in automatic TARGET address acknowledge mode (default mode). The PMBus Interface will compare the received device address with the value stored in the TARGET Address bits and the mask configured in the TARGET Mask bits. If matching, the TARGET will acknowledge the device address. Reset type: SYSRSn

### 29.5.2.8 PMBHTA Register (Offset = Eh) [Reset = 0000000h]

PMBHTA is shown in [Figure 29-35](#) and described in [Table 29-11](#).

Return to the [Summary Table](#).

PMBUS Hold TARGET Address Register

**Figure 29-35. PMBHTA Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
TARGET_ADDR							TARGET_RW
R-0h							R-0h

**Table 29-11. PMBHTA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-1	TARGET_ADDR	R	0h	Stored device address acknowledged by the TARGET Reset type: SYSRSn
0	TARGET_RW	R	0h	Stored R/W bit from address acknowledged by the TARGET 0 = Write Access 1 = Read Access Reset type: SYSRSn



### 29.5.2.9 PMBCTRL Register (Offset = 10h) [Reset = 0020000h]

PMBCTRL is shown in [Figure 29-36](#) and described in [Table 29-12](#).

Return to the [Summary Table](#).

PMBUS Control Register

**Figure 29-36. PMBCTRL Register**

31	30	29	28	27	26	25	24
I2CMODE	RESERVED			CLKDIV			
R/W-0h	R-0h			R/W-0h			
23	22	21	20	19	18	17	16
CLKDIV	CONTROLLER_EN	TARGET_EN	CLK_LO_DIS	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-1h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	SDA_DIR	SDA_VALUE	SDA_MODE	CNTL_DIR	CNTL_VALUE	CNTL_MODE	ALERT_DIR
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
ALERT_VALUE	ALERT_MODE	CNTL_INT_EDGE	RESERVED	FAST_MODE	BUS_LO_INT_EDGE	ALERT_EN	RESET
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 29-12. PMBCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	I2CMODE	R/W	0h	0 = PMBUS mode 1 = I2C mode Reset type: SYSRSn
30-28	RESERVED	R	0h	Reserved
27-23	CLKDIV	R/W	0h	The clock to the PMBUS transmit/receive FSMs (FSM_CLK) is divided version of the SYSCLK clock. Frequency(FSM_CLK) = Frequency(SYSCLK)/(CLKDIV+1) Note: FSM_CLK should be less than (or) equal to 10MHz. Reset type: SYSRSn
22	CONTROLLER_EN	R/W	0h	0 = Disables PMBus CONTROLLER capability 1 = Enables PMBus CONTROLLER capability Reset type: SYSRSn
21	TARGET_EN	R/W	1h	0 = Disables PMBus TARGET capability 1 = Enables PMBus TARGET capability Reset type: SYSRSn
20	CLK_LO_DIS	R/W	0h	0 = Clock Low Timeout Enabled 1 = Clock Low Timeout Disabled Reset type: SYSRSn
19	RESERVED	R/W	0h	Reserved
18	RESERVED	R/W	0h	Reserved
17	RESERVED	R/W	0h	Reserved
16	RESERVED	R/W	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	SDA_DIR	R/W	0h	0 = PMBus data pin configured as output 1 = PMBus data pin configured as input Reset type: SYSRSn

**Table 29-12. PMBCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	SDA_VALUE	R/W	0h	0 = PMBus data pin driven low in GPIO Mode 1 = PMBus data pin driven high in GPIO Mode Reset type: SYSRSn
12	SDA_MODE	R/W	0h	0 = PMBus data pin driven low in GPIO Mode 1 = PMBus data pin driven high in GPIO Mode Reset type: SYSRSn
11	CNTL_DIR	R/W	0h	0 = Control pin configured as output 1 = Control pin configured as input Reset type: SYSRSn
10	CNTL_VALUE	R/W	0h	0 = Control pin driven low in GPIO Mode 1 = Control pin driven high in GPIO Mode Reset type: SYSRSn
9	CNTL_MODE	R/W	0h	0 = Control pin configured in functional mode (Default) 1 = Control pin configured as GPIO Reset type: SYSRSn
8	ALERT_DIR	R/W	0h	0 = Alert pin configured as output 1 = Alert pin configured as input Reset type: SYSRSn
7	ALERT_VALUE	R/W	0h	0 = Alert pin driven low in GPIO Mode 1 = Alert pin driven high in GPIO Mode Reset type: SYSRSn
6	ALERT_MODE	R/W	0h	0 = Alert pin configured in functional mode 1 = Aler3 pin configured as GPIO Reset type: SYSRSn
5	CNTL_INT_EDGE	R/W	0h	0 = Interrupt generated on falling edge of Control 1 = Interrupt generated on rising edge of Control Reset type: SYSRSn
4	RESERVED	R/W	0h	Reserved
3	FAST_MODE	R/W	0h	0 = Standard 100 KHz mode enabled 1 = Fast Mode enabled (400KHz operation on PMBus) Reset type: SYSRSn
2	BUS_LO_INT_EDGE	R/W	0h	0 = Interrupt generated on rising edge of clock low timeout 1 = Interrupt generated on falling edge of clock low timeout Reset type: SYSRSn
1	ALERT_EN	R/W	0h	0 = PMBus Alert is not driven by TARGET, pulled up high on PMBus 1 = PMBus Alert driven low by TARGET Reset type: SYSRSn
0	RESET	R/W	0h	0 = No reset of internal state machines (Default) 1 = Control state machines are reset to initial states Note: Status register PMBSTS should be explicitly cleared by reading the register after softrest as this will not be cleared by Software Reset. Reset type: SYSRSn

### 29.5.2.10 PMBTIMCTL Register (Offset = 12h) [Reset = 0000000h]

PMBTIMCTL is shown in [Figure 29-37](#) and described in [Table 29-13](#).

Return to the [Summary Table](#).

PMBUS Timing Control Register

**Figure 29-37. PMBTIMCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							TIM_OVERRIDE
R-0h							R/W-0h

**Table 29-13. PMBTIMCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	TIM_OVERRIDE	R/W	0h	0 PMBUS FSMs uses the default settings of the timing parameters. 1 PMBUS FSMs would use the settings in following registers: * PMBTIMCLK * PMBTIMSTSETUP * PMBTIMBIDLE * PMBTIMLOWTIMEOUT * PMBTIMHIGHTIMEOUT Reset type: SYSRSn

### 29.5.2.11 PMBTIMCLK Register (Offset = 14h) [Reset = 0060002Fh]

PMBTIMCLK is shown in [Figure 29-38](#) and described in [Table 29-14](#).

Return to the [Summary Table](#).

PMBUS Clock Timing Register

**Figure 29-38. PMBTIMCLK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								CLK_FREQ							
R-0h								R/W-60h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								CLK_HIGH_LIMIT							
R-0h								R/W-2Fh							

**Table 29-14. PMBTIMCLK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	CLK_FREQ	R/W	60h	Defines the number of PMBUS FSM input clock in the PMBUS CONTROLLER clock period. Number of FSM clocks in the one clock period = (CLK_FREQ+4) Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	CLK_HIGH_LIMIT	R/W	2Fh	Defines the number of PMBUS FSM input clock in the PMBUS CONTROLLER clock high pulse. Number of FSM clocks in the one clock high pulse = (CLK_HIGH_LIMIT+3) Reset type: SYSRSn

### 29.5.2.12 PMBTIMSTSETUP Register (Offset = 16h) [Reset = 000002Fh]

PMBTIMSTSETUP is shown in [Figure 29-39](#) and described in [Table 29-15](#).

Return to the [Summary Table](#).

PMBUS Start Setup Time Register

**Figure 29-39. PMBTIMSTSETUP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														TSU_STA																	
R-0h														R/W-2Fh																	

**Table 29-15. PMBTIMSTSETUP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	TSU_STA	R/W	2Fh	Determines the Setup time between last rise edge of the PMBUS CONTROLLER clock and the next start edge, TSU_STA value defines the setup time in terms of PMBUS FSM clock cycles. Reset type: SYSRSn

### 29.5.2.13 PMBTIMBIDLE Register (Offset = 18h) [Reset = 000001F3h]

PMBTIMBIDLE is shown in [Figure 29-40](#) and described in [Table 29-16](#).

Return to the [Summary Table](#).

PMBUS Bus Idle Time Register

**Figure 29-40. PMBTIMBIDLE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														BUSIDLE																	
R-0h														R/W-1F3h																	

**Table 29-16. PMBTIMBIDLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9-0	BUSIDLE	R/W	1F3h	Determines the duration for which PMBUS clock and Data are 1 , to conclude that the bus is IDLE. BUSIDLE value is in terms of number of PMBUS FSM clock cycles. Reset type: SYSRSn

### 29.5.2.14 PMBTIMLOWTIMEOUT Register (Offset = 1Ah) [Reset = 0005572Fh]

PMBTIMLOWTIMEOUT is shown in [Figure 29-41](#) and described in [Table 29-17](#).

Return to the [Summary Table](#).

PMBUS Clock Low Timeout Value Register

**Figure 29-41. PMBTIMLOWTIMEOUT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												CLKLOWTIMEOUT																			
R-0h												R/W-0005572Fh																			

**Table 29-17. PMBTIMLOWTIMEOUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-0	CLKLOWTIMEOUT	R/W	0005572Fh	Determines the duration for which PMBUS clock if low , will result in a clock low timeout condition. CLKLOWTIMEOUT value is in terms of number of PMBUS FSM clock cycles. Reset type: SYSRSn

### 29.5.2.15 PMBTIMHIGHTIMOUT Register (Offset = 1Ch) [Reset = 00001F3h]

PMBTIMHIGHTIMOUT is shown in [Figure 29-42](#) and described in [Table 29-18](#).

Return to the [Summary Table](#).

PMBUS Clock High Timeout Value Register

**Figure 29-42. PMBTIMHIGHTIMOUT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						CLKHIGHTIMOUT									
R-0h						R/W-1F3h									

**Table 29-18. PMBTIMHIGHTIMOUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9-0	CLKHIGHTIMOUT	R/W	1F3h	Determines the duration for which PMBUS clock if high , will result in a clock high timeout condition. CLKHIGHTIMOUT value is in terms of number of PMBUS FSM clock cycles. Reset type: SYSRSn

### 29.5.3 PMBUS Registers to Driverlib Functions

**Table 29-19. PMBUS Registers to Driverlib Functions**

File	Driverlib Function
<b>PMBCCR</b>	
pmbus.h	PMBus_configController
pmbus.h	PMBus_setTargetAddress
<b>PMBTXBUF</b>	
pmbus.c	PMBus_putTargetData
pmbus.c	PMBus_putControllerData
<b>PMBRXBUF</b>	
pmbus.c	PMBus_getData
<b>PMBACK</b>	
pmbus.c	PMBus_ackAddress
pmbus.c	PMBus_ackCommand
pmbus.h	PMBus_ackTransaction
pmbus.h	PMBus_nackTransaction
<b>PMBSTS</b>	
pmbus.c	PMBus_getInterruptStatus
pmbus.h	PMBus_getStatus
<b>PMBINTM</b>	
pmbus.c	PMBus_initTargetMode
pmbus.c	PMBus_configTarget
pmbus.c	PMBus_initControllerMode
pmbus.c	PMBus_configModuleClock
pmbus.c	PMBus_configModuleClockMode
pmbus.c	PMBus_configBusClock



**Table 29-19. PMBUS Registers to Driverlib Functions (continued)**

File	Driverlib Function
pmbus.h	PMBus_enableInterrupt
pmbus.h	PMBus_disableInterrupt
pmbus.h	PMBus_enableI2CMode
pmbus.h	PMBus_disableI2CMode
<b>PMBTCR</b>	
pmbus.c	PMBus_initTargetMode
pmbus.c	PMBus_configTarget
pmbus.c	PMBus_putTargetData
pmbus.c	PMBus_ackAddress
pmbus.c	PMBus_ackCommand
pmbus.h	PMBus_setOwnAddress
<b>PMBHTA</b>	
pmbus.c	PMBus_verifyPEC
pmbus.h	PMBus_getOwnAddress
pmbus.h	PMBus_getCurrentAccessType
<b>PMBCTRL</b>	
pmbus.c	PMBus_initTargetMode
pmbus.c	PMBus_initControllerMode
pmbus.c	PMBus_configModuleClock
pmbus.c	PMBus_configModuleClockMode
pmbus.c	PMBus_configBusClock
pmbus.h	PMBus_disableModule
pmbus.h	PMBus_enableModule
pmbus.h	PMBus_enableI2CMode
pmbus.h	PMBus_disableI2CMode
pmbus.h	PMBus_assertAlertLine
pmbus.h	PMBus_deassertAlertLine
pmbus.h	PMBus_setCtrlIntEdge
pmbus.h	PMBus_setClkLowTimeoutIntEdge
<b>PMBTIMCTL</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMCLK</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMSTSETUP</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMBIDLE</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMLOWTIMEOUT</b>	
pmbus.c	PMBus_configBusClock
<b>PMBTIMHIGHTIMEOUT</b>	
pmbus.c	PMBus_configBusClock

## Chapter 30 Serial Communications Interface (SCI)




This chapter describes the features and operation of the serial communication interface (SCI) module. SCI is a two-wire asynchronous serial port, commonly known as a UART. The SCI modules support digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format. The SCI receiver and transmitter each have a -level deep FIFO for reducing servicing overhead, and each has a separate enable and interrupt bits. Both can be operated independently for half-duplex communication, or simultaneously for full-duplex communication.

To specify data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to different speeds through a 16-bit baud-select register.

<b>30.1 Introduction</b> .....	4776
<b>30.2 Architecture</b> .....	4777
<b>30.3 SCI Module Signal Summary</b> .....	4777
<b>30.4 Configuring Device Pins</b> .....	4779
<b>30.5 Multiprocessor and Asynchronous Communication Modes</b> .....	4779
<b>30.6 SCI Programmable Data Format</b> .....	4780
<b>30.7 SCI Multiprocessor Communication</b> .....	4781
<b>30.8 Idle-Line Multiprocessor Mode</b> .....	4782
<b>30.9 Address-Bit Multiprocessor Mode</b> .....	4784
<b>30.10 SCI Communication Format</b> .....	4785
<b>30.11 SCI Port Interrupts</b> .....	4788
<b>30.12 SCI Baud Rate Calculations</b> .....	4789
<b>30.13 SCI Enhanced Features</b> .....	4790
<b>30.14 Software</b> .....	4792
<b>30.15 SCI Registers</b> .....	4794

## 30.1 Introduction

The SCI interfaces are shown in [Figure 30-1](#).



**Figure 30-1. SCI CPU Interface**

### 30.1.1 Features

Features of the SCI module include:

- Two external pins (both pins can be used as GPIO, if not used for SCI):
  - SCITXD: SCI transmit-output pin
  - SCIRXD: SCI receive-input pin
- Baud rate programmable to 64K different rates
- Data-word format
  - One start bit
  - Data-word length programmable from one to eight bits
  - Optional even/odd/no parity bit
  - One or two stop bits
  - An extra bit to distinguish addresses from data (address bit mode only)
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- NRZ (non-return-to-zero) format

Enhanced features include:

- Auto-baud-detect hardware logic
- -level transmit/receive FIFO

### 30.1.2 SCI Related Collateral

#### Foundational Materials

- [C2000 Academy - SCI](#)
- [One Minute RS-485 Introduction \(Video\)](#)
- [RS-232, RS-422, RS-485: What Are the Differences? \(Video\)](#)

### 30.1.3 Block Diagram

Figure 30-2 shows the SCI module block diagram. The SCI port operation is configured and controlled by the registers listed in [Section 30.15](#).

## 30.2 Architecture

The major elements used in full-duplex operation are shown in [Figure 30-2](#) and include:

- A transmitter (TX) and the major registers (upper half of [Figure 30-2](#)):
  - SCITXBUF — transmitter data buffer register. Contains data (loaded by the CPU) to be transmitted
  - TXSHF register — transmitter shift register. Accepts data from register SCITXBUF and shifts data onto the SCITXD pin, one bit at a time
- A receiver (RX) and the major registers (lower half of [Figure 30-2](#)):
  - RXSHF register — receiver shift register. Shifts data in from SCIRXD pin, one bit at a time
  - SCIRXBUF — receiver data buffer register. Contains data to be read by the CPU. Data from a remote processor is loaded into register RXSHF and then into registers SCIRXBUF and SCIRXEMU
- A programmable baud generator
- Control and status registers

The SCI receiver and transmitter can operate either independently or simultaneously.

## 30.3 SCI Module Signal Summary

A summarized description of each SCI signal name is shown in [Table 30-1](#).

**Table 30-1. SCI Module Signal Summary**

Signal Name	Description
<b>External signals</b>	
SCIRXD	SCI Asynchronous Serial Port receive data
SCITXD	SCI Asynchronous Serial Port transmit data
<b>Control</b>	
Baud clock	LSPCLK Prescaled clock
<b>Interrupt signals</b>	
TXINT	Transmit interrupt
RXINT	Receive interrupt




Figure 30-2. Serial Communications Interface (SCI) Module Block Diagram

### 30.4 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

### 30.5 Multiprocessor and Asynchronous Communication Modes

The SCI has two multiprocessor protocols, the idle-line multiprocessor mode (see [Section 30.8](#)) and the address-bit multiprocessor mode (see [Section 30.9](#)). These protocols allow efficient data transfer between multiple processors.

The SCI offers the universal asynchronous receiver/transmitter (UART) communications mode for interfacing with many popular peripherals. The asynchronous mode (see [Section 30.10](#)) requires two lines to interface with many standard devices such as terminals and printers that use RS-232-C formats. Data transmission characteristics include:


- One start bit
- One to eight data bits
- An even/odd parity bit or no parity bit
- One or two stop bits

### 30.6 SCI Programmable Data Format

SCI data, both receive and transmit, is in NRZ (non-return-to-zero) format. The NRZ data format, shown in Figure 30-3, consists of:

- One start bit
- One to eight data bits
- An even/odd parity bit (optional)
- One or two stop bits
- An extra bit to distinguish addresses from data (address-bit mode only)

The basic unit of data is called a character and is one to eight bits in length. Each character of data is formatted with a start bit, one or two stop bits, and optional parity and address bits. A character of data with formatting information is called a frame and is shown in Figure 30-3.



**Figure 30-3. Typical SCI Data Frame Formats**

To program the data format, use the SCICCR register. The bits used to program the data format are shown in Table 30-2.

**Table 30-2. Programming the Data Format Using SCICCR**

Bits	Bit Name	Designation	Functions
2-0	SCICCHAR	SCICCR.2:0	Select the character (data) length (one to eight bits).
5	PARITYENA (ENABLE)	SCICCR.5	Enables the parity function if set to 1, or disables the parity function if cleared to 0.
6	PARITY (EVEN/ODD)	SCICCR.6	If parity is enabled, selects odd parity if cleared to 0; even parity if set to 1.
7	STOPBITS	SCICCR.7	Determines the number of stop bits transmitted—one stop bit if cleared to 0 or two stop bits if set to 1.

## 30.7 SCI Multiprocessor Communication

The multiprocessor communication format allows one processor to efficiently send blocks of data to other processors on the same serial link. On one serial line, there can be only one transfer at a time. In other words, there can be only one talker on a serial line at a time.

### Address Byte

The first byte of a block of information that the talker sends contains an address byte that is read by all listeners. Only listeners with the correct address can be interrupted by the data bytes that follow the address byte. The listeners with an incorrect address remain uninterrupted until the next address byte.

### Sleep Bit

All processors on the serial link set the SCI SLEEP bit (bit 2 of SCICTL1) to 1 so that the processor is interrupted only when the address byte is detected. When the processor reads a block address that corresponds to the CPU device address as set by your application software, your program must clear the SLEEP bit to enable the SCI to generate an interrupt on receipt of each data byte.

Although the receiver still operates when the SLEEP bit is 1, the receiver does not set RXRDY, RXINT, or any of the receiver error status bits to 1 unless the address byte is detected and the address bit in the received frame is a 1 (applicable to address-bit mode). The SCI does not alter the SLEEP bit; your software must alter the SLEEP bit.

#### 30.7.1 Recognizing the Address Byte

A processor recognizes an address byte differently, depending on the multiprocessor mode used. For example:

- The idle-line mode ([Section 30.8](#)) leaves a quiet space before the address byte. This mode does not have an extra address/data bit and is more efficient than the address-bit mode for handling blocks that contain more than 10 bytes of data. The idle-line mode must be used for typical non-multiprocessor SCI communication.
- The address-bit mode ([Section 30.9](#)) adds an extra bit (that is, an address bit) into every byte to distinguish addresses from data. This mode is more efficient in handling many small blocks of data because, unlike the idle mode, this mode does not wait between blocks of data. However, at a high transmit speed, the program is not fast enough to avoid a 10-bit idle in the transmission stream.

#### 30.7.2 Controlling the SCI TX and RX Features

The multiprocessor mode is software selectable using the ADDR/IDLE MODE bit (SCICCR, bit 3). Both modes use the TXWAKE flag bit (SCICTL1, bit 3), RXWAKE flag bit (SCIRXST, bit1), and the SLEEP flag bit (SCICTL1, bit 2) to control the SCI transmitter and receiver features of these modes.

#### 30.7.3 Receipt Sequence


In both multiprocessor modes, the receive sequence is as follows:

1. At the receipt of an address block, the SCI port wakes up and requests an interrupt (bit number 1 RX/BK INT ENA-of SCICTL2 must be enabled to request an interrupt in non-FIFO mode of operation. In FIFO mode, RXFFINT serves this purpose and to enable this, RXFFINTEN in SCIFFRX register must be enabled with RXFFIL in the same register set to 1). The SCI reads the first frame of the block, which contains the destination address.
2. A software routine is entered through the interrupt and checks the incoming address. This address byte is checked against the device address byte stored in memory.
3. If the check shows that the block is addressed to the device CPU, the CPU clears the SLEEP bit and reads the rest of the block. If not, the software routine exits with the SLEEP bit still set, and does not receive interrupts until the next block start.



## 30.8 Idle-Line Multiprocessor Mode

In the idle-line multiprocessor protocol (ADDR/IDLE MODE bit = 0), blocks are separated by having a longer idle time between the blocks than between frames in the blocks. An idle time of ten or more high-level bits after a frame indicates the start of a new block. The time of a single bit is calculated directly from the baud value (bits per second). The idle-line multiprocessor communication format is shown in Figure 30-4 (ADDR/IDLE MODE bit is bit 3 of SCICCR).



**Figure 30-4. Idle-Line Multiprocessor Communication Format**

### 30.8.1 Idle-Line Mode Steps

The steps followed by the idle-line mode:

1. SCI wakes up after receipt of the block-start signal.
2. The processor recognizes the next SCI interrupt.
3. The interrupt service routine compares the received address (sent by a remote transmitter) to the ISR address.
4. If the CPU is being addressed, the service routine clears the SLEEP bit and receives the rest of the data block.
5. If the CPU is not being addressed, the SLEEP bit remains set. This lets the CPU continue to execute the main program without being interrupted by the SCI port until the next detection of a block start.

#### Note

In IDLE mode, if the SCI is taking greater than 10 bit periods to read all the RXDATA from the FIFO, the SCI can miss the immediate block start to be detected.

The RXWAKE logic asserts only one time when the SCI identifies 10 bit periods of IDLE. The SCI does not assert again if RXBUF is read (which clears the WAKE condition) even if the line continues to be idle after RXBUF read.

So, if the ISR is taking more than 10 bit periods of time to read all the RXDATA from the FIFO using RXBUF, the SCI can miss to detect the next block start. This is applicable for both FIFO and Non-FIFO mode when the CPU takes greater than 10 bit clocks of SCI to read the data from RXBUF/ FIFO.

To avoid this, either of the following is recommended:

- Set SCICTL1.SWRESET after reading all RX data at the end of the ISR.
- Read and check the RXWAKE status bit before reading the RXBUF register. If RXWAKE is set, do not set the SLEEP bit for RX at the end of the ISR.

### 30.8.2 Block Start Signal

There are two ways to send a block-start signal:

- **Method 1:** Deliberately leave an idle time of ten bits or more by delaying the time between the transmission of the last frame of data in the previous block and the transmission of the address frame of the new block.
- **Method 2:** The SCI port first sets the TXWAKE bit (SCICTL1, bit 3) to 1 before writing to the SCITXBUF register. This sends an idle time of exactly 11 bits. In this method, the serial communications line is not idle any longer than necessary. (A don't care byte has to be written to SCITXBUF after setting TXWAKE, and before sending the address, so as to transmit the idle time.)

### 30.8.3 Wake-Up Temporary (WUT) Flag

Associated with the TXWAKE bit is the wake-up temporary (WUT) flag. WUT is an internal flag, double-buffered with TXWAKE. When TXSHF is loaded from SCITXBUF, WUT is loaded from TXWAKE, and the TXWAKE bit is cleared to 0. This arrangement is shown in [Figure 30-5](#).




Figure 30-5. Double-Buffered WUT and TXSHF

#### 30.8.3.1 Sending a Block Start Signal

To send out a block-start signal of exactly one frame time during a sequence of block transmissions:

1. Write a 1 to the TXWAKE bit.
2. Write a data word (content not important: a don't care) to the SCITXBUF register (transmit data buffer) to send a block-start signal. (The first data word written is suppressed while the block-start signal is sent out and ignored after that.) When the TXSHF (transmit shift register) is free again, SCITXBUF contents are shifted to TXSHF, the TXWAKE value is shifted to WUT, and then TXWAKE is cleared.

Because TXWAKE was set to a 1, the start, data, and parity bits are replaced by an idle period of 11 bits transmitted following the last stop bit of the previous frame.

3. Write a new address value to SCITXBUF.

A don't-care data word must first be written to register SCITXBUF so that the TXWAKE bit value can be shifted to WUT. After the don't-care data word is shifted to the TXSHF register, the SCITXBUF (and TXWAKE, if necessary) can be written to again because TXSHF and WUT are both double-buffered.

### 30.8.4 Receiver Operation

The receiver operates regardless of the SLEEP bit. However, the receiver neither sets RXRDY nor the error status bits, nor does the receiver request a receive interrupt until an address frame is detected.

### 30.9 Address-Bit Multiprocessor Mode

In the address-bit protocol (ADDR/IDLE MODE bit = 1), frames have an extra bit called an address bit that immediately follows the last data bit. The address bit is set to 1 in the first frame of the block and to 0 in all other frames. The idle period timing is irrelevant (see Figure 30-6).

#### 30.9.1 Sending an Address

The TXWAKE bit value is placed in the address bit. During transmission, when the SCITXBUF register and TXWAKE are loaded into the TXSHF register and WUT respectively, TXWAKE is reset to 0 and WUT becomes the value of the address bit of the current frame. Thus, to send an address:

1. Set the TXWAKE bit to 1 and write the appropriate address value to the SCITXBUF register.

When this address value is transferred to the TXSHF register and shifted out, the address bit is sent as a 1. This flags the other processors on the serial link to read the address.

2. Write to SCITXBUF and TXWAKE after TXSHF and WUT are loaded. (Can be written to immediately since both TXSHF and WUT are both double-buffered.)
3. Leave the TXWAKE bit set to 0 to transmit non-address frames in the block.

#### Note

As a general rule, the address-bit format is typically used for data frames of 11 bytes or less. This format adds one bit value (1 for an address frame, 0 for a data frame) to all data bytes transmitted. The idle-line format is typically used for data frames of 12 bytes or more.




Figure 30-6. Address-Bit Multiprocessor Communication Format

### 30.10 SCI Communication Format

The SCI asynchronous communication format uses either single line (one way) or two line (two way) communications. In this mode, the frame consists of a start bit, one to eight data bits, an optional even/odd parity bit, and one or two stop bits (shown in Figure 30-7). There are eight SCICLK periods per data bit.

The receiver begins operation on receipt of a valid start bit. A valid start bit is identified by four consecutive internal SCICLK periods of zero bits as shown in Figure 30-7. If any bit is not zero, then the processor starts over and begins looking for another start bit.

For the bits following the start bit, the processor determines the bit value by making three samples in the middle of the bits. These samples occur on the fourth, fifth, and sixth SCICLK periods, and bit-value determination is on a majority (two out of three) basis. Figure 30-7 illustrates the asynchronous communication format for this with a start bit showing where a majority vote is taken.

Since the receiver synchronizes to frames, the external transmitting and receiving devices do not use a synchronized serial clock. The clock can be generated locally.





Figure 30-7. SCI Asynchronous Communications Format

### 30.10.1 Receiver Signals in Communication Modes

Figure 30-8 illustrates an example of receiver signal timing that assumes the following conditions:

- Address-bit wake-up mode (address bit does not appear in idle-line mode)
- Six bits per character



**Figure 30-8. SCI RX Signals in Communication Modes**


**Notes:**

1. Flag bit RXENA (SCICTL1, bit 0) goes high to enable the receiver.
2. Data arrives on the SCIRXD pin, start bit detected.
3. Data is shifted from RXSHF to the receiver buffer register (SCIRXBUF); an interrupt is requested. Flag bit RXRDY (SCIRXST, bit 6) goes high to signal that a new character has been received.
4. The program reads SCIRXBUF; flag RXRDY is automatically cleared.
5. The next byte of data arrives on the SCIRXD pin; the start bit is detected, then cleared.
6. Bit RXENA is brought low to disable the receiver. Data continues to be assembled in RXSHF but is not transferred to the receiver buffer register.

### 30.10.2 Transmitter Signals in Communication Modes

Figure 30-9 illustrates an example of transmitter signal timing that assumes the following conditions:

- Address-bit wake-up mode (address bit does not appear in idle-line mode)
- Three bits per character



**Figure 30-9. SCI TX Signals in Communications Mode**

**Notes:**

1. Bit TXENA (SCICTL1, bit 1) goes high, enabling the transmitter to send data.
2. SCITXBUF is written to; thus, (1) the transmitter is no longer empty, and (2) TXRDY goes low.
3. The SCI transfers data to the shift register (TXSHF). The transmitter is ready for a second character (TXRDY goes high), and the transmitter requests an interrupt (to enable an interrupt, bit TX INT ENA — SCICTL2, bit 0 — must be set).
4. The program writes a second character to SCITXBUF after TXRDY goes high (item 3). (TXRDY goes low again after the second character is written to SCITXBUF.)
5. Transmission of the first character is complete. Transfer of the second character to shift register TXSHF begins.
6. Bit TXENA goes low to disable the transmitter; the SCI finishes transmitting the current character.
7. Transmission of the second character is complete; transmitter is empty and ready for new character.

### 30.11 SCI Port Interrupts

The SCI receiver and transmitter can be interrupt controlled. The SCICTL2 register has one flag bit (TXRDY) that indicates active interrupt conditions, and the SCIRXST register has two interrupt flag bits (RXRDY and BRKDT), plus the RX ERROR interrupt flag that is a logical-OR of the FE, OE, BRKDT, and PE conditions. The transmitter and receiver have separate interrupt-enable bits. When not enabled, the interrupts are not asserted; however, the condition flags remain active, reflecting transmission and receipt status.

The SCI has independent peripheral interrupt vectors for the receiver and transmitter. Peripheral interrupt requests can be either high priority or low priority. This is indicated by the priority bits that are output from the peripheral to the PIE controller. When both RX and TX interrupt requests are made at the same priority level, the receiver always has higher priority than the transmitter, reducing the possibility of receiver overrun.

The operation of peripheral interrupts is described in the Peripheral Interrupts section of the *System Control and Interrupts* chapter.

- If the RX/BK INT ENA bit (SCICTL2, bit 1) is set, the receiver peripheral interrupt request is asserted when one of the following events occurs:
  - The SCI receives a complete frame and transfers the data in the RXSHF register to the SCIRXBUF register. This action sets the RXRDY flag (SCIRXST, bit 6) and initiates an interrupt.
  - A break detect condition occurs (the SCIRXD is low for 9.625 bit periods following a missing stop bit). This action sets the BRKDT flag bit (SCIRXST, bit 5) and initiates an interrupt.
- If the TX INT ENA bit (SCICTL2.0) is set, the transmitter peripheral interrupt request is asserted whenever the data in the SCITXBUF register is transferred to the TXSHF register, indicating that the CPU can write to SCITXBUF; this action sets the TXRDY flag bit (SCICTL2, bit 7) and initiates an interrupt.

---

#### Note

Interrupt generation due to the RXRDY and BRKDT bits is controlled by the RX/BK INT ENA bit (SCICTL2, bit 1). Interrupt generation due to the RX ERROR bit is controlled by the RX ERR INT ENA bit (SCICTL1, bit 6).

---

### 30.11.1 Break Detect

A "break" signal (also called a "break detect" or "break sequence") can be sent to the module to signal to the bus a specific condition. This break signal is defined as a low pulse of a certain amount of time, typically at least 1 packet wide (including a missed stop bit). The SCI has two main methods for detecting a "break" signal sent on the line, with certain limitations for each.

The first for break detect method involves reading the SCIRXST.BRKDT bit. A break condition that triggers the BRKDT bit occurs when the SCI receiver data line (SCIRXD) remains continuously low for at least 9.625 bits, beginning after a missing first stop bit. If the SCIRX line goes high at any point during the 9.625 bits then the SCI does not flag a break detect. To trigger the first stop bit missed, the typical method is to hold the RX line low for:

- 1 start bit
- 8 data bits
- (optional) 1 address bit
- (optional) 1 parity bit
- 1 stop bit
- 9.625 bits of additional time held low

This is a total of 19.625 (systems using no parity or address bit), 20.625 (systems using either parity or address bit but not both), or 21.625 (systems using both parity and address bit) bit times held low.

The second method for break detect is to instead use the SCIRXST.FE, SCIRXST.PE and SCIRXBUF.SAR bits to detect a break signal of 10 or 11 bits of low. ISR code can use the following combination of flags and received data to determine if a break detect occurred:

- Break signal = 11 bits low (requires parity enabled)
  - FE == 1
  - PE == 1 for odd parity, PE == 0 for even parity
  - SCIRXBUF.SAR (received character) == 0x00
- Break signal = 10 bits low (requires parity disabled)
  - FE == 1
  - SCIRXBUF.SAR (received character) == 0x00

### 30.12 SCI Baud Rate Calculations

The internally generated serial clock is determined by the low-speed peripheral clock (LSPCLK) and the baud-select registers. The SCI uses the 16-bit value of the baud-select registers to select one of the 64K different serial clock rates possible for a given LSPCLK.

See the bit descriptions in the baud-select registers, for the formula to use when calculating the SCI asynchronous baud. [Table 30-3](#) shows the baud-select values for common SCI bit rates. LSPCLK/16 is the maximum baud rate. For example, if LSPCLK is 100MHz, then the maximum baud rate is 6.25Mbps.

**Table 30-3. Asynchronous Baud Register Values for Common SCI Bit Rates**

Baud Rate	LSPCLK Clock Frequency, 100MHz		
	BRR	Actual Baud Rate	% Error
2400	5207 (1457h)	2400	0
4800	2603 (A2Bh)	4800	0
9600	1301 (515h)	9601	0.01
19200	650 (28Ah)	19201	0.01
38400	324 (144h)	38462	0.16



### 30.13 SCI Enhanced Features

The C28x SCI features autobaud detection and transmit/receive FIFO. The following section explains the FIFO operation.

#### 30.13.1 SCI FIFO Description

The following steps explain the FIFO features and help with programming the SCI with FIFOs.

1. **Reset.** At reset the SCI powers up in standard SCI mode and the FIFO function is disabled. The FIFO registers SCIFFTX, SCIFFRX, and SCIFFCT remain inactive.
2. **Standard SCI.** The standard SCI modes work normally with TXINT/RXINT interrupts as the interrupt source for the module.
3. **FIFO enable.** FIFO mode is enabled by setting the SCIFFEN bit in the SCIFFTX register. SCIRST can reset the FIFO mode at any stage of the operation.
4. **Active registers.** All the SCI registers and SCI FIFO registers (SCIFFTX, SCIFFRX, and SCIFFCT) are active.
5. **Interrupts.** FIFO mode has two interrupts; transmit FIFO (TXINT) and receive FIFO (RXINT). The RXINT is the common interrupt for SCI FIFO receive, receive error, and receive FIFO overflow conditions. The TXINT of the standard SCI is disabled and this interrupt serves as SCI transmit FIFO interrupt.
6. **Buffers.** Transmit and receive buffers are supplemented with two 16-level FIFOs. The transmit FIFO registers are 8-bits wide and receive FIFO registers are 10-bits wide. The one-word transmit buffer (SCITXBUF) of the standard SCI functions as a transition buffer before the transmit FIFO and shift register. SCITXBUF is loaded into either the FIFO (when FIFO is enabled) or the TXSHF (when FIFO is disabled). When FIFO is enabled, SCITXBUF loads into the FIFO only after the last bit of the shift register is shifted out, so SCITXBUF cannot be treated as an additional level of buffer. With the FIFO enabled, TXSHF is directly loaded from the FIFO (not TXBUF) after an optional delay value (SCIFFCT). When FIFO mode is enabled for SCI, characters written to SCITXBUF are queued in to SCI-TXFIFO and the characters received in SCI-RXFIFO can be read using SCIRXBUF.
7. **Delayed transfer.** The rate that words in the FIFO are transferred to the transmit shift register is programmable. The SCIFFCT register bits (7–0) FFTXDLY7–FFTXDLY0 define the delay between the word transfer. The delay is defined in the number SCI baud clock cycles. The 8 bit register can define a minimum delay of 0 baud clock cycles and a maximum of 256-baud clock cycles. With zero delay, the SCI module can transmit data in continuous mode with the FIFO words shifting out back to back. With the 256 clock delay the SCI module can transmit data in a maximum delayed mode with the FIFO words shifting out with a delay of 256 baud clocks between each words. The programmable delay facilitates communication with slow SCI/UARTs with little CPU intervention.
8. **FIFO status bits.** Both the transmit and receive FIFOs have status bits TXFFST or RXFFST (bits 12–8) that define the number of words available in the FIFOs at any time. The transmit FIFO reset bit TXFIFO and receive reset bit RXFIFO reset the FIFO pointers to zero when these bits are cleared to 0. The FIFOs resumes operation from start once these bits are set to 1.
9. **Programmable interrupt levels.** Both transmit and receive FIFO can generate CPU interrupts. The interrupt trigger is generated whenever the transmit FIFO status bits TXFFST (bits 12–8) match (less than or equal to) the interrupt trigger level bits TXFFIL (bits 4–0). This provides a programmable interrupt trigger for transmit and receive sections of the SCI. Default value for these trigger level bits is 0x11111 for receive FIFO and 0x00000 for transmit FIFO, respectively.

Figure 30-10 and Table 30-4 explain the operation/configuration of SCI interrupts in nonFIFO/FFO mode.




Figure 30-10. SCI FIFO Interrupt Flags and Enable Logic

Table 30-4. SCI Interrupt Flags

FIFO Options <sup>(1)</sup>	SCI Interrupt Source	Interrupt Flags	Interrupt Enables	FIFO Enable SCIFFENA	Interrupt Line
SCI without FIFO	Receive error	RXERR <sup>(2)</sup>	RXERRINTENA	0	RXINT
	Receive break	BRKDT	RX/BKINTENA	0	RXINT
	Data receive	RXRDY	RX/BKINTENA	0	RXINT
	Transmit empty	TXRDY	TXINTENA	0	TXINT
SCI with FIFO	Receive error and receive break	RXERR	RXERRINTENA	1	RXINT
	FIFO receive	RXFFIL	RXFFIENA	1	RXINT
	Transmit empty	TXFFIL	TXFFIENA	1	TXINT
Auto-baud	Auto-baud detected	ABD	Don't care	x	TXINT

(1) FIFO mode TXSHF is directly loaded after delay value, TXBUF is not used.

(2) RXERR can be set by BRKDT, FE, OE, PE flags. In FIFO mode, BRKDT interrupt is only through RXERR flag.

### 30.13.2 SCI Auto-Baud

Most SCI modules do not have an auto-baud detect logic built-in hardware. These SCI modules are integrated with embedded controllers whose clock rates are dependent on PLL reset values. Often embedded controller clocks change after final design. In the enhanced feature set this module supports an autobaud-detect logic in hardware. The following section explains the enabling sequence for autobaud-detect feature.

### 30.13.3 Autobaud-Detect Sequence

Bits ABD and CDC in SCIFFCT control the autobaud logic. The SCIRST bit can be enabled to make autobaud logic work.

If ABD is set while CDC is 1, which indicates auto-baud alignment, SCI transmit FIFO interrupt occurs (TXINT). After the interrupt service, the CDC bit must be cleared by software. If CDC remains set even after interrupt service, there can be no repeat interrupts.

1. Enable autobaud-detect mode for the SCI by setting the CDC bit (bit 13) in SCIFFCT and clearing the ABD bit (bit 15) by writing a 1 to ABDCLR bit (bit 14).
2. Initialize the baud register to be 1 or less than a baud rate limit of 500Kbps.
3. Allow SCI to receive either character "A" or "a" from a host at the desired baud rate. If the first character is either "A" or "a", the autobaud-detect hardware detects the incoming baud rate and sets the ABD bit.
4. The auto-detect hardware updates the baud rate register with the equivalent baud value hex. The logic also generates an interrupt to the CPU.
5. Respond to the interrupt clear ADB bit by writing a 1 to ABD CLR (bit 14) of SCIFFCT register and disable further autobaud locking by clearing CDC bit by writing a 0.
6. Read the receive buffer for character "A" or "a" to empty the buffer and buffer status.
7. If ABD is set while CDC is 1, which indicates autobaud alignment, the SCI transmit FIFO interrupt occurs (TXINT). After the interrupt service, the CDC bit must be cleared by software.

---

#### Note

At higher baud rates, the slew rate of the incoming data bits can be affected by transceiver and connector performance. While normal serial communications can work well, this slew rate can limit reliable autobaud detection at higher baud rates (typically beyond 100k baud) and cause the auto-baudlock feature to fail.

To avoid this, the following is recommended:

- Achieve a baud-lock between the host and C28x SCI boot loader using a lower baud rate.
  - The host can then handshake with the loaded C28x application to set the SCI baud rate register to the desired higher baud rate.
- 

## 30.14 Software

### 30.14.1 SCI Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/sci

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 30.14.1.1 Tune Baud Rate via UART Example

FILE: `baud_tune_via_uart.c`

This example demonstrates the process of tuning the UART/SCI baud rate of a C2000 device based on the UART input from another device. As UART does not have a clock signal, reliable communication requires baud rates to be reasonably matched. This example addresses cases where a clock mismatch between devices is greater than is acceptable for communications, requiring baud compensation between boards. As reliable communication only requires matching the EFFECTIVE baud rate, it does not matter which of the two boards

executes the tuning (the board with the less-accurate clock source does not need to be the one to tune; as long as one of the two devices tunes to the other, then proper communication can be established).

To tune the baud rate of this device, SCI data (of the desired baud rate) must be sent to this device. The input SCI baud rate must be within the +/- MARGINPERCENT of the TARGETBAUD chosen below. These two variables are defined below, and should be chosen based on the application requirements. Higher MARGINPERCENT will allow more data to be considered "correct" in noisy conditions, and may decrease accuracy. The TARGETBAUD is what was expected to be the baud rate, but due to clock differences, needs to be tuned for better communication robustness with the other device.

NOTE: Lower baud rates have more granularity in register options, and therefore tuning is more affective at these speeds.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *External Connections* for Control Card

- SCIA\_RX/eCAP1 is on GPIO9, connect to incoming SCI communications
- SCIA\_TX is on GPIO8, for observation externally

#### Watch Variables

- *avgBaud* - Baud rate that was detected and set after tuning

#### 30.14.1.2 SCI FIFO Digital Loop Back

FILE: sci\_ex1\_loopback.c

This program uses the internal loop back test mode of the peripheral. Other than boot mode pin configuration, no other hardware configuration is required. The pinmux and SCI modules are configured through the sysconfig file.

This test uses the loopback test mode of the SCI module to send characters starting with 0x00 through 0xFF. The test will send a character and then check the receive buffer for a correct match.

This example project has support for migration across our C2000 device families. If you are wanting to build this project from launchpad or controlCARD, please specify in the .syscfg file the board you're using. At any time you can select another device to migrate this example. *Watch Variables*

- *loopCount* - Number of characters sent
- *errorCount* - Number of errors detected
- *sendChar* - Character sent
- *receivedChar* - Character received

#### 30.14.1.3 SCI Digital Loop Back with Interrupts

FILE: sci\_ex2\_loopback\_interrupts.c

This test uses the internal loop back test mode of the peripheral. Other than boot mode pin configuration, no other hardware configuration is required. Both interrupts and the SCI FIFOs are used.

A stream of data is sent and then compared to the received stream. The SCI-A sent data looks like this:

```
00 01
01 02
02 03
....
FE FF
FF 00
etc..
```

The pattern is repeated forever.

#### Watch Variables

- *sDataA* - Data being sent
- *rDataA* - Data received

- *rDataPointA* - Keep track of where we are in the data stream. This is used to check the incoming data

#### 30.14.1.4 SCI Echoback

FILE: sci\_ex3\_echoback.c

This test receives and echo-backs data through the SCI-A port.

A terminal such as 'putty' can be used to view the data from the SCI and to send information to the SCI. Characters received by the SCI port are sent back to the host.

*Running the Application* Open a COM port with the following settings using a terminal:

- Find correct COM port
- Bits per second = 9600
- Data Bits = 8
- Parity = None
- Stop Bits = 1
- Hardware Control = None

The program will print out a greeting and then ask you to enter a character which it will echo back to the terminal.

*Watch Variables*

- loopCounter - the number of characters sent

*External Connections*

Connect the USB cable from Control card J1:A to PC

#### 30.14.1.5 stdout redirect example

FILE: sci\_ex4\_stdout\_redirect.c This test transmits data through the SCI-A port to a terminal

A terminal such as 'putty' can be used to view the data from the SCI. Characters received by the SCI port are sent back to the host.

*Running the Application* Open a COM port with the following settings using a terminal:

- Find correct COM port
- Bits per second = 9600
- Data Bits = 8
- Parity = None
- Stop Bits = 1
- Hardware Control = None

The program will print out three sentences: one to the SCIA, one to CCS, and a final one to SCIA.

*External Connections*

Connect the SCI-A port to a PC via a transceiver and cable.

- DEVICE\_GPIO\_PIN\_SCIRXDA is SCI\_A-RXD (Connect to Pin3, PC-TX, of serial DB9 cable)
- DEVICE\_GPIO\_PIN\_SCITXDA is SCI\_A-TXD (Connect to Pin2, PC-RX, of serial DB9 cable)

## 30.15 SCI Registers

The section describes the Serial Communication Interface module registers.

### 30.15.1 SCI Base Address Table

**Table 30-5. SCI Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
SciaRegs	<a href="#">SCI_REGS</a>	SCIA_BASE	0x0000_7200	YES	-	-	YES	-	YES
ScibRegs	<a href="#">SCI_REGS</a>	SCIB_BASE	0x0000_7210	YES	-	-	YES	-	YES

### 30.15.2 SCI\_REGS Registers

Table 30-6 lists the memory-mapped registers for the SCI\_REGS registers. All register offset addresses not listed in Table 30-6 should be considered as reserved locations and the register contents should not be modified.

**Table 30-6. SCI\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SCICCR	Communications control register		<a href="#">Go</a>
1h	SCICTL1	Control register 1		<a href="#">Go</a>
2h	SCIHBAUD	Baud rate (high) register		<a href="#">Go</a>
3h	SCILBAUD	Baud rate (low) register		<a href="#">Go</a>
4h	SCICTL2	Control register 2		<a href="#">Go</a>
5h	SCIRXST	Receive status register		<a href="#">Go</a>
6h	SCIRXEMU	Receive emulation buffer register		<a href="#">Go</a>
7h	SCIRXBUF	Receive data buffer		<a href="#">Go</a>
9h	SCITXBUF	Transmit data buffer		<a href="#">Go</a>
Ah	SCIFFTX	FIFO transmit register		<a href="#">Go</a>
Bh	SCIFFRX	FIFO receive register		<a href="#">Go</a>
Ch	SCIFFCT	FIFO control register		<a href="#">Go</a>
Fh	SCIPRI	SCI priority control		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 30-7 shows the codes that are used for access types in this section.

**Table 30-7. SCI\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R -0	Read Returns 0s
Write Type		
W	W	Write
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 30.15.2.1 SCICCR Register (Offset = 0h) [Reset = 0000h]

SCICCR is shown in [Figure 30-11](#) and described in [Table 30-8](#).

Return to the [Summary Table](#).

SCICCR defines the character format, protocol, and communications mode used by the SCI.

**Figure 30-11. SCICCR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
STOPBITS	PARITY	PARITYENA	LOOPBKENA	ADDRIDLE_MODE	SCICHAR		
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		

**Table 30-8. SCICCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	STOPBITS	R/W	0h	SCI number of stop bits. This bit specifies the number of stop bits transmitted. The receiver checks for only one stop bit. Reset type: SYSRSn 0h (R/W) = One stop bit 1h (R/W) = Two stop bits
6	PARITY	R/W	0h	SCI parity odd/even selection. If the PARITY ENABLE bit (SCICCR, bit 5) is set, PARITY (bit 6) designates odd or even parity (odd or even number of bits with the value of 1 in both transmitted and received characters). Reset type: SYSRSn 0h (R/W) = Odd parity 1h (R/W) = Even parity
5	PARITYENA	R/W	0h	SCI parity enable. This bit enables or disables the parity function. If the SCI is in the addressbit multiprocessor mode (set using bit 3 of this register), the address bit is included in the parity calculation (if parity is enabled). For characters of less than eight bits, the remaining unused bits should be masked out of the parity calculation. Reset type: SYSRSn 0h (R/W) = Parity disabled no parity bit is generated during transmission or is expected during reception 1h (R/W) = Parity is enabled
4	LOOPBKENA	R/W	0h	Loop Back test mode enable. This bit enables the Loop Back test mode where the Tx pin is internally connected to the Rx pin. Reset type: SYSRSn 0h (R/W) = Loop Back test mode disabled 1h (R/W) = Loop Back test mode enabled

**Table 30-8. SCICCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	ADDRIDLE_MODE	R/W	0h	<p>SCI multiprocessor mode control bit.</p> <p>This bit selects one of the multiprocessor protocols. Multiprocessor communication is different from the other communication modes because it uses SLEEP and TXWAKE functions (bits SCICTL1, bit 2 and SCICTL1, bit 3, respectively). The idle-line mode is usually used for normal communications because the address-bit mode adds an extra bit to the frame. The idle-line mode does not add this extra bit and is compatible with RS-232 type communications.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Idle-line mode protocol selected 1h (R/W) = Address-bit mode protocol selected</p>
2-0	SCICCHAR	R/W	0h	<p>Character-length control bits 2-0.</p> <p>These bits select the SCI character length from one to eight bits. Characters of less than eight bits are right-justified in SCIRXBUF and SCIRXEMU and are padded with leading zeros in SCIRXBUF. SCITXBUF doesn't need to be padded with leading zeros.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCICCHAR_LENGTH_1 1h (R/W) = SCICCHAR_LENGTH_2 2h (R/W) = SCICCHAR_LENGTH_3 3h (R/W) = SCICCHAR_LENGTH_4 4h (R/W) = SCICCHAR_LENGTH_5 5h (R/W) = SCICCHAR_LENGTH_6 6h (R/W) = SCICCHAR_LENGTH_7 7h (R/W) = SCICCHAR_LENGTH_8</p>



### 30.15.2.2 SCICTL1 Register (Offset = 1h) [Reset = 0000h]

SCICTL1 is shown in [Figure 30-12](#) and described in [Table 30-9](#).

Return to the [Summary Table](#).

SCICTL1 controls the receiver/transmitter enable, TXWAKE and SLEEP functions, and the SCI software reset.

**Figure 30-12. SCICTL1 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	RXERRINTENA	SWRESET	RESERVED	TXWAKE	SLEEP	TXENA	RXENA
R-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 30-9. SCICTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6	RXERRINTENA	R/W	0h	SCI receive error interrupt enable. Setting this bit enables an interrupt if the RX ERROR bit (SCIRXST, bit 7) becomes set because of errors occurring. Reset type: SYSRSn 0h (R/W) = Receive error interrupt disabled 1h (R/W) = Receive error interrupt enabled
5	SWRESET	R/W	0h	SCI software reset (active low). Writing a 0 to this bit initializes the SCI state machines and operating flags (registers SCICTL2 and SCIRXST) to the reset condition. This reset will not reset the FIFO pointers or flush out the data in TX/RX FIFO. If you need to clear the FIFO then perform SWRESET + TXFFINT + RXFFINT or refer to a channel reset SCIFFTX[SCIRST]. The SW RESET bit does not affect any of the configuration bits. All affected logic is held in the specified reset state until a 1 is written to SW RESET (the bit values following a reset are shown beneath each register diagram in this section). Thus, after a system reset, re-enable the SCI by writing a 1 to this bit. Clear this bit after a receiver break detect (BRKDT flag, bit SCIRXST, bit 5). SW RESET affects the operating flags of the SCI, but it neither affects the configuration bits nor restores the reset values. Once SW RESET is asserted, the flags are frozen until the bit is deasserted. The affected flags are as follows: Value After SW SCI Flag Register Bit RESET 1 TXRDY SCICTL2, bit 7 1 TX EMPTY SCICTL2, bit 6 0 RXWAKE SCIRXST, bit 1 0 PE SCIRXST, bit 2 0 OE SCIRXST, bit 3 0 FE SCIRXST, bit 4 0 BRKDT SCIRXST, bit 5 0 RXRDY SCIRXST, bit 6 0 RX ERROR SCIRXST, bit 7 Reset type: SYSRSn 0h (R/W) = Writing a 0 to this bit initializes the SCI state machines and operating flags (registers SCICTL2 and SCIRXST) to the reset condition. 1h (R/W) = After a system reset, re-enable the SCI by writing a 1 to this bit. There is no time requirement to meet before writing a one to this bit after writing a zero.
4	RESERVED	R	0h	Reserved

**Table 30-9. SCICTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	TXWAKE	R/W	0h	<p>SCI transmitter wake-up method select.</p> <p>The TXWAKE bit controls selection of the data-transmit feature, depending on which transmit mode (idle-line or address-bit) is specified at the ADDR/IDLE MODE bit (SCICCR, bit 3)</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmit feature is not selected. In idle-line mode: write a 1 to TXWAKE, then write data to register SCITXBUF to generate an idle period of 11 data bits In address-bit mode: write a 1 to TXWAKE, then write data to SCITXBUF to set the address bit for that frame to 1</p> <p>1h (R/W) = Transmit feature selected is dependent on the mode, idle-line or address-bit: TXWAKE is not cleared by the SW RESET bit (SCICTL1, bit 5)</p> <p>it is cleared by a system reset or the transfer of TXWAKE to the WUT flag.</p>
2	SLEEP	R/W	0h	<p>SCI sleep.</p> <p>The TXWAKE bit controls selection of the data-transmit feature, depending on which transmit mode (idle-line or address-bit) is specified at the ADDR/IDLE MODE bit (SCICCR, bit 3). In a multiprocessor configuration, this bit controls the receiver sleep function. Clearing this bit brings the SCI out of the sleep mode. The receiver still operates when the SLEEP bit is set however, operation does not update the receiver buffer ready bit (SCIRXST, bit 6, RXRDY) or the error status bits (SCIRXST, bit 5-2: BRKDT, FE, OE, and PE) unless the address byte is detected. SLEEP is not cleared when the address byte is detected.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Sleep mode disabled</p> <p>1h (R/W) = Sleep mode enabled</p>
1	TXENA	R/W	0h	<p>SCI transmitter enable.</p> <p>Data is transmitted through the SCITXD pin only when TXENA is set. If reset, transmission is halted but only after all data previously written to SCITXBUF has been sent. Data written into SCITXBUF when TXENA is disabled will not be transmitted even if the TXENA is enabled later.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmitter disabled</p> <p>1h (R/W) = Transmitter enabled</p>
0	RXENA	R/W	0h	<p>SCI receiver enable.</p> <p>Data is received on the SCIRXD pin and is sent to the receiver shift register and then the receiver buffers. This bit enables or disables the receiver (transfer to the buffers).</p> <p>Clearing RXENA stops received characters from being transferred to the two receiver buffers and also stops the generation of receiver interrupts. However, this will not stop RX errors from triggering interrupts. To disable interrupts from RX errors use the RXERRINTENA bit. To stop propagation of the BRKDT interrupt use the RXBKINTENA bit.</p> <p>The receiver shift register can continue to assemble characters even while RXENA is cleared. Thus, if RXENA is set during the reception of a character, the complete character will be transferred into the receiver buffer registers, SCIRXEMU and SCIRXBUF.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Prevent received characters from transfer into the SCIRXEMU and SCIRXBUF receiver buffers</p> <p>1h (R/W) = Send received characters to SCIRXEMU and SCIRXBUF</p>

### 30.15.2.3 SCIHBAUD Register (Offset = 2h) [Reset = 0000h]

SCIHBAUD is shown in [Figure 30-13](#) and described in [Table 30-10](#).

Return to the [Summary Table](#).

The values in SCIHBAUD and SCILBAUD specify the baud rate for the SCI.

**Figure 30-13. SCIHBAUD Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
BAUD							
R/W-0h							

**Table 30-10. SCIHBAUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	BAUD	R/W	0h	SCI 16-bit baud selection Registers SCIHBAUD (MSbyte). The internally-generated serial clock is determined by the low speed peripheral clock (LSPCLK) signal and the two baud-select registers. The SCI uses the 16-bit value of these registers to select one of 64K serial clock rates for the communication modes. $BRR = (SCIHBAUD \ll 8) + (SCILBAUD)$ The SCI baud rate is calculated using the following equation: $SCI \text{ Asynchronous Baud} = LSPCLK / ((BRR + 1) * 8)$ Alternatively, $BRR = LSPCLK / (SCI \text{ Asynchronous Baud} * 8) - 1$ Note that the above formulas are applicable only when $0 < BRR < 65536$ . If $BRR = 0$ , then $SCI \text{ Asynchronous Baud} = LSPCLK / 16$ Where: BRR = the 16-bit value (in decimal) in the baud-select registers Reset type: SYSRSn

### 30.15.2.4 SCILBAUD Register (Offset = 3h) [Reset = 0000h]

SCILBAUD is shown in [Figure 30-14](#) and described in [Table 30-11](#).

Return to the [Summary Table](#).

The values in SCIHBAUD and SCILBAUD specify the baud rate for the SCI.

**Figure 30-14. SCILBAUD Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
BAUD							
R/W-0h							

**Table 30-11. SCILBAUD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	BAUD	R/W	0h	See SCIHBAUD Detailed Description Reset type: SYSRSn

### 30.15.2.5 SCICTL2 Register (Offset = 4h) [Reset = 00C0h]

SCICTL2 is shown in [Figure 30-15](#) and described in [Table 30-12](#).

Return to the [Summary Table](#).

SCICTL2 enables the receive-ready, break-detect, and transmit-ready interrupts as well as transmitter-ready and -empty flags.

**Figure 30-15. SCICTL2 Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
TXRDY	TXEMPTY	RESERVED				RXBKINTENA	TXINTENA
R-1h	R-1h	R-0h				R/W-0h	R/W-0h

**Table 30-12. SCICTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	TXRDY	R	1h	Transmitter buffer register ready flag. When set, this bit indicates that the transmit data buffer register, SCITXBUF, is ready to receive another character. Writing data to the SCITXBUF automatically clears this bit. When set, this flag asserts a transmitter interrupt request if the interrupt-enable bit, TX INT ENA (SCICTL2.0), is also set. TXRDY is set to 1 by enabling the SW RESET bit (SCICTL1.5) or by a system reset. Reset type: SYSRSn 0h (R/W) = SCITXBUF is full 1h (R/W) = SCITXBUF is ready to receive the next character
6	TXEMPTY	R	1h	Transmitter empty flag. This flag's value indicates the contents of the transmitter's buffer register (SCITXBUF) and shift register (TXSHF). An active SW RESET (SCICTL1.5), or a system reset, sets this bit. This bit does not cause an interrupt request. Reset type: SYSRSn 0h (R/W) = Transmitter buffer or shift register or both are loaded with data 1h (R/W) = Transmitter buffer and shift registers are both empty
5-2	RESERVED	R	0h	Reserved
1	RXBKINTENA	R/W	0h	Receiver-buffer/break interrupt enable. This bit controls the interrupt request caused by either the RXRDY flag or the BRKDT flag (bits SCIRXST.6 and .5) being set. However, RX/BK INT ENA does not prevent the setting of these flags. Reset type: SYSRSn 0h (R/W) = Disable RXRDY/BRKDT interrupt 1h (R/W) = Enable RXRDY/BRKDT interrupt

**Table 30-12. SCICTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TXINTENA	R/W	0h	<p>SCITXBUF-register interrupt enable.</p> <p>This bit controls the interrupt request caused by the setting of TXRDY flag bit (SCICTL2.7). However, it does not prevent the TXRDY flag from being set (which indicates SCITXBUF is ready to receive another character).</p> <p>0 Disable TXRDY interrupt 1 Enable TXRDY interrupt.</p> <p>In non-FIFO mode, a dummy (or a valid) data has to be written to SCITXBUF for the first transmit interrupt to occur. This is the case when you enable the transmit interrupt for the first time and also when you re-enable (disable and then enable) the transmit interrupt. If TXINTENA is enabled after writing the data to SCITXBUF, it will not generate an interrupt.</p> <p>Reset type: SYSRSn 0h (R/W) = Disable TXRDY interrupt 1h (R/W) = Enable TXRDY interrupt</p>

### 30.15.2.6 SCIRXST Register (Offset = 5h) [Reset = 0000h]

SCIRXST is shown in [Figure 30-16](#) and described in [Table 30-13](#).

Return to the [Summary Table](#).

SCIRXST contains seven bits that are receiver status flags (two of which can generate interrupt requests). Each time a complete character is transferred to the receiver buffers (SCIRXEMU and SCIRXBUF), the status flags are updated.

**Figure 30-16. SCIRXST Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RXERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 30-13. SCIRXST Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	RXERROR	R	0h	SCI receiver error flag. The RX ERROR flag indicates that one of the error flags in the receiver status register is set. RX ERROR is a logical OR of the break detect, framing error, overrun, and parity error enable flags (bits 5-2: BRKDT, FE, OE, and PE). A 1 on this bit will cause an interrupt if the RX ERR INT ENA bit (SCICTL1.6) is set. This bit can be used for fast error-condition checking during the interrupt service routine. This error flag cannot be cleared directly it is cleared by an active SW RESET, channel reset (SCIRST), or by a system reset. Reset type: SYSRSn 0h (R/W) = No error flags set 1h (R/W) = Error flag(s) set
6	RXRDY	R	0h	SCI receiver-ready flag. When a new character is ready to be read from the SCIRXBUF register, the receiver sets this bit, and a receiver interrupt is generated if the RX/BK INT ENA bit (SCICTL2.1) is a 1. RXRDY is cleared by a reading of the SCIRXBUF register, by an active SW RESET, channel reset (SCIRST), or by a system reset. Reset type: SYSRSn 0h (R/W) = No new character in SCIRXBUF 1h (R/W) = Character ready to be read from SCIRXBUF

**Table 30-13. SCIRXST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	BRKDT	R	0h	<p>SCI break-detect flag.</p> <p>The SCI sets this bit when a break condition occurs. A break condition occurs when the SCI receiver data line (SCIRXD) remains continuously low for at least 9.625 bits, beginning after a missing first stop bit. If the SCIRX line goes high at any point during the 9.625 bits then the SCI will not flag a break detect. In order to trigger the first stop bit missed, the typical method is to hold the RX line low for 1 start bit, 8 data bits, 1 optional address bit, 1 optional parity bit, 1 stop bit, and 9.625 bits of additional time held low. This is a total of 19.625 (no parity/address bit), 20.625 (either parity or address bit), or 21.625 (both parity and address bit) bit times.</p> <p>To instead detect a 'break seq' or 'break sequence' of 11 bits of low voltage level (0), ISR code can use the following combination of flags and received data: FE==1 &amp;&amp; PE==1 &amp;&amp; SCIRXBUF.SAR (received character)==0x00. This assumes parity enabled and odd parity set. With even parity, PE==0 instead. The detection of 11 bits of low/0 can be reduced to 10 bits of low if no parity bit is used (then PE flag does not matter to detect the sequence).</p> <p>The occurrence of a break causes a receiver interrupt to be generated if the RX/BK INT ENA bit is a 1, but it does not cause the receiver buffer to be loaded.</p> <p>A BRKDT interrupt can occur even if the receiver SLEEP bit is set to 1.</p> <p>BRKDT is cleared by an active SW RESET, SCIRST bit, or by a system reset. It is not cleared by receipt of a character after the break is detected.</p> <p>If Break Detect (BRKDT) is set, then RXRDY won't be set and there will be no further interrupts after the first interrupt where there is an error detected if a SW reset, channel reset, or system reset is not performed. In order to receive more characters, the SCI must be reset by toggling the SW RESET bit, channel reset (SCIRST), or by a system reset.</p> <p>NOTE: If your system is susceptible to break detects, ensure that you have a pull-up resistor on the SCI-RX pin to provide proper return-to-high signal behavior and noise immunity.</p> <p>NOTE: To monitor a break detect, place an oscilloscope on the C2000 SCI-RX line and monitor for a low-signal greater than 9.625 bits wide. If this is found and a break is not expected, please correct the software in the other device that is transmitting to this C2000 device. There should never be a low-signal greater than 9.625 bits wide on the SCI-RX line of the C2000 device unless a break detect is being transmitted purposely.</p> <p>Reset type: SYSRSn            0h (R/W) = No break condition            1h (R/W) = Break condition occurred</p>
4	FE	R	0h	<p>SCI framing-error flag.</p> <p>The SCI sets this bit when an expected stop bit is not found. Only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and that the character is incorrectly framed. The FE bit is reset by a clearing of the SW RESET bit, channel reset (SCIRST), or by a system reset. NOTE: FE will be flagged prior to BRKDT, except when RX is in sleep mode. In sleep mode, when there is no RX WAKEUP and RXD line is low for greater than 10 bits, BRKDT will be flagged while FE will not be flagged.</p> <p>Reset type: SYSRSn            0h (R/W) = No framing error detected            1h (R/W) = Framing error detected</p>



**Table 30-13. SCIRXST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	OE	R	0h	SCI overrun-error flag. The SCI sets this bit when a character is transferred into registers SCIRXEMU and SCIRXBUF before the previous character is fully read by the CPU or DMAC. The previous character is overwritten and lost. The OE flag bit is reset by an active SW RESET, channel reset (SCIRST), or a system reset. Reset type: SYSRSn 0h (R/W) = No overrun error detected 1h (R/W) = Overrun error detected
2	PE	R	0h	SCI parity-error flag. This flag bit is set when a character is received with a mismatch between the number of 1s and its parity bit. The address bit is included in the calculation. If parity generation and detection is not enabled, the PE flag is disabled and read as 0. The PE bit is reset by an active SW RESET, channel reset (SCIRST), or a system reset. Reset type: SYSRSn 0h (R/W) = No parity error or parity is disabled 1h (R/W) = Parity error is detected
1	RXWAKE	R	0h	Receiver wake-up-detect flag Reset type: SYSRSn 0h (R/W) = No detection of a receiver wake-up condition 1h (R/W) = A value of 1 in this bit indicates detection of a receiver wake-up condition. In the address-bit multiprocessor mode (SCICCR.3 = 1), RXWAKE reflects the value of the address bit for the character contained in SCIRXBUF. In the idle-line multiprocessor mode, RXWAKE is set if the SCIRXD data line is detected as idle. RXWAKE is a read-only flag, cleared by one of the following: <ul style="list-style-type: none"> <li>- The transfer of the first byte after the address byte to SCIRXBUF (only in non-FIFO mode)</li> <li>- The reading of SCIRXBUF</li> <li>- An active SW RESET</li> <li>- Channel reset (SCIRST)</li> <li>- A system reset</li> </ul>
0	RESERVED	R	0h	Reserved

### 30.15.2.7 SCIRXEMU Register (Offset = 6h) [Reset = 0000h]

SCIRXEMU is shown in [Figure 30-17](#) and described in [Table 30-14](#).

Return to the [Summary Table](#).

Normal SCI data-receive operations read the data received from the SCIRXBUF register. The SCIRXEMU register is used principally by the emulator (EMU) because it can continuously read the data received for screen updates without clearing the RXRDY flag. SCIRXEMU is cleared by a system reset. This is the register that should be used in an emulator watch window to view the contents of the SCIRXBUF register. SCIRXEMU is not physically implemented

it is just a different address location to access the SCIRXBUF register without clearing the RXRDY flag.

**Figure 30-17. SCIRXEMU Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
ERXDT							
R-0h							

**Table 30-14. SCIRXEMU Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	ERXDT	R	0h	Receive emulation buffer data Reset type: SYSRSn

### 30.15.2.8 SCIRXBUF Register (Offset = 7h) [Reset = 0000h]

SCIRXBUF is shown in [Figure 30-18](#) and described in [Table 30-15](#).

Return to the [Summary Table](#).

When the current data received is shifted from RXSHF to the receiver buffer, flag bit RXRDY is set and the data is ready to be read. If the RXBKINTENA bit (SCICTL2.1) is set, this shift also causes an interrupt. When SCIRXBUF is read, the RXRDY flag is reset. SCIRXBUF is cleared by a system reset.

**Figure 30-18. SCIRXBUF Register**

15	14	13	12	11	10	9	8
SCIFFFE	SCIFFPE	RESERVED					
R-0h	R-0h	R-0h					
7	6	5	4	3	2	1	0
SAR							
R-0h							

**Table 30-15. SCIRXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SCIFFFE	R	0h	SCIFFFE. SCI FIFO Framing error flag bit (applicable only if the FIFO is enabled) Note: 'SCIFFFE' is meant to serve as a flag for the specific set of data being received/read in the SCIRXBUF register. Each set of data received into the FIFO will have this information. The 'FE' bit within the SCIRXST register can be thought of as high level error flag where the flag will get set if any data that has been received has a framing error. Reset type: SYSRSn 0h (R/W) = No frame error occurred while receiving the character, in bits 7-0. This bit is associated with the character on the top of the FIFO. 1h (R/W) = A frame error occurred while receiving the character in bits 7-0. This bit is associated with the character on the top of the FIFO.
14	SCIFFPE	R	0h	SCIFFPE. SCI FIFO parity error flag bit (applicable only if the FIFO is enabled) Note: 'SCIFFPE' is meant to serve as a flag for the specific set of data being received/read in the SCIRXBUF register. Each set of data received into the FIFO will have this information. The 'PE' bit within the SCIRXST register can be thought of as high level error flag where the flag will get set if any data that has been received has a parity error. Note: If the parity is changed in the middle of data reception, the SCI module will not reinterpret the data with the new parity or other settings that may have changed. Therefore, changing the parameter, the FIFO should be cleared or the user should acknowledge that there will most likely be errors in the data caused by the change. Note: If RX parity errors are occurring intermittently this could be due to the length of the SCI ISR. To help prevent this, ensure that interrupt nesting is limited, increase the SCI interrupt priority, and move as much of the processing as possible out of the ISR (to reduce ISR time to the absolute minimum). Reset type: SYSRSn 0h (R/W) = No parity error occurred while receiving the character, in bits 7-0. This bit is associated with the character on the top of the FIFO. 1h (R/W) = A parity error occurred while receiving the character in bits 7-0. This bit is associated with the character on the top of the FIFO.
13-8	RESERVED	R	0h	Reserved

**Table 30-15. SCIRXBUF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-0	SAR	R	0h	Receive Character bits Reset type: SYSRSn

### 30.15.2.9 SCITXBUF Register (Offset = 9h) [Reset = 0000h]

SCITXBUF is shown in [Figure 30-19](#) and described in [Table 30-16](#).

Return to the [Summary Table](#).

Data bits to be transmitted are written to SCITXBUF. These bits must be rightjustified because the leftmost bits are ignored for characters less than eight bits long. The transfer of data from this register to the TXSHF transmitter shift register sets the TXRDY flag (SCICTL2.7), indicating that SCITXBUF is ready to receive another set of data. If bit TXINTENA (SCICTL2.0) is set, this data transfer also causes an interrupt.

**Figure 30-19. SCITXBUF Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
TXDT							
R/W-0h							

**Table 30-16. SCITXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	TXDT	R/W	0h	Transmit data buffer Reset type: SYSRSn

### 30.15.2.10 SCIFFTX Register (Offset = Ah) [Reset = A000h]

SCIFFTX is shown in [Figure 30-20](#) and described in [Table 30-17](#).

Return to the [Summary Table](#).

SCIFFTX controls the transmit FIFO interrupt, FIFO enhancements, and reset for the SCI transmit and receive channels.

**Figure 30-20. SCIFFTX Register**

15		14		13		12		11		10		9		8	
SCIRST		SCIFFENA		TXFIFORESET						TXFFST					
R/W-1h		R/W-0h		R/W-1h						R-0h					
7		6		5		4		3		2		1		0	
TXFFINT		TXFFINTCLR		TXFFIENA						TXFFIL					
R-0h		R-0/W1S-0h		R/W-0h						R/W-0h					

**Table 30-17. SCIFFTX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SCIRST	R/W	1h	<p>SCI Reset</p> <p>0 A write of 0 will cause a SW RESET + a RESET of TXFFINT and RXFFINT, essentially clearing TX/RX FIFO content. The SCI will be held in reset until a write of 1. Additionally it resets the RXFFOVF, PE, OE, FE, RXERROR, BRKDET, RXRDY, and RXWAKE flags. It will also set TXRDY and TXEMPTY bits as 1.</p> <p>1 SCI FIFO can resume transmit or receive. SCIRST should be 1 even for Autobaud logic to work.</p> <p>Reset type: SYSRSn</p>
14	SCIFFENA	R/W	0h	<p>SCI FIFO enable</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI FIFO enhancements are disabled</p> <p>1h (R/W) = SCI FIFO enhancements are enabled</p>
13	TXFIFORESET	R/W	1h	<p>Transmit FIFO reset</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Reset the FIFO pointer to zero and hold in reset</p> <p>1h (R/W) = Re-enable transmit FIFO operation</p>
12-8	TXFFST	R	0h	<p>FIFO status</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmit FIFO is empty</p> <p>1h (R/W) = Transmit FIFO has 1 words</p> <p>2h (R/W) = Transmit FIFO has 2 words</p> <p>3h (R/W) = Transmit FIFO has 3 words</p> <p>4h (R/W) = Transmit FIFO has 4 words</p> <p>5h (R/W) = Transmit FIFO has 5 words</p> <p>6h (R/W) = Transmit FIFO has 6 words</p> <p>7h (R/W) = Transmit FIFO has 7 words</p> <p>8h (R/W) = Transmit FIFO has 8 words</p> <p>9h (R/W) = Transmit FIFO has 9 words</p> <p>Ah (R/W) = Transmit FIFO has 10 words</p> <p>Bh (R/W) = Transmit FIFO has 11 words</p> <p>Ch (R/W) = Transmit FIFO has 12 words</p> <p>Dh (R/W) = Transmit FIFO has 13 words</p> <p>Eh (R/W) = Transmit FIFO has 14 words</p> <p>Fh (R/W) = Transmit FIFO has 15 words</p> <p>10h (R/W) = Transmit FIFO has 16 words</p>
7	TXFFINT	R	0h	<p>Transmit FIFO interrupt</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = TXFIFO interrupt has not occurred, read-only bit</p> <p>1h (R/W) = TXFIFO interrupt has occurred, read-only bit</p>

**Table 30-17. SCIFFTX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	TXFFINTCLR	R-0/W1S	0h	Transmit FIFO clear Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on TXFIFINT flag bit, Bit reads back a zero 1h (R/W) = Write 1 to clear TXFFINT flag in bit 7
5	TXFFIENA	R/W	0h	Transmit FIFO interrupt enable Reset type: SYSRSn 0h (R/W) = TX FIFO interrupt is disabled 1h (R/W) = TX FIFO interrupt is enabled. This interrupt is triggered whenever the transmit FIFO status (TXFFST) bits match (equal to or less than) the interrupt trigger level bits TXFFIL (bits 4-0).
4-0	TXFFIL	R/W	0h	TXFFIL4-0 Transmit FIFO interrupt level bits. The transmit FIFO generates an interrupt whenever the FIFO status bits (TXFFST4-0) are less than or equal to the FIFO level bits (TXFFIL4-0). The maximum value that can be assigned to these bits to generate an interrupt cannot be more than the depth of the TX FIFO. The default value of these bits after reset is 00000b. Users should set TXFFIL to best fit their application needs by weighing between the CPU overhead to service the ISR and the best possible usage of SCI bus bandwidth. Reset type: SYSRSn

### 30.15.2.11 SCIFFRX Register (Offset = Bh) [Reset = 201Fh]

SCIFFRX is shown in [Figure 30-21](#) and described in [Table 30-18](#).

Return to the [Summary Table](#).

SCIFFRX controls the receive FIFO interrupt, receive FIFO reset, and status of the receive FIFO overflow.

**Figure 30-21. SCIFFRX Register**

15	14	13	12	11	10	9	8
RXFFOVF	RXFFOVRCLR	RXFIFORESET	RXFFST				
R-0h	R-0/W1S-0h	R/W-1h	R-0h				
7	6	5	4	3	2	1	0
RXFFINT	RXFFINTCLR	RXFFIENA	RXFFIL				
R-0h	W-0h	R/W-0h	R/W-1Fh				

**Table 30-18. SCIFFRX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RXFFOVF	R	0h	Receive FIFO overflow. This will function as flag, but cannot generate interrupt by itself. This condition will occur while receive interrupt is active. Receive interrupts should service this flag condition. This bit is cleared by RXFFOVRCLR, a channel reset (SCIRST), or a system reset. Reset type: SYSRSn 0h (R/W) = Receive FIFO has not overflowed, read-only bit 1h (R/W) = Receive FIFO has overflowed, read-only bit. More than 16 words have been received in to the FIFO, and the first received word is lost
14	RXFFOVRCLR	R-0/W1S	0h	RXFFOVF clear Note: Both RXFFIL and RXFFOVF flags are ORed together, so they need to be cleared at the same time (RXFFINTCLR & RXFFOVRCLR) during overflow scenarios else it will prevent further interrupts from occurring. Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on RXFFOVF flag bit, Bit reads back a zero 1h (R/W) = Write 1 to clear RXFFOVF flag in bit 15
13	RXFIFORESET	R/W	1h	Receive FIFO reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the FIFO pointer to zero, and hold in reset. 1h (R/W) = Re-enable receive FIFO operation



**Table 30-18. SCIFFRX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12-8	RXFFST	R	0h	<p>FIFO status</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Receive FIFO is empty            1h (R/W) = Receive FIFO has 1 words            2h (R/W) = Receive FIFO has 2 words            3h (R/W) = Receive FIFO has 3 words            4h (R/W) = Receive FIFO has 4 words            5h (R/W) = Receive FIFO has 5 words            6h (R/W) = Receive FIFO has 6 words            7h (R/W) = Receive FIFO has 7 words            8h (R/W) = Receive FIFO has 8 words            9h (R/W) = Receive FIFO has 9 words            Ah (R/W) = Receive FIFO has 10 words            Bh (R/W) = Receive FIFO has 11 words            Ch (R/W) = Receive FIFO has 12 words            Dh (R/W) = Receive FIFO has 13 words            Eh (R/W) = Receive FIFO has 14 words            Fh (R/W) = Receive FIFO has 15 words            10h (R/W) = Receive FIFO has 16 words</p>
7	RXFFINT	R	0h	<p>Receive FIFO interrupt</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = RXFIFO interrupt has not occurred, read-only bit            1h (R/W) = RXFIFO interrupt has occurred, read-only bit</p>
6	RXFFINTCLR	W	0h	<p>Receive FIFO interrupt clear</p> <p>Note: Both RXFFIL and RXFFOVF flags are ORed together, so they need to be cleared at the same time (RXFFINTCLR &amp; RXFFOVRCLR) during overflow scenarios else it will prevent further interrupts from occurring.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Write 0 has no effect on RXFIFINT flag bit. Bit reads back a zero.            1h (R/W) = Write 1 to clear RXFFINT flag in bit 7</p>
5	RXFFIENA	R/W	0h	<p>Receive FIFO interrupt enable</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = RX FIFO interrupt is disabled            1h (R/W) = RX FIFO interrupt is enabled. This interrupt is triggered whenever the receive FIFO status (RXFFST) bits match (equal to or greater than) the interrupt trigger level bits RXFFIL (bits 4-0).</p>
4-0	RXFFIL	R/W	1Fh	<p>Receive FIFO interrupt level bits</p> <p>The receive FIFO generates an interrupt whenever the FIFO status bits (RXFFST4-0) are greater than or equal to the FIFO level bits (RXFFIL4-0). The maximum value that can be assigned to these bits to generate an interrupt cannot be more than the depth of the RX FIFO. The default value of these bits after reset is 11111b. Users should set RXFFIL to best fit their application needs by weighing between the CPU overhead to service the ISR and the best possible usage of received SCI data.</p> <p>Reset type: SYSRSn</p>

### 30.15.2.12 SCIFFCT Register (Offset = Ch) [Reset = 0000h]

SCIFFCT is shown in [Figure 30-22](#) and described in [Table 30-19](#).

Return to the [Summary Table](#).

SCIFFCT contains the status of auto-baud detect, clears the auto-baud flag, and calibrate for A-detect bit.

**Figure 30-22. SCIFFCT Register**

15	14	13	12	11	10	9	8
ABD	ABDCLR	CDC	RESERVED				
R-0h	W-0h	R/W-0h	R-0h				
7	6	5	4	3	2	1	0
FFTXDLY							
R/W-0h							

**Table 30-19. SCIFFCT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	ABD	R	0h	Auto-baud detect (ABD) bit Reset type: SYSRSn 0h (R/W) = Auto-baud detection is not complete. 'A','a' character has not been received successfully. 1h (R/W) = Auto-baud hardware has detected 'A' or 'a' character on the SCI receive register. Auto-detect is complete.
14	ABDCLR	W	0h	ABD-clear bit Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on ABD flag bit. Bit reads back a zero. 1h (R/W) = Write 1 to clear ABD flag in bit 15.
13	CDC	R/W	0h	CDC calibrate A-detect bit Reset type: SYSRSn 0h (R/W) = Disables auto-baud alignment 1h (R/W) = Enables auto-baud alignment
12-8	RESERVED	R	0h	Reserved
7-0	FFTXDLY	R/W	0h	FIFO transfer delay. These bits define the delay between every transfer from FIFO transmit bufferto transmit shift register. The delay is defined in the number of SCI serial baud clock cycles. The 8 bit register could define a minimum delay of 0 baud clock cycles and a maximum of 256 baud clock cycles In FIFO mode, the buffer (TXBUF) between the shift register and the FIFO should be filled only after the shift register has completed shifting of the last bit. This is required to pass on the delay between transfers to the data stream. In FIFO mode, TXBUF should not be treated as one additional level of buffer. The delayed transmit feature will help to create an auto-flow scheme without RTS/CTS controls as in standard UARTS. When SCI is configured for one stop-bit, delay introduced by FFTXDLY between one frame and the next frame is equal to number of baud clock cycles that FFTXDLY is set to. When SCI is configured for two stop-bits, delay introduced by FFTXDLY between one frame and the next frame is equal to number of baud clock cycles that FFTXDLY is set to minus 1. Reset type: SYSRSn

### 30.15.2.13 SCIPRI Register (Offset = Fh) [Reset = 0000h]

SCIPRI is shown in [Figure 30-23](#) and described in [Table 30-20](#).

Return to the [Summary Table](#).

SCIPRI determines what happens when an emulation suspend event occurs.

**Figure 30-23. SCIPRI Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			FREESOFT			RESERVED	
R-0h			R/W-0h			R-0h	

**Table 30-20. SCIPRI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-5	RESERVED	R	0h	Reserved
4-3	FREESOFT	R/W	0h	These bits determine what occurs when an emulation suspend event occurs (for example, when the debugger hits a breakpoint). The peripheral can continue whatever it is doing (free-run mode), or if in stop mode, it can either stop immediately or stop when the current operation (the current receive/transmit sequence) is complete. Reset type: SYSRSn 0h (R/W) = Immediate stop on suspend 1h (R/W) = Complete current receive/transmit sequence before stopping 2h (R/W) = Free run 3h (R/W) = Free run
2-0	RESERVED	R	0h	Reserved

### 30.15.3 SCI Registers to Driverlib Functions

**Table 30-21. SCI Registers to Driverlib Functions**

File	Driverlib Function
<b>SCICCR</b>	
sci.c	SCI_setConfig
sci.h	SCI_setParityMode
sci.h	SCI_getParityMode
sci.h	SCI_setAddrMultiProcessorMode
sci.h	SCI_setIdleMultiProcessorMode
sci.h	SCI_getConfig
sci.h	SCI_enableLoopback
sci.h	SCI_disableLoopback
<b>SCICTL1</b>	
sci.c	SCI_enableInterrupt
sci.c	SCI_disableInterrupt
sci.c	SCI_setWakeFlag
sci.h	SCI_enableModule
sci.h	SCI_disableModule
sci.h	SCI_enableTxModule
sci.h	SCI_disableTxModule

**Table 30-21. SCI Registers to Driverlib Functions (continued)**

File	Driverlib Function
sci.h	SCI_enableRxModule
sci.h	SCI_disableRxModule
sci.h	SCI_enableSleepMode
sci.h	SCI_disableSleepMode
sci.h	SCI_performSoftwareReset
<b>SCIHBAUD</b>	
sci.c	SCI_setConfig
sci.c	SCI_setBaud
sci.h	SCI_lockAutobaud
sci.h	SCI_getConfig
<b>SCILBAUD</b>	
sci.c	SCI_setConfig
sci.c	SCI_setBaud
sci.h	SCI_lockAutobaud
sci.h	SCI_getConfig
<b>SCICTL2</b>	
sci.c	SCI_enableInterrupt
sci.c	SCI_disableInterrupt
sci.c	SCI_getInterruptStatus
sci.h	SCI_isSpaceAvailableNonFIFO
sci.h	SCI_isTransmitterBusy
<b>SCIRXST</b>	
sci.c	SCI_getInterruptStatus
sci.h	SCI_isDataAvailableNonFIFO
sci.h	SCI_getRxStatus
<b>SCIRXEMU</b>	
-	
<b>SCIRXBUF</b>	
sci.c	SCI_readCharArray
sci.h	SCI_readCharBlockingFIFO
sci.h	SCI_readCharBlockingNonFIFO
sci.h	SCI_readCharNonBlocking
<b>SCITXBUF</b>	
sci.c	SCI_writeCharArray
sci.h	SCI_writeCharBlockingFIFO
sci.h	SCI_writeCharBlockingNonFIFO
sci.h	SCI_writeCharNonBlocking
<b>SCIFFTX</b>	
sci.c	SCI_enableInterrupt
sci.c	SCI_disableInterrupt
sci.c	SCI_getInterruptStatus
sci.c	SCI_clearInterruptStatus
sci.h	SCI_setFIFOInterruptLevel
sci.h	SCI_getFIFOInterruptLevel
sci.h	SCI_disableModule

**Table 30-21. SCI Registers to Driverlib Functions (continued)**

File	Driverlib Function
sci.h	SCI_enableFIFO
sci.h	SCI_disableFIFO
sci.h	SCI_isFIFOEnabled
sci.h	SCI_resetTxFIFO
sci.h	SCI_resetChannels
sci.h	SCI_getTxFIFOStatus
sci.h	SCI_isTransmitterBusy
<b>SCIFFRX</b>	
sci.c	SCI_enableInterrupt
sci.c	SCI_disableInterrupt
sci.c	SCI_getInterruptStatus
sci.c	SCI_clearInterruptStatus
sci.h	SCI_setFIFOInterruptLevel
sci.h	SCI_getFIFOInterruptLevel
sci.h	SCI_enableFIFO
sci.h	SCI_resetRxFIFO
sci.h	SCI_getRxFIFOStatus
sci.h	SCI_getOverflowStatus
sci.h	SCI_clearOverflowStatus
<b>SCIFFCT</b>	
sci.h	SCI_lockAutobaud
<b>SCIPRI</b>	
-	

Chapter 31  
**Serial Peripheral Interface (SPI)**

---



This chapter describes the serial peripheral interface (SPI) which is a high-speed synchronous serial input and output (I/O) port that allows a serial bit stream of programmed length (one to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI is normally used for communications between the MCU controller and external peripherals or another controller. Typical applications include external I/O or peripheral expansion using devices such as shift registers, display drivers, and analog-to-digital converters (ADCs). Multi-device communications are supported by the controller or peripheral operation of the SPI. The port supports a 16-level, receive and transmit FIFO for reducing CPU servicing overhead.

<b>31.1 Introduction</b> .....	<b>4820</b>
<b>31.2 System-Level Integration</b> .....	<b>4822</b>
<b>31.3 SPI Operation</b> .....	<b>4826</b>
<b>31.4 Programming Procedure</b> .....	<b>4837</b>
<b>31.5 Software</b> .....	<b>4843</b>
<b>31.6 SPI Registers</b> .....	<b>4845</b>

## 31.1 Introduction

### 31.1.1 Features

The SPI module features include:

- SPIOCI: SPI peripheral-output/controller-input pin
- SPIICO: SPI peripheral-input/controller-output pin
- SPIPTE : SPI peripheral transmit-enable pin
- SPICLK: SPI serial-clock pin

---

#### Note

All four pins can be used as GPIO if the SPI module is not used.

---

- Two operational modes: Controller and Peripheral
- Baud rate: 125 different programmable rates. The maximum baud rate that can be employed is limited by the maximum speed of the I/O buffers used on the SPI pins. See the device data sheet for more details.
- Data word length: 1 to 16 data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
  - Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
  - Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the rising edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
- Simultaneous receive and transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt- driven or polled algorithm
- DMA support
- Delayed transmit control
- 16-level transmit/receive FIFO
- High-speed mode
- 3-wire SPI mode
- SPIPTE inversion for digital audio interface receive mode on devices with two SPI modules

### 31.1.2 SPI Related Collateral

#### Foundational Materials

- [C2000 Academy - SPI](#)
- [KeyStone Architecture Serial Peripheral Interface \(SPI\)](#)

#### Getting Started Materials

- [SPI: Microcontroller overview](#) (Video)

### 31.1.3 Block Diagram

Figure 31-1 shows the SPI CPU interfaces.




Figure 31-1. SPI CPU Interface



## 31.2 System-Level Integration

This section describes the various functionality that is applicable to the device integration. These features require configuration of other modules in the device that are not within the scope of this chapter.

### 31.2.1 SPI Module Signals

[Table 31-1](#) classifies and provides a summary of the SPI module signals.

**Table 31-1. SPI Module Signal Summary**

Signal Name	Description
<b>External Signals</b>	
SPICLK	SPI clock
SPIPICO	SPI peripheral in, controller out
SPIPOCI	SPI peripheral out, controller in
$\overline{\text{SPIPTE}}$	SPI peripheral transmit enable
<b>Control</b>	
SPI Clock Rate	LSPCLK
<b>Interrupt Signals</b>	
SPIINT/SPIRXINT	Transmit interrupt/ Receive Interrupt in non FIFO mode (referred to as SPIINT) Receive interrupt in FIFO mode
SPITXINT	Transmit interrupt in FIFO mode
<b>DMA Triggers</b>	
SPITXDMA	Transmit request to DMA
SPIRXDMA	Receive request to DMA

### Special Considerations

The  $\overline{\text{SPIPTE}}$  signal provides the ability to gate any spurious clock and data pulses when the SPI is in peripheral mode. A HIGH logic signal on  $\overline{\text{SPIPTE}}$  does not allow the peripheral to receive data. This prevents the SPI peripheral from losing synchronization with the controller. TI does not recommend that the  $\overline{\text{SPIPTE}}$  always be tied to the active state.

If the SPI peripheral does ever lose synchronization with the controller, toggling SPISWRESET resets the internal bit counter as well as the various status flags in the module. By resetting the bit counter, the SPI interprets the next clock transition as the first bit of a new transmission. The register bit fields that are reset by SPISWRESET are found in [Section 31.6](#).

### Configuring a GPIO to Emulate $\overline{\text{SPIPTE}}$

In many systems, a SPI controller can be connected to multiple SPI peripherals using multiple instances of  $\overline{\text{SPIPTE}}$ . Though this SPI module does not natively support multiple  $\overline{\text{SPIPTE}}$  signals, it is possible to emulate this behavior in software using GPIOs. In this configuration, the SPI must be configured as the controller. Rather than using the GPIO Mux to select  $\overline{\text{SPIPTE}}$ , the application can configure pins to be GPIO outputs, one GPIO per SPI peripheral. Before transmitting any data, the application can drive the desired GPIO to the active state. Immediately after the transmission has been completed, the GPIO chip select can be driven to the inactive state. This process can be repeated for many peripherals that share the SPICLK, SPIPICO, and SPIPOCI lines.

### 31.2.2 Configuring Device Pins

The GPIO mux registers must be configured to connect this peripheral to the device pins. To avoid glitches on the pins, the GPyGMUX bits must be configured first (while keeping the corresponding GPyMUX bits at the default of zero), followed by writing the GPyMUX register to the desired value.

Some IO functionality is defined by GPIO register settings independent of this peripheral. For input signals, the GPIO input qualification must be set to asynchronous mode by setting the appropriate GPxQSELn register bits to 11b. The internal pullups can be configured in the GPyPUD register.

See the *General-Purpose Input/Output (GPIO)* chapter for more details on GPIO mux and settings.

#### 31.2.2.1 GPIOs Required for High-Speed Mode

The high-speed mode of the SPI is available on the specified GPIO mux options in the device data sheet. To enable the high-speed enhancements, set SPICCR.HS\_MODE to 1. Make sure that the capacitive loading on the pin does not exceed the value stated in the device data sheet.

When not operating in high-speed mode or if the capacitive loading on the pins exceed the value stated in the device data sheet, SPICCR.HS\_MODE can be set to 0.

### 31.2.3 SPI Interrupts

This section includes information on the available interrupts present in the SPI module. The SPI module contains two interrupt lines: SPIINT/SPIRXINT and SPITXINT. When the SPI is operating in non-FIFO mode, all available interrupts are routed together to generate the single SPIINT interrupt. When FIFO mode is used, both SPIRXINT and SPITXINT can be generated.

#### SPIINT/SPIRXINT

When the SPI is operating in non-FIFO mode, the interrupt generated is called SPIINT. If FIFO enhancements are enabled, the interrupt is called SPIRXINT. These interrupts share the same interrupt vector in the Peripheral Interrupt Expansion (PIE) block.

In non-FIFO mode, two conditions can trigger an interrupt: a transmission is complete (INT\_FLAG), or there is overrun in the receiver (OVERRUN\_FLAG). Both of these conditions share the same interrupt vector: SPIINT.

The transmission complete flag (INT\_FLAG) indicates that the SPI has completed sending or receiving the last bit and is ready to be serviced. At the same time this bit is set, the received character is placed in the receiver buffer (SPIRXBUF). The INT\_FLAG generates an interrupt on the SPIINT vector if the SPIINTENA bit is set.

The receiver overrun flag (OVERRUN\_FLAG) indicates that a transmit or receive operation has completed before the previous character has been read from the buffer. The OVERRUN\_FLAG generates an interrupt on the SPIINT vector if the OVERRUNINTENA bit is set and OVERRUN\_FLAG was previously cleared.

In FIFO mode, the SPI can interrupt the CPU upon a match condition between the current receive FIFO status (RXFFST) and the receive FIFO interrupt level (RXFFIL). If RXFFST is greater than or equal to RXFFIL, the receive FIFO interrupt flag (RXFFINT) is set. SPIRXINT is triggered in the PIE block, if RXFFINT is set and the receive FIFO interrupt is enabled (RXFFIENA = 1).

#### SPITXINT

The SPITXINT interrupt is not available when the SPI is operating in non-FIFO mode.

In FIFO mode, the SPITXINT behavior is similar to the SPIRXINT. SPITXINT is generated upon a match condition between the current transmit FIFO status (TXFFST) and the transmit FIFO interrupt level (TXFFIL). If TXFFST is less than or equal to TXFFIL, the transmit FIFO interrupt flag (TXFFINT) is set. SPITXINT is triggered in the PIE block, if TXFFINT is set and the transmit FIFO interrupt is enabled in the SPI module (TXFFIENA = 1).

[Figure 31-2](#) and [Table 31-2](#) show how these control bits influence the SPI interrupt generation.




Figure 31-2. SPI Interrupt Flags and Enable Logic Generation

Table 31-2. SPI Interrupt Flag Modes

FIFO Options	SPI Interrupt Source	Interrupt Flags	Interrupt Enables	FIFO Enable (SPIFFENA)	Interrupt Line <sup>(1)</sup>
SPI without FIFO	Receive overrun	RXOVRN	OVRNINTENA	0	SPIRXINT
	Data receive	SPIINT	SPIINTENA	0	SPIRXINT
	Transmit empty	SPIINT	SPIINTENA	0	SPIRXINT
SPI FIFO mode	FIFO receive	RXFFIL	RXFFIENA	1	SPIRXINT
	Transmit empty	TXFFIL	TXFFIENA	1	SPITXINT

(1) In non-FIFO mode, SPIRXINT is the same name as the SPIINT interrupt in C28x devices.

### 31.2.4 DMA Support

Both the CPU and DMA have access to the SPI data registers using the internal peripheral bus. This access is limited to 16-bit register reads and writes. Each SPI module can generate two DMA events, SPITXDMA and SPIRXDMA. The DMA events are controlled by configuring the SPIFFTX.TXFFIL and SPIFFRX.RXFFIL appropriately. SPITXDMA activates when TXFFST is less than the interrupt level (TXFFIL). SPIRXDMA activates when RXFFST is greater than or equal to the interrupt level (RXFFIL).

The SPI must have FIFO enhancements enabled for the DMA triggers to be generated.

For more information on configuring the SPI for DMA transfers, refer to [Section 31.3.8](#).

Figure 31-3 is a block diagram showing the DMA trigger generation from the SPI module.




Figure 31-3. SPI DMA Trigger Diagram

### 31.3 SPI Operation

This section describes the various modes of operation of the SPI. Included are explanations of the operational modes, interrupts, data format, clock sources, and initialization. Typical timing diagrams for data transfers are given.

#### 31.3.1 Introduction to Operation

Figure 31-4 shows typical connections of the SPI for communications between two controllers: a controller and a peripheral.

The controller transfers data by sending the SPICLK signal. For both the peripheral and the controller, data is shifted out of the shift registers on one edge of the SPICLK and latched into the shift register on the opposite SPICLK clock edge. If the CLK\_PHASE bit is high, data is transmitted and received a half-cycle before the SPICLK transition. As a result, both controllers send and receive data simultaneously. The application software determines whether the data is meaningful or dummy data. There are three possible methods for data transmission:

- Controller sends data; peripheral sends dummy data.
- Controller sends data; peripheral sends data.
- Controller sends dummy data; peripheral sends data.

The controller can initiate data transfer at any time because the controller controls the SPICLK signal. The software, however, determines how the controller detects when the peripheral is ready to broadcast data.

The SPI operates in controller or peripheral mode. The CONTROLLER\_PERIPHERAL bit selects the operating mode and the source of the SPICLK signal.




Figure 31-4. SPI Controller/Peripheral Connection

### 31.3.2 Controller Mode

In controller mode (CONTROLLER\_PERIPHERAL = 1), the SPI provides the serial clock on the SPICLK pin for the entire serial communications network. Data is output on the SPIPICO pin and latched from the SPIPOCI pin.

The SPIBRR register determines both the transmit and receive bit transfer rate for the network. SPIBRR can select 125 different data transfer rates.

Data written to SPIDAT or SPITXBUF initiates data transmission on the SPIPICO pin, MSB (most-significant bit) first. Simultaneously, received data is shifted through the SPIPOCI pin into the LSB (least-significant bit) of SPIDAT. When the selected number of bits has been transmitted, the received data is transferred to the SPIRXBUF (buffered receiver) for the CPU to read. Data is stored right-justified in SPIRXBUF.

When the specified number of data bits has been shifted through SPIDAT, the following events occur:

- SPIDAT contents are transferred to SPIRXBUF.
- INT\_FLAG bit is set to 1.
- If there is valid data in the transmit buffer SPITXBUF, as indicated by the transmit buffer full flag (BUFFULL\_FLAG), this data is transferred to SPIDAT and is transmitted; otherwise, SPICLK stops after all bits have been shifted out of SPIDAT.
- If the SPIINTENA bit is set to 1, an interrupt is asserted.

In a typical application, the  $\overline{\text{SPIPTE}}$  pin serves as a chip-enable pin for a SPI peripheral device. This pin is driven low by the controller before transmitting data to the peripheral and is taken high after the transmission is complete.

[Figure 31-5](#) is a block diagram of the SPI in controller mode. The block diagram shows the basic control blocks available in SPI controller mode.




Figure 31-5. SPI Module Controller Configuration

### 31.3.3 Peripheral Mode

In peripheral mode (`CONTROLLER_PERIPHERAL = 0`), data shifts out on the SPIPOCI pin and in on the SPIPICO pin. The SPICLK pin is used as the input for the serial shift clock, which is supplied from the external network controller. The transfer rate is defined by this clock. The SPICLK input frequency can be no greater than the LSPCLK frequency divided by 4.

Data written to SPIDAT or SPITXBUF is transmitted to the network when appropriate edges of the SPICLK signal are received from the network controller. A character written to the SPITXBUF register is copied to the SPIDAT register when all bits of the current character in SPIDAT have been shifted out. If no character was previously copied to SPIDAT, then any character written to SPITXBUF is immediately copied to SPIDAT. If a character was previously copied to SPIDAT, any data written to SPITXBUF is not copied to SPIDAT until the current character in SPIDAT has been shifted out. To receive data, the SPI waits for the network controller to send the SPICLK signal and then shifts the data on the SPIPICO pin into SPIDAT. If data is to be transmitted by the peripheral simultaneously, and SPIDAT has not been previously loaded, the character must be written to SPITXBUF before the beginning of the SPICLK signal.

When the TALK bit is cleared, data transmission is disabled, and the output line (SPIPOCI) is put into the high-impedance state. If this occurs while a transmission is active, the current character is completely transmitted even though SPIPOCI is forced into the high-impedance state. This makes sure that the SPI is still able to

receive incoming data correctly. This TALK bit allows many peripheral devices to be tied together on the network, but only one peripheral at a time is allowed to drive the SPIPOCI line.

The  $\overline{\text{SPIPTE}}$  pin operates as the peripheral-select pin. An active-low signal on the  $\overline{\text{SPIPTE}}$  pin allows the peripheral SPI to transfer data to the serial data line; an inactive-high signal causes the peripheral SPI serial shift register to stop and the serial output pin to be put into the high-impedance state. This allows many peripheral devices to be tied together on the network, although only one peripheral device is selected at a time.

Figure 31-6 is a block diagram of the SPI in peripheral mode. The block diagram shows the basic control blocks available in SPI peripheral mode.




Figure 31-6. SPI Module Peripheral Configuration



### 31.3.4 Data Format

The four-bit SPICHR register field specifies the number of bits in the data character (1 to 16). This information directs the state control logic to count the number of bits received or transmitted to determine when a complete character has been processed.

The following statements apply to characters with fewer than 16 bits:

- Data must be left-justified when written to SPIDAT and SPITXBUF.
- Data read back from SPIRXBUF is right-justified.
- SPIRXBUF contains the most recently received character, right-justified, plus any bits that remain from previous transmission(s) that have been shifted to the left (shown in [Example 31-1](#)).

#### Example 31-1. Transmission of Bit from SPIRXBUF

Conditions:

1. Transmission character length = 1 bit (specified in SPICHR bits)
2. The current value of SPIDAT = 737Bh

SPIDAT (before transmission)																	
	0	1	1	1	0	0	1	1	0	1	1	1	1	0	1	1	
SPIDAT (after transmission)																	
(TXed) 0 ←	1	1	1	0	0	1	1	0	1	1	1	1	0	1	1	x <sup>(1)</sup>	← (RXed)
SPIRXBUF (after transmission)																	
	1	1	1	0	0	1	1	0	1	1	1	1	0	1	1	x <sup>(1)</sup>	

(1) x = 1, if SPIPOCI data is high; x = 0, if SPIPOCI data is low; controller mode is assumed.

### 31.3.5 Baud Rate Selection

The SPI module supports 125 different baud rates and four different clock schemes. Depending on whether the SPI clock is in peripheral or controller mode, the SPICLK pin can receive an external SPI clock signal or provide the SPI clock signal, respectively.

- In the peripheral mode, the SPI clock is received on the SPICLK pin from the external source and can be no greater than the LSPCLK frequency divided by 4.
- In the controller mode, the SPI clock is generated by the SPI and is output on the SPICLK pin and can be no greater than the LSPCLK frequency divided by 4.

---

#### Note

The baud rate must be configured to not exceed the maximum rated GPIO toggle frequency. Refer to the device data sheet for the maximum GPIO toggle frequency.

---

[Example 31-2](#) shows how to determine the SPI baud rates.

[Example 31-3](#) shows how to calculate the baud rate of the SPI module in standard SPI mode (`HS_MODE = 0`).

#### Example 31-2. Baud Rate Determination

For SPIBRR = 3 to 127:

$$\text{SPI Baud Rate} = \frac{\text{LSPCLK}}{(\text{SPIBRR} + 1)}$$

For SPIBRR = 0, 1, or 2:

$$\text{SPI Baud Rate} = \frac{\text{LSPCLK}}{4}$$

where:

LSPCLK = Low-speed peripheral clock frequency of the device

SPIBRR = Contents of the SPIBRR in the controller SPI device

To determine what value to load into SPIBRR, you must know the device system clock (LSPCLK) frequency (that is device-specific) and the baud rate at which you are operating.

#### Example 31-3. Baud Rate Calculation in Non-High Speed Mode (`HS_MODE = 0`)

$$\begin{aligned} \text{SPI Baud Rate} &= \frac{\text{LSPCLK}}{\text{SPIBRR} + 1} \quad \text{LSPCLK} = 50 \text{ MHz} \\ &= \frac{50 \times 10^6}{3 + 1} \\ &= 12.5 \text{ Mbps} \end{aligned}$$

### 31.3.6 SPI Clocking Schemes

The clock polarity select bit (CLKPOLARITY) and the clock phase select bit (CLK\_PHASE) control four different clocking schemes on the SPICLK pin. CLKPOLARITY selects the active edge, either rising or falling, of the clock. CLK\_PHASE selects a half-cycle delay of the clock. The four different clocking schemes are:


- Falling Edge Without Delay. The SPI transmits data on the falling edge of the SPICLK and receives data on the rising edge of the SPICLK.
- Falling Edge With Delay. The SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
- Rising Edge Without Delay. The SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
- Rising Edge With Delay. The SPI transmits data one half-cycle ahead of the rising edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.

The selection procedure for the SPI clocking scheme is shown in [Table 31-3](#). Examples of these four clocking schemes relative to transmitted and received data are shown in [Figure 31-7](#).

**Table 31-3. SPI Clocking Scheme Selection Guide**

SPICLK Scheme	CLKPOLARITY <sup>(1)</sup>	CLK_PHASE <sup>(1)</sup>
Rising edge without delay	0	0
Rising edge with delay	0	1
Falling edge without delay	1	0
Falling edge with delay	1	1


(1) The description of CLK\_PHASE and CLKPOLARITY differs between manufacturers. For proper operation, select the desired waveform to determine the clock phase and clock polarity settings.



**Note:** Previous data bit

**Figure 31-7. SPICLK Signal Options**

SPICLK symmetry is retained only when the result of  $(SPIBRR + 1)$  is an even value. When  $(SPIBRR + 1)$  is an odd value and  $SPIBRR$  is greater than 3, SPICLK becomes asymmetrical. The low pulse of SPICLK is one LSPCLK cycle longer than the high pulse when  $CLKPOLARITY$  bit is clear (0). When  $CLKPOLARITY$  bit is set to 1, the high pulse of the SPICLK is one LSPCLK cycle longer than the low pulse, as shown in [Figure 31-8](#).



**Figure 31-8. SPI: SPICLK-LSPCLK Characteristic when  $(BRR + 1)$  is Odd,  $BRR > 3$ , and  $CLKPOLARITY = 1$**

### 31.3.7 SPI FIFO Description

The following steps explain the FIFO features and help with programming the SPI FIFOs:

- Reset.** At reset the SPI powers up in standard SPI mode and the FIFO function is disabled. The FIFO registers SPIFFTX, SPIFFRX and SPIFFCT remain inactive.
- Standard SPI.** The standard 28x SPI mode works with SPIINT/SPIRXINT as the interrupt source.
- Mode change.** FIFO mode is enabled by setting the SPIFFENA bit to 1 in the SPIFFTX register. SPIRST can reset the FIFO mode at any stage of the operation.
- Active registers.** All the SPI registers and SPI FIFO registers SPIFFTX, SPIFFRX, and SPIFFCT are active.
- Interrupts.** FIFO mode has two interrupts: one for the transmit FIFO, SPITXINT; one for the receive FIFO, SPIRXINT. SPIRXINT is the common interrupt for SPI FIFO receive, receive error and receive FIFO overflow conditions. The single SPIINT for both transmit and receive sections of the standard SPI are disabled and this interrupt is serviced as SPI receive FIFO interrupt. For more information, refer to [Section 31.2.3](#).
- Buffers.** Transmit and receive buffers are each supplemented with a -word FIFO. The one-word transmit buffer (SPITXBUF) of the standard SPI functions as a transition buffer between the transmit FIFO and shift register. The one-word transmit buffer is loaded from transmit FIFO only after the last bit of the shift register is shifted out.
- Delayed transfer.** The rate at which transmit words in the FIFO are transferred to transmit shift register is programmable. The SPIFFCT register bits (7–0) FFTXDLY7–FFTXDLY0 define the delay between the word transfer. The delay is defined in number SPI serial clock cycles. The 8-bit register can define a minimum delay of 0 SPICLK cycles and a maximum of 255 SPICLK cycles. With zero delay, the SPI module can transmit data in continuous mode with the FIFO words shifting out back to back. With the 255 clock delay, the SPI module can transmit data in a maximum delayed mode with the FIFO words shifting out with a delay of 255 SPICLK cycles between each words. The programmable delay facilitates glueless interface to various slow SPI peripherals, such as EEPROMs, ADC, DAC, and so on.
- FIFO status bits.** Both transmit and receive FIFOs have status bits TXFFST or RXFFST that define the number of words available in the FIFOs at any time. The transmit FIFO reset bit (TXFIFO) and receive reset bit (RXFIFO) reset the FIFO pointers to zero when these bits are set to 1. The FIFOs resume operation from start once these bits are cleared to zero.
- Programmable interrupt levels.** Both transmit and receive FIFOs can generate CPU interrupts and DMA triggers. The transmit interrupt (SPITXINT) is generated whenever the transmit FIFO status bits (TXFFST) match (less than or equal to) the interrupt trigger level bits (TXFFIL). The receive interrupt (SPIRXINT) is generated whenever the receive FIFO status bits (RXFFST) match (greater than or equal to) the interrupt trigger level RXFFIL. This provides a programmable interrupt trigger for transmit and receive sections of the SPI. The default value for these trigger level bits is 0x11111 for receive FIFO and 0x00000 for transmit FIFO, respectively.

### 31.3.8 SPI DMA Transfers

#### 31.3.8.1 Transmitting Data Using SPI with DMA

When using the DMA with the TX FIFO, the DMA Burst Size (DMA\_BURST\_SIZE) must be no greater than 16 - TXFFIL, to prevent the DMA from writing to an already full FIFO. This leads to data loss and is not recommended.

For complete data transmission, follow these steps:

1. Calculate the total number of words to be transmitted. [NUM\_WORDS]
2. Decide the transmit FIFO level. [TXFFIL]
3. Calculate the total number of DMA transfers. [DMA\_TRANSFER\_SIZE]
4. Calculate the size of the DMA Burst. [DMA\_BURST\_SIZE]
5. Configure DMA using calculated values.
6. Configure SPI with FIFO using the calculated values.

To transfer 128 words to SPI using the DMA:

NUM\_WORDS: 128

TXFFIL: 8

DMA\_TRANSFER\_SIZE:  $(\text{NUM\_WORDS} / \text{TXFFIL}) - 1 = (128/8) - 1 = 15$  (16 transfers)

DMA\_BURST\_SIZE:  $(16 - \text{TXFFIL}) - 1 = (16 - 8) - 1 = 7$  (8 words per burst)

---

#### Note

Avoid setting TXFFIL to 0h or 10h to make sure of proper DMA configuration.

---

#### 31.3.8.2 Receiving Data Using SPI with DMA

When using the DMA with the RX FIFO, the DMA Burst Size (BURST\_SIZE) must be no greater than RXFFIL to prevent the DMA from reading from an empty FIFO. To make sure that the DMA correctly receives all data from the RX FIFO, the DMA Burst Size can equal RXFFIL and also be an integer divisor of the total number of SPI transmissions.

For complete data reception, follow these steps:

1. Calculate the total number of words to be received. [NUM\_WORDS]
2. Calculate the necessary FIFO level [RXFFIL]
3. Calculate the total number of DMA transfers. [DMA\_TRANSFER\_SIZE]
4. Calculate the size of the DMA Burst. [DMA\_BURST\_SIZE]
5. Configure DMA using the calculated values.
6. Configure SPI with FIFO using the calculated values.

To receive 200 words from SPI using the DMA:

NUM\_WORDS = 200

RXFFIL: 4

DMA\_TRANSFER\_SIZE:  $(\text{NUM\_WORDS} / \text{RXFFIL}) - 1 = (200/4) - 1 = 49$  (50 transfers)

DMA\_BURST\_SIZE = RXFFIL - 1 = 3 (4 words per burst)

---

#### Note

Avoid setting RXFFIL to 0h to make sure proper DMA configuration.

---

### 31.3.9 SPI High-Speed Mode

The SPI module is capable of reaching full-duplex communication speeds up to LSPCLK/4 (where LSPCLK equals SYSCLK). For the maximum rated speed, refer to the device data sheet.

To achieve the maximum full-duplex speeds, the following restrictions are placed on the design:

- Single controller to single peripheral configuration is supported.
- Loading on the pins must not exceed the value stated in the device data sheet.

When configuring the GPIOs to support high-speed mode, refer to [Section 31.2.2.1](#) for more information.

### 31.3.10 SPI 3-Wire Mode Description

SPI 3-wire mode allows for SPI communication over three pins instead of the normal four pins.

In controller mode, if the TRIWIRE bit is set, enabling 3-wire SPI mode, SPIPICOx becomes the bi-directional SPICOCIx (SPI controller out, controller in) pin, and SPIPOCix is no longer used by the SPI. In peripheral mode, if the TRIWIRE bit is set, SPIPOCix becomes the bi-directional SPIPIPOx (SPI peripheral in, peripheral out) pin, and SPIPICOx is no longer used by the SPI.

[Table 31-4](#) indicates the pin function differences between 3-wire and 4-wire SPI mode for a controller and peripheral SPI.


**Table 31-4. 4-wire versus 3-wire SPI Pin Functions**

4-wire SPI	3-wire SPI (Controller)	3-wire SPI (Peripheral)
SPICLKx	SPICLKx	SPICLKx
SPISTEx	SPISTEx	SPISTEx
SPIPICOx	SPICOCIx	Free
SPIPOCix	Free	SPIPIPOx

Because in 3-wire mode, the receive and transmit paths within the SPI are connected, any data transmitted by the SPI module is also received. The application software must take care to perform a dummy read to clear the SPI data register of the additional received data.

The TALK bit plays an important role in 3-wire SPI mode. The bit must be set to transmit data and cleared prior to reading data. In controller mode, to initiate a read, the application software must write dummy data to the SPI data register (SPIDAT or SPIRXBUF) while the TALK bit is cleared (no data is transmitted out the SPICOCi pin) before reading from the data register.

[Figure 31-9](#) and [Figure 31-10](#) illustrate 3-wire controller and peripheral mode.



**Figure 31-9. SPI 3-wire Controller Mode**



**Figure 31-10. SPI 3-wire Peripheral Mode**

Table 31-5 indicates how data is received or transmitted in the various SPI modes while the TALK bit is set or cleared.

**Table 31-5. 3-Wire SPI Pin Configuration**

Pin Mode	SPIPRI[TRIWIRE]	SPICTL[TALK]	SPIPICO	SPIPOCI
<b>Controller Mode</b>				
4-wire	0	X	TX	RX
3-pin mode	1	0	RX	Disconnect from SPI
		1	TX/RX	
<b>Peripheral Mode</b>				
4-wire	0	X	RX	TX
3-pin mode	1	0	Disconnect from SPI	RX
		1		TX/RX

## 31.4 Programming Procedure

This section describes the procedure for configuring the SPI for the various modes of operation.

### 31.4.1 Initialization Upon Reset

A system reset forces the SPI peripheral into the following default configuration:

- Unit is configured as a peripheral module (CONTROLLER\_PERIPHERAL = 0)
- Transmit capability is disabled (TALK = 0)
- Data is latched at the input on the falling edge of the SPICLK signal
- Character length is assumed to be one bit
- SPI interrupts are disabled
- Data in SPIDAT is reset to 0000h

### 31.4.2 Configuring the SPI

This section describes the procedure in which to configure the SPI module for operation. To prevent unwanted and unforeseen events from occurring during or as a result of initialization changes, clear the SPISWRESET bit before making initialization changes, and then set this bit after initialization is complete. While the SPI is held in reset (SPISWRESET = 0), configuration can be changed in any order. The following list shows the SPI configuration procedure in a logical order. However, the SPI registers can be written with single 16-bit writes, so the order is not required with the exception of SPISWRESET.

---

#### Note

Do not change the SPI configuration when communication is in progress.

---

To change the SPI configuration:

1. Clear the SPI Software Reset bit (SPISWRESET) to 0 to force the SPI to the reset state.
2. Configure the SPI as desired:
  - Select either controller or peripheral mode (CONTROLLER\_PERIPHERAL).
  - Choose SPICLK polarity and phase (CLKPOLARITY and CLK\_PHASE).
  - Set the desired baud rate (SPIBRR).
  - Enable high-speed mode, if desired (HS\_MODE).
  - Set the SPI character length (SPICHR).
  - Clear the SPI Flags (OVERRUN\_FLAG, INT\_FLAG).
  - Enable  $\overline{\text{SPIPTE}}$  inversion (STEINV), if needed.
  - Enable 3-wire mode (TRIWIRE), if needed.
  - If using FIFO enhancements:
    - Enable the FIFO enhancements (SPIFFENA).
    - Clear the FIFO Flags (TXFFINTCLR, RXFFOVFCLR, and RXFFINTCLR).
    - Release transmit and receive FIFO resets (TXFIFO and RXFIFORESET).
    - Release SPI FIFO channels from reset (SPIRST).
3. If interrupts are used:
  - In non-FIFO mode, enable the receiver overrun and/or SPI interrupts (OVERRUNINTENA and SPIINTENA).
  - In FIFO mode, set the transmit and receive interrupt levels (TXFFIL and RXFFIL) then enable the interrupts (TXFFIENA and RXFFIENA).
4. Set SPISWRESET to 1 to release the SPI from the reset state.



### 31.4.3 Configuring the SPI for High-Speed Mode

To achieve the maximum rated speeds, the following settings must be made. This example assumes that the device is operating at 100MHz.

Set LSPCLK equal to SYSCLK:

```
ClkCfgRegs.LOSPCP.bit.LSPCLKDIV = 0;
```

Select the appropriate Pin Mux options in GPIO\_CTRL\_REGS.

During the SPI configuration procedure:

Set HS\_MODE to 1.

```
SPIARegs.SPICCR.bit.HS_MODE = 0x1;
```

Set SPIBRR to 3.  $SPICLK = LSPCLK / (SPIBRR + 1) = 25\text{MHz}$

```
SPIARegs.SPIBRR = 0x3;
```


There are no other differences in the configuration from normal SPI operation. Sending and receiving data, DMA operation, and interrupts operates without change.

### 31.4.4 Data Transfer Example

The timing diagram shown in [Figure 31-11](#) shows an SPI data transfer between two devices using a character length of five bits with the SPICLK being symmetrical.

The timing diagram with SPICLK asymmetrical ([Figure 31-8](#)) shares similar characterizations with [Figure 31-11](#) except that the data transfer is one LSPCLK cycle longer per bit during the low pulse (CLKPOLARITY = 0) or during the high pulse (CLKPOLARITY = 1) of the SPICLK.

[Figure 31-11](#) is applicable for 8-bit SPI only and is not for C28x devices that are capable of working with 16-bit data. The figure is shown for illustrative purposes only.



- A. Peripheral writes 0D0h to SPIDAT and waits for the controller to shift out the data.
- B. Controller sets the peripheral SPIPTE signal low (active).
- C. Controller writes 058h to SPIDAT, which starts the transmission procedure.
- D. First byte is finished and sets the interrupt flags.
- E. Peripheral reads 0Bh from the SPIRXBUF (right-justified).
- F. Peripheral writes 04Ch to SPIDAT and waits for the controller to shift out the data.
- G. Controller writes 06Ch to SPIDAT, which starts the transmission procedure.
- H. Controller reads 01Ah from the SPIRXBUF (right-justified).
- I. Second byte is finished and sets the interrupt flags.
- J. Controller reads 89h and the peripheral reads 8Dh from the respective SPIRXBUF. After the user software masks off the unused bits, the controller receives 09h and the peripheral receives 0Dh.
- K. Controller clears the peripheral SPIPTE signal high (inactive).

**Figure 31-11. Five Bits per Character**

### 31.4.5 SPI 3-Wire Mode Code Examples

In addition to the normal SPI initialization, to configure the SPI module for 3-wire mode, the TRIWIRE bit (SPIPRI.0) must be set to 1. After initialization, there are several considerations to take into account when transmitting and receiving data in 3-wire controller and peripheral mode. The following examples demonstrate these considerations.

In 3-wire controller mode, SPICLKx,  $\overline{\text{SPIPTEx}}$ , and SPIPICOx pins must be configured as SPI pins (SPIPOCIx pin can be configured as non-SPI pin). When the controller transmits, the controller receives the data the controller transmits (because SPIPICOx and SPIPOCIx are connected internally in 3-wire mode). Therefore, the junk data received must be cleared from the receive buffer every time data is transmitted.

#### Example 31-4. 3-Wire Controller Mode Transmit

```

uint16 data;
uint16 dummy;
    SpiaRegs.SPICTL.bit.TALK = 1;           // Enable Transmit path
    SpiaRegs.SPITXBUF = data; // Controller transmits data
    while(SpiaRegs.SPISTS.bit.INT_FLAG !=1) {} // waits until data rx'd
    dummy = SpiaRegs.SPIRXBUF;             // Clears junk data because
                                           // rx'd same data as tx'd
    
```

To receive data in 3-wire controller mode, the controller must clear the TALK (SPICTL.1) bit to 0 to close the transmit path and then transmit dummy data to initiate the transfer from the peripheral. Because the TALK bit is 0, unlike in transmit mode, the controller dummy data does not appear on the SPIPICOx pin, and the controller does not receive the dummy data. Instead, the data from the peripheral is received by the controller.

#### Example 31-5. 3-Wire Controller Mode Receive

```

uint16 rdata;
uint16 dummy;
    SpiaRegs.SPICTL.bit.TALK = 0;           // Disable Transmit path
    SpiaRegs.SPITXBUF = dummy;             // Send dummy to start tx
    // NOTE: because TALK = 0, data does not tx onto SPIPICOA pin
    while(SpiaRegs.SPISTS.bit.INT_FLAG !=1) {} // wait until data received
    rdata = SpiaRegs.SPIRXBUF;             // Controller reads data
    
```

In 3-wire peripheral mode, SPICLKx, SPISTEx, and SPIPOCIx pins must be configured as SPI pins (SPIPICOx pin can be configured as non-SPI pin). Like in controller mode, when transmitting, the peripheral receives the data transmitted and must clear this junk data from the receive buffer.

#### Example 31-6. 3-Wire Peripheral Mode Transmit

```

uint16 data;
uint16 dummy;
    SpiaRegs.SPICTL.bit.TALK = 1;           // Enable Transmit path
    SpiaRegs.SPITXBUF = data;             // Peripheral transmits data
    while(SpiaRegs.SPISTS.bit.INT_FLAG !=1) {} // wait until data rx'd
    dummy = SpiaRegs.SPIRXBUF;             // Clears junk data
    
```

As in 3-wire controller mode, the TALK bit must be cleared to 0. Otherwise, the peripheral receives data normally.

**Example 31-7. 3-Wire Peripheral Mode Receive**

```
uint16 rdata;
SpiRegs.SPCTL.bit.TALK = 0; // Disable Transmit path
while(SpiRegs.SPISTS.bit.INT_FLAG !=1) {} // waits until data rx'd
rdata = SpiRegs.SPIRXBUF; // Peripheral reads data
```

### 31.4.6 SPI STEINV Bit in Digital Audio Transfers

On those devices with two SPI modules, enabling the STEINV bit on one of the SPI modules allows the pair of SPIs to receive both left and right-channel digital audio data in peripheral mode. The SPI module that receives a normal active-low  $\overline{\text{SPIPTE}}$  signal stores right-channel data, and the SPI module that receives an inverted active-high  $\overline{\text{SPIPTE}}$  signal stores left-channel data from the controller. To receive digital audio data from a digital audio interface receiver, the SPI modules can be connected as shown in Figure 31-12.

**Note**

This configuration is only applicable to peripheral mode (CONTROLLER\_PERIPHERAL = 0). When the SPI is configured as controller (CONTROLLER\_PERIPHERAL = 1), the STEINV bit has no effect on the  $\overline{\text{SPIPTE}}$  pin.




Figure 31-12. SPI Digital Audio Receiver Configuration Using Two SPIs

Standard C28x SPI timing requirements limit the number of digital audio interface formats supported using the 2-SPI configuration with the STEINV bit. See the device data sheet electrical specifications for SPI timing requirements. With the SPI clock phase configured such that the CLKPOLARITY bit is 0 and the CLK\_PHASE bit is 1 (data latched on rising edge of clock), standard right-justified digital audio interface data format is supported as shown in Figure 31-13.




Figure 31-13. Standard Right-Justified Digital Audio Data Format

## 31.5 Software

### 31.5.1 SPI Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/spi

Cloud access to these examples is available at the following link: [dev.ti.com](https://dev.ti.com) [C2000Ware Examples](#).

#### 31.5.1.1 SPI Digital Loopback - SINGLE\_CORE

FILE: spi\_ex1\_loopback.c

This program uses the internal loopback test mode of the SPI module. This is a very basic loopback that does not use the FIFOs or interrupts. A stream of data is sent and then compared to the received stream. The pinmux and SPI modules are configured through the sysconfig file.

The sent data looks like this:

```
0000 0001 0002 0003 0004 0005 0006 0007 .... FFFE FFFF 0000
```

This pattern is repeated forever.

##### *External Connections*

- None

##### *Watch Variables*

- *sData* - Data to send
- *rData* - Received data

#### 31.5.1.2 SPI Digital Loopback with FIFO Interrupts - SINGLE\_CORE

FILE: spi\_ex2\_loopback\_fifo\_interrupts.c

This program uses the internal loopback test mode of the SPI module. Both the SPI FIFOs are used, and SPI RX interrupt is used.

A stream of data is sent and then compared to the received stream. The sent data looks like this:

```
0000 0001
```

```
0001 0002
```

```
0002 0003
```

```
....
```

```
FFFE FFFF
```

```
FFFF 0000
```

```
etc..
```

This pattern is repeated forever.

Note : The SPI peripheral generates level interrupts, which should be cleared in ISR to avoid generating false pending interrupt on clear edge, followed by some wait cycles

##### *External Connections*

- None

##### *Watch Variables*

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

#### 31.5.1.3 SPI Digital External Loopback without FIFO Interrupts - SINGLE\_CORE

FILE: spi\_ex3\_external\_loopback.c

This program uses the external loopback between two SPI modules. Both the SPI FIFOs and interrupts are not used in this example. SPIA is configured as a peripheral and SPI B is configured as controller. This

example demonstrates full duplex communication where both controller and peripheral transmits and receives data simultaneously.

#### *External Connections*

-GPIO16 and GPIO63 - SPIPICO -GPIO17 and GPIO25 - SPIPOCI -GPIO34 and GPIO26 - SPICLK -GPIO61 and GPIO27 - SPISTE

#### *Watch Variables*

- *TxData\_SPIA* - Data send from SPIA (peripheral)
- *TxData\_SPIB* - Data send from SPIB (controller)
- *RxData\_SPIA* - Data received by SPIA (peripheral)
- *RxData\_SPIB* - Data received by SPIB (controller)

#### **31.5.1.4 SPI Digital External Loopback with FIFO Interrupts - SINGLE\_CORE**

FILE: spi\_ex4\_external\_loopback\_fifo\_interrupts.c

This program uses the external loopback between two SPI modules. Both the SPI FIFOs are used. SPI-A is configured as a peripheral and receives data from SPI-B which is configured as a controller. SPI-A RX interrupt is used.

A stream of data is sent and then compared to the received stream. The sent data looks like this:

```
0000 0001
0001 0002
0002 0003
```

....

```
FFFF FFFF
FFFF 0000
```

etc..

This pattern is repeated forever.

Note : The SPI peripheral generates level interrupts, which should be cleared in ISR to avoid generating false pending interrupt on clear edge, followed by some wait cycles

#### *External Connections*

-GPIO16 and GPIO63 - SPIPICO -GPIO17 and GPIO25 - SPIPOCI -GPIO34 and GPIO26 - SPICLK -GPIO61 and GPIO27 - SPISTE

#### *Watch Variables*

- *sData* - Data to send
- *rData* - Received data
- *rDataPoint* - Used to keep track of the last position in the receive stream for error checking

#### **31.5.1.5 SPI Digital Loopback with DMA - SINGLE\_CORE**

FILE: spi\_ex5\_loopback\_dma.c

This program uses the internal loopback test mode of the SPI module. Both DMA interrupts and the SPI FIFOs are used. When the SPI transmit FIFO has enough space (as indicated by its FIFO level interrupt signal), the DMA will transfer data from global variable *sData* into the FIFO. This will be transmitted to the receive FIFO via the internal loopback.

When enough data has been placed in the receive FIFO (as indicated by its FIFO level interrupt signal), the DMA will transfer the data from the FIFO into global variable *rData*.

When all data has been placed into *rData*, a check of the validity of the data will be performed in one of the DMA channels' ISRs.

#### *External Connections*

- None

### Watch Variables

- *sData* - Data to send
- *rData* - Received data

## 31.6 SPI Registers

This section describes the Serial Peripheral Interface registers. It is important to note that the SPI registers only allow 16-bit accesses.

### 31.6.1 SPI Base Address Table

**Table 31-6. SPI Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
SpiaRegs	<a href="#">SPI_REGS</a>	SPIA_BASE	0x0000_6100	YES	YES	YES	YES	YES	YES
SpibRegs	<a href="#">SPI_REGS</a>	SPIB_BASE	0x0000_6110	YES	YES	YES	YES	YES	YES
SpicRegs	<a href="#">SPI_REGS</a>	SPIC_BASE	0x0000_6120	YES	YES	YES	YES	YES	YES
SpidRegs	<a href="#">SPI_REGS</a>	SPID_BASE	0x0000_6130	YES	YES	YES	YES	YES	YES



### 31.6.2 SPI\_REGS Registers

Table 31-7 lists the memory-mapped registers for the SPI\_REGS registers. All register offset addresses not listed in Table 31-7 should be considered as reserved locations and the register contents should not be modified.

**Table 31-7. SPI\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SPICCR	SPI Configuration Control Register		<a href="#">Go</a>
1h	SPICTL	SPI Operation Control Register		<a href="#">Go</a>
2h	SPISTS	SPI Status Register		<a href="#">Go</a>
4h	SPIBRR	SPI Baud Rate Register		<a href="#">Go</a>
6h	SPIRXEMU	SPI Emulation Buffer Register		<a href="#">Go</a>
7h	SPIRXBUF	SPI Serial Input Buffer Register		<a href="#">Go</a>
8h	SPITXBUF	SPI Serial Output Buffer Register		<a href="#">Go</a>
9h	SPIDAT	SPI Serial Data Register		<a href="#">Go</a>
Ah	SPIFFTX	SPI FIFO Transmit Register		<a href="#">Go</a>
Bh	SPIFFRX	SPI FIFO Receive Register		<a href="#">Go</a>
Ch	SPIFFCT	SPI FIFO Control Register		<a href="#">Go</a>
Fh	SPIPRI	SPI Priority Control Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 31-8 shows the codes that are used for access types in this section.

**Table 31-8. SPI\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
Reset or Default Value		
-n		Value after reset or the default value

### 31.6.2.1 SPICCR Register (Offset = 0h) [Reset = 0000h]

SPICCR is shown in [Figure 31-14](#) and described in [Table 31-9](#).

Return to the [Summary Table](#).

SPICCR controls the setup of the SPI for operation.

**Figure 31-14. SPICCR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
SPISWRESET	CLKPOLARITY	HS_MODE	SPI1BK	SPICCHAR			
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h			

**Table 31-9. SPICCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	SPISWRESET	R/W	0h	<p>SPI Software Reset</p> <p>When changing configuration, you should clear this bit before the changes and set this bit before resuming operation.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Initializes the SPI operating flags to the reset condition. Specifically, the RECEIVER OVERRUN Flag bit (SPISTS.7), the SPI INT FLAG bit (SPISTS.6), and the TXBUF FULL Flag bit (SPISTS.5) are cleared. SPIPTE will become inactive. SPICLK will be immediately driven to 0 regardless of the clock polarity. The SPI configuration remains unchanged.</p> <p>1h (R/W) = SPI is ready to transmit or receive the next character. When the SPI SW RESET bit is a 0, a character written to the transmitter will not be shifted out when this bit is set. A new character must be written to the serial data register. SPICLK will be returned to its inactive state one SPICLK cycle after this bit is set.</p>
6	CLKPOLARITY	R/W	0h	<p>Shift Clock Polarity</p> <p>This bit controls the polarity of the SPICLK signal. CLOCK POLARITY and POLARITY CLOCK PHASE (SPICTL.3) control four clocking schemes on the SPICLK pin.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Data is output on rising edge and input on falling edge. When no SPI data is sent, SPICLK is at low level. The data input and output edges depend on the value of the CLOCK PHASE bit (SPICTL.3) as follows:</p> <ul style="list-style-type: none"> <li>- CLOCK PHASE = 0: Data is output on the rising edge of the SPICLK signal. Input data is latched on the falling edge of the SPICLK signal.</li> <li>- CLOCK PHASE = 1: Data is output one half-cycle before the first rising edge of the SPICLK signal and on subsequent falling edges of the SPICLK signal. Input data is latched on the rising edge of the SPICLK signal.</li> </ul> <p>1h (R/W) = Data is output on falling edge and input on rising edge. When no SPI data is sent, SPICLK is at high level. The data input and output edges depend on the value of the CLOCK PHASE bit (SPICTL.3) as follows:</p> <ul style="list-style-type: none"> <li>- CLOCK PHASE = 0: Data is output on the falling edge of the SPICLK signal. Input data is latched on the rising edge of the SPICLK signal.</li> <li>- CLOCK PHASE = 1: Data is output one half-cycle before the first falling edge of the SPICLK signal and on subsequent rising edges of the SPICLK signal. Input data is latched on the falling edge of the SPICLK signal.</li> </ul>

**Table 31-9. SPICCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	HS_MODE	R/W	0h	<p>High Speed Mode Enable Bits</p> <p>This bit determines if the High Speed mode is enabled. The correct GPIOs should be selected in the GPxGMUX/GPxMUX registers.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SPI High Speed mode disabled. This is the default value after reset.</p> <p>1h (R/W) = SPI High Speed mode enabled,</p>
4	SPILBK	R/W	0h	<p>SPI Loopback Mode Select</p> <p>Loopback mode allows module validation during device testing. This mode is valid only in CONTROLLER mode of the SPI.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SPI loopback mode disabled. This is the default value after reset.</p> <p>1h (R/W) = SPI loopback mode enabled, PICO/POCI lines are connected internally. Used for module self-tests.</p>
3-0	SPICHR	R/W	0h	<p>Character Length Control Bits</p> <p>These four bits determine the number of bits to be shifted in or SPI CHAR0 out as a single character during one shift sequence.</p> <p>SPICHR = Word length - 1</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = 1-bit word</p> <p>1h (R/W) = 2-bit word</p> <p>7h (R/W) = 8-bit word</p> <p>Fh (R/W) = 16-bit word</p>

### 31.6.2.2 SPICTL Register (Offset = 1h) [Reset = 0000h]

SPICTL is shown in [Figure 31-15](#) and described in [Table 31-10](#).

Return to the [Summary Table](#).

SPICTL controls data transmission, the SPI's ability to generate interrupts, the SPICLK phase, and the operational mode (PERIPHERAL or CONTROLLER).

**Figure 31-15. SPICTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			OVERRUNINT ENA	CLK_PHASE	CONTROLLER _PERIPHERAL	TALK	SPIINTENA
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 31-10. SPICTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	OVERRUNINTENA	R/W	0h	<p>Overrun Interrupt Enable</p> <p>Overrun Interrupt Enable. Setting this bit causes an interrupt to be generated when the RECEIVER_OVERRUN Flag bit (SPISTS.7) is set by hardware. Interrupts generated by the RECEIVER_OVERRUN Flag bit and the SPI_INT_FLAG bit (SPISTS.6) share the same interrupt vector.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Disable RECEIVER_OVERRUN interrupts.</p> <p>1h (R/W) = Enable RECEIVER_OVERRUN interrupts.</p>
3	CLK_PHASE	R/W	0h	<p>SPI Clock Phase Select</p> <p>This bit controls the phase of the SPICLK signal. CLOCK_PHASE and CLOCK_POLARITY (SPICCR.6) make four different clocking schemes possible (see clocking figures in SPI chapter). When operating with CLOCK_PHASE high, the SPI (CONTROLLER or PERIPHERAL) makes the first bit of data available after SPIDAT is written and before the first edge of the SPICLK signal, regardless of which SPI mode is being used.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Normal SPI clocking scheme, depending on the CLOCK_POLARITY bit (SPICCR.6).</p> <p>1h (R/W) = SPICLK signal delayed by one half-cycle. Polarity determined by the CLOCK_POLARITY bit.</p>
2	CONTROLLER_PERIPHERAL	R/W	0h	<p>SPI Network Mode Control</p> <p>This bit determines whether the SPI is a network CONTROLLER or PERIPHERAL. After SPI reset, SPI is automatically configured as a PERIPHERAL</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SPI is configured as a PERIPHERAL.</p> <p>1h (R/W) = SPI is configured as a CONTROLLER.</p>

**Table 31-10. SPICTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	TALK	R/W	0h	<p><b>Transmit Enable</b>                      The TALK bit can disable data transmission (CONTROLLER or PERIPHERAL) by placing the serial data output in the high-impedance state. If this bit is disabled during a transmission, the transmit shift register continues to operate until the previous character is shifted out. When the TALK bit is disabled, the SPI is still able to receive characters and update the status flags. TALK is cleared (disabled) by a system reset.</p> <p>Reset type: SYSRSn                      0h (R/W) = Disables transmission:                      - PERIPHERAL mode operation: If not previously configured as a general-purpose I/O pin, the SPIPOCI pin will be put in the high-impedance state.                      - CONTROLLER mode operation: If not previously configured as a general-purpose I/O pin, the SPIPICO pin will be put in the high-impedance state.                      1h (R/W) = Enables transmission For the 4-pin option, ensure to enable the receiver's SPIPTEn input pin.</p>
0	SPIINTENA	R/W	0h	<p><b>SPI Interrupt Enable</b>                      This bit controls the SPI's ability to generate a transmit/receive interrupt. The SPI INT FLAG bit (SPISTS.6) is unaffected by this bit.</p> <p>Reset type: SYSRSn                      0h (R/W) = Disables the interrupt.                      1h (R/W) = Enables the interrupt.</p>

### 31.6.2.3 SPISTS Register (Offset = 2h) [Reset = 0000h]

SPISTS is shown in [Figure 31-16](#) and described in [Table 31-11](#).

Return to the [Summary Table](#).

SPISTS contains interrupt and status bits.

**Figure 31-16. SPISTS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
OVERRUN_FL AG	INT_FLAG	BUFFULL_FL AG	RESERVED				
W1C-0h	RC-0h	R-0h	R-0h				

**Table 31-11. SPISTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	OVERRUN_FLAG	W1C	0h	<p>SPI Receiver Overrun Flag</p> <p>This bit is a read/clear-only flag. The SPI hardware sets this bit when a receive or transmit operation completes before the previous character has been read from the buffer. The bit is cleared in one of three ways:</p> <ul style="list-style-type: none"> <li>- Writing a 1 to this bit</li> <li>- Writing a 0 to SPI SW RESET (SPICCR.7)</li> <li>- Resetting the system</li> </ul> <p>If the OVERRUN INT ENA bit (SPICTL.4) is set, the SPI requests only one interrupt upon the first occurrence of setting the RECEIVER OVERRUN Flag bit. Subsequent overruns will not request additional interrupts if this flag bit is already set. This means that in order to allow new overrun interrupt requests the user must clear this flag bit by writing a 1 to SPISTS.7 each time an overrun condition occurs. In other words, if the RECEIVER OVERRUN Flag bit is left set (not cleared) by the interrupt service routine, another overrun interrupt will not be immediately re-entered when the interrupt service routine is exited.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = A receive overrun condition has not occurred.</p> <p>1h (R/W) = The last received character has been overwritten and therefore lost (when the SPIRXBUF was overwritten by the SPI module before the previous character was read by the user application).</p> <p>Writing a '1' will clear this bit. The RECEIVER OVERRUN Flag bit should be cleared during the interrupt service routine because the RECEIVER OVERRUN Flag bit and SPI INT FLAG bit (SPISTS.6) share the same interrupt vector. This will alleviate any possible doubt as to the source of the interrupt when the next byte is received.</p>

**Table 31-11. SPISTS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	INT_FLAG	RC	0h	<p>SPI Interrupt Flag</p> <p>SPI INT FLAG is a read-only flag. Hardware sets this bit to indicate that the SPI has completed sending or receiving the last bit and is ready to be serviced. This flag causes an interrupt to be requested if the SPI INT ENA bit (SPICTL.0) is set. The received character is placed in the receiver buffer at the same time this bit is set. This bit is cleared in one of three ways:</p> <ul style="list-style-type: none"> <li>- Reading SPIRXBUF</li> <li>- Writing a 0 to SPI SW RESET (SPICCR.7)</li> <li>- Resetting the system</li> </ul> <p>Note: This bit should not be used if FIFO mode is enabled. The internal process of copying the received word from SPIRXBUF to the Receive FIFO will clear this bit. Use the FIFO status, or FIFO interrupt bits for similar functionality.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No full words have been received or transmitted. 1h (R/W) = Indicates that the SPI has completed sending or receiving the last bit and is ready to be serviced.</p>
5	BUFFULL_FLAG	R	0h	<p>SPI Transmit Buffer Full Flag</p> <p>This read-only bit gets set to 1 when a character is written to the SPI Transmit buffer SPITXBUF. It is cleared when the character is automatically loaded into SPIDAT when the shifting out of a previous character is complete.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Transmit buffer is not full. 1h (R/W) = Transmit buffer is full.</p>
4-0	RESERVED	R	0h	Reserved

### 31.6.2.4 SPIBRR Register (Offset = 4h) [Reset = 0000h]

SPIBRR is shown in [Figure 31-17](#) and described in [Table 31-12](#).

Return to the [Summary Table](#).

SPIBRR contains the bits used for baud-rate selection.

**Figure 31-17. SPIBRR Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		SPI_BIT_RATE					
R-0h		R/W-0h					

**Table 31-12. SPIBRR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-0	SPI_BIT_RATE	R/W	0h	<p>SPI Baud Rate Control</p> <p>These bits determine the bit transfer rate if the SPI is the network SPI BIT RATE 0 CONTROLLER. There are 125 data-transfer rates (each a function of the CPU clock, LSPCLK) that can be selected. One data bit is shifted per SPICLK cycle. (SPICLK is the baud rate clock output on the SPICLK pin.)</p> <p>If the SPI is a network PERIPHERAL, the module receives a clock on the SPICLK pin from the network CONTROLLER. Therefore, these bits have no effect on the SPICLK signal. The frequency of the input clock from the CONTROLLER should not exceed the PERIPHERAL SPI's LSPCLK signal divided by 4.</p> <p>In CONTROLLER mode, the SPI clock is generated by the SPI and is output on the SPICLK pin. The SPI baud rates are determined by the following formula:</p> <p>For SPIBRR = 3 to 127: SPI Baud Rate = LSPCLK / (SPIBRR + 1)</p> <p>For SPIBRR = 0, 1, or 2: SPI Baud Rate = LSPCLK / 4</p> <p>Reset type: SYSRSn</p> <p>3h (R/W) = SPI Baud Rate = LSPCLK/4</p> <p>4h (R/W) = SPI Baud Rate = LSPCLK/5</p> <p>7Eh (R/W) = SPI Baud Rate = LSPCLK/127</p> <p>7Fh (R/W) = SPI Baud Rate = LSPCLK/128</p>



### 31.6.2.5 SPIRXEMU Register (Offset = 6h) [Reset = 0000h]

SPIRXEMU is shown in [Figure 31-18](#) and described in [Table 31-13](#).

Return to the [Summary Table](#).

SPIRXEMU contains the received data. Reading SPIRXEMU does not clear the SPI INT FLAG bit of SPISTS. This is not a real register but a dummy address from which the contents of SPIRXBUF can be read by the emulator without clearing the SPI INT FLAG.

**Figure 31-18. SPIRXEMU Register**

15	14	13	12	11	10	9	8
ERXBn							
R-0h							
7	6	5	4	3	2	1	0
ERXBn							
R-0h							

**Table 31-13. SPIRXEMU Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	ERXBn	R	0h	Emulation Buffer Received Data SPIRXEMU functions almost identically to SPIRXBUF, except that reading SPIRXEMU does not clear the SPI INT FLAG bit (SPISTS.6). Once the SPIDAT has received the complete character, the character is transferred to SPIRXEMU and SPIRXBUF, where it can be read. At the same time, SPI INT FLAG is set. This mirror register was created to support emulation. Reading SPIRXBUF clears the SPI INT FLAG bit (SPISTS.6). In the normal operation of the emulator, the control registers are read to continually update the contents of these registers on the display screen. SPIRXEMU was created so that the emulator can read this register and properly update the contents on the display screen. Reading SPIRXEMU does not clear the SPI INT FLAG bit, but reading SPIRXBUF clears this flag. In other words, SPIRXEMU enables the emulator to emulate the true operation of the SPI more accurately. It is recommended that you view SPIRXEMU in the normal emulator run mode. Reset type: SYSRSn

### 31.6.2.6 SPIRXBUF Register (Offset = 7h) [Reset = 0000h]

SPIRXBUF is shown in [Figure 31-19](#) and described in [Table 31-14](#).

Return to the [Summary Table](#).

SPIRXBUF contains the received data. Reading SPIRXBUF clears the SPI INT FLAG bit in SPISTS. If FIFO mode is enabled, reading this register will also decrement the RXFFST counter in SPIFFRX.

**Figure 31-19. SPIRXBUF Register**

15	14	13	12	11	10	9	8
RXBn							
R-0h							
7	6	5	4	3	2	1	0
RXBn							
R-0h							

**Table 31-14. SPIRXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RXBn	R	0h	Received Data Once SPIDAT has received the complete character, the character is transferred to SPIRXBUF, where it can be read. At the same time, the SPI INT FLAG bit (SPISTS.6) is set. Since data is shifted into the SPI's most significant bit first, it is stored right-justified in this register. Reset type: SYSRSn

### 31.6.2.7 SPITXBUF Register (Offset = 8h) [Reset = 0000h]

SPITXBUF is shown in [Figure 31-20](#) and described in [Table 31-15](#).

Return to the [Summary Table](#).

SPITXBUF stores the next character to be transmitted. Writing to this register sets the TX BUF FULL Flag bit in SPISTS. When the transmission of the current character is complete, the contents of this register are automatically loaded in SPIDAT and the TX BUF FULL Flag is cleared. If no transmission is currently active, data written to this register falls through into the SPIDAT register and the TX BUF FULL Flag is not set. In CONTROLLER mode, if no transmission is currently active, writing to this register initiates a transmission in the same manner that writing to SPIDAT does.

**Figure 31-20. SPITXBUF Register**

15	14	13	12	11	10	9	8
TXBn							
R/W-0h							
7	6	5	4	3	2	1	0
TXBn							
R/W-0h							

**Table 31-15. SPITXBUF Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TXBn	R/W	0h	Transmit Data Buffer This is where the next character to be transmitted is stored. When the transmission of the current character has completed, if the TX BUF FULL Flag bit is set, the contents of this register is automatically transferred to SPIDAT, and the TX BUF FULL Flag is cleared. Writes to SPITXBUF must be left-justified. Reset type: SYSRSn

### 31.6.2.8 SPIDAT Register (Offset = 9h) [Reset = 0000h]

SPIDAT is shown in [Figure 31-21](#) and described in [Table 31-16](#).

Return to the [Summary Table](#).

SPIDAT is the transmit and receive shift register. Data written to SPIDAT is shifted out (MSB) on subsequent SPICLK cycles. For every bit (MSB) shifted out of the SPI, a bit is shifted into the LSB end of the shift register.

**Figure 31-21. SPIDAT Register**

15	14	13	12	11	10	9	8
SDATn							
R/W-0h							
7	6	5	4	3	2	1	0
SDATn							
R/W-0h							

**Table 31-16. SPIDAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	SDATn	R/W	0h	Serial Data Shift Register - It provides data to be output on the serial output pin if the TALK bit (SPICTL.1) is set. - When the SPI is operating as a CONTROLLER, a data transfer is initiated. When initiating a transfer, check the CLOCK POLARITY bit (SPICCR.6) described in Section 10.2.1.1 and the CLOCK PHASE bit (SPICTL.3) described in Section 10.2.1.2, for the requirements. In CONTROLLER mode, writing dummy data to SPIDAT initiates a receiver sequence. Since the data is not hardware-justified for characters shorter than sixteen bits, transmit data must be written in left-justified form, and received data read in right-justified form. Reset type: SYSRSn

### 31.6.2.9 SPIFFTX Register (Offset = Ah) [Reset = A000h]

SPIFFTX is shown in [Figure 31-22](#) and described in [Table 31-17](#).

Return to the [Summary Table](#).

SPIFFTX contains both control and status bits related to the output FIFO buffer. This includes FIFO reset control, FIFO interrupt level control, FIFO level status, as well as FIFO interrupt enable and clear bits.

**Figure 31-22. SPIFFTX Register**

15	14	13	12	11	10	9	8
SPIRST	SPIFFENA	TXFIFO					TXFFST
R/W-1h	R/W-0h	R/W-1h					R-0h
7	6	5	4	3	2	1	0
TXFFINT	TXFFINTCLR	TXFFIENA					TXFFIL
R-0h	W-0h	R/W-0h					R/W-0h

**Table 31-17. SPIFFTX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	SPIRST	R/W	1h	SPI Reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the SPI transmit and receive channels. The SPI FIFO register configuration bits will be left as is. 1h (R/W) = SPI FIFO can resume transmit or receive. No effect to the SPI registers bits.
14	SPIFFENA	R/W	0h	SPI FIFO Enhancements Enable Reset type: SYSRSn 0h (R/W) = SPI FIFO enhancements are disabled. 1h (R/W) = SPI FIFO enhancements are enabled.
13	TXFIFO	R/W	1h	TX FIFO Reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the FIFO pointer to zero, and hold in reset. 1h (R/W) = Release transmit FIFO from reset.
12-8	TXFFST	R	0h	Transmit FIFO Status Reset type: SYSRSn 0h (R/W) = Transmit FIFO is empty. 1h (R/W) = Transmit FIFO has 1 word. 2h (R/W) = Transmit FIFO has 2 words. 10h (R/W) = Transmit FIFO has 16 words, which is the maximum. 1Fh (R/W) = Reserved.
7	TXFFINT	R	0h	TX FIFO Interrupt Flag Reset type: SYSRSn 0h (R/W) = TXFIFO interrupt has not occurred, This is a read-only bit. 1h (R/W) = TXFIFO interrupt has occurred, This is a read-only bit.
6	TXFFINTCLR	W	0h	TXFIFO Interrupt Clear Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on TXFIFINT flag bit, Bit reads back a zero. 1h (R/W) = Write 1 to clear SPIFFTX[TXFFINT] flag.
5	TXFFIENA	R/W	0h	TX FIFO Interrupt Enable Reset type: SYSRSn 0h (R/W) = TX FIFO interrupt based on TXFFIL match (less than or equal to) will be disabled. 1h (R/W) = TX FIFO interrupt based on TXFFIL match (less than or equal to) will be enabled.

**Table 31-17. SPIFFTX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	TXFFIL	R/W	0h	Transmit FIFO Interrupt Level Bits Transmit FIFO will generate interrupt when the FIFO status bits (TXFFST4-0) and FIFO level bits (TXFFIL4-0) match (less than or equal to). Reset type: SYSRSn 0h (R/W) = A TX FIFO interrupt request is generated when there are no words remaining in the TX buffer. 1h (R/W) = A TX FIFO interrupt request is generated when there is 1 word or no words remaining in the TX buffer. 2h (R/W) = A TX FIFO interrupt request is generated when there is 2 words or fewer remaining in the TX buffer. 10h (R/W) = A TX FIFO interrupt request is generated when there are 16 words or fewer remaining in the TX buffer. 1Fh (R/W) = Reserved.

### 31.6.2.10 SPIFFRX Register (Offset = Bh) [Reset = 201Fh]

SPIFFRX is shown in [Figure 31-23](#) and described in [Table 31-18](#).

Return to the [Summary Table](#).

SPIFFRX contains both control and status bits related to the input FIFO buffer. This includes FIFO reset control, FIFO interrupt level control, FIFO level status, as well as FIFO interrupt enable and clear bits.

**Figure 31-23. SPIFFRX Register**

15	14	13	12	11	10	9	8	
RXFFOVF	RXFFOVFCLR	RXFIFORESET	RXFFST					
R-0h	W-0h	R/W-1h	R-0h					
7	6	5	4	3	2	1	0	
RXFFINT	RXFFINTCLR	RXFFIENA	RXFFIL					
R-0h	W-0h	R/W-0h	R/W-1Fh					

**Table 31-18. SPIFFRX Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	RXFFOVF	R	0h	Receive FIFO Overflow Flag Reset type: SYSRSn 0h (R/W) = Receive FIFO has not overflowed. This is a read-only bit. 1h (R/W) = Receive FIFO has overflowed, read-only bit. More than 16 words have been received in to the FIFO, and the first received word is lost.
14	RXFFOVFCLR	W	0h	Receive FIFO Overflow Clear Reset type: SYSRSn 0h (R/W) = Write 0 does not affect RXFFOVF flag bit, Bit reads back a zero. 1h (R/W) = Write 1 to clear SPIFFRX[RXFFOVF].
13	RXFIFORESET	R/W	1h	Receive FIFO Reset Reset type: SYSRSn 0h (R/W) = Write 0 to reset the FIFO pointer to zero, and hold in reset. 1h (R/W) = Re-enable receive FIFO operation.
12-8	RXFFST	R	0h	Receive FIFO Status Reset type: SYSRSn 0h (R/W) = Receive FIFO is empty. 1h (R/W) = Receive FIFO has 1 word. 2h (R/W) = Receive FIFO has 2 words. 10h (R/W) = Receive FIFO has 16 words, which is the maximum. 1Fh (R/W) = Reserved.
7	RXFFINT	R	0h	Receive FIFO Interrupt Flag Reset type: SYSRSn 0h (R/W) = RXFIFO interrupt has not occurred. This is a read-only bit. 1h (R/W) = RXFIFO interrupt has occurred. This is a read-only bit.
6	RXFFINTCLR	W	0h	Receive FIFO Interrupt Clear Reset type: SYSRSn 0h (R/W) = Write 0 has no effect on RXFIFINT flag bit, Bit reads back a zero. 1h (R/W) = Write 1 to clear SPIFFRX[RXFFINT] flag
5	RXFFIENA	R/W	0h	RX FIFO Interrupt Enable Reset type: SYSRSn 0h (R/W) = RX FIFO interrupt based on RXFFIL match (greater than or equal to) will be disabled. 1h (R/W) = RX FIFO interrupt based on RXFFIL match (greater than or equal to) will be enabled.

**Table 31-18. SPIFFRX Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	RXFFIL	R/W	1Fh	<p>Receive FIFO Interrupt Level Bits</p> <p>Receive FIFO generates an interrupt when the FIFO status bits (RXFFST4-0) are greater than or equal to the FIFO level bits (RXFFIL4-0). The default value of these bits after reset is 11111. This avoids frequent interrupts after reset, as the receive FIFO will be empty most of the time.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = A RX FIFO interrupt request is generated when there is 0 or more words in the RX buffer.</p> <p>1h (R/W) = A RX FIFO interrupt request is generated when there are 1 or more words in the RX buffer.</p> <p>2h (R/W) = A RX FIFO interrupt request is generated when there are 2 or more words in the RX buffer.</p> <p>10h (R/W) = A RX FIFO interrupt request is generated when there are 16 words in the RX buffer.</p> <p>1Fh (R/W) = Reserved.</p>



### 31.6.2.11 SPIFFCT Register (Offset = Ch) [Reset = 0000h]

SPIFFCT is shown in [Figure 31-24](#) and described in [Table 31-19](#).

Return to the [Summary Table](#).

SPIFFCT controls the FIFO transmit delay bits.

**Figure 31-24. SPIFFCT Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
TXDLY							
R/W-0h							

**Table 31-19. SPIFFCT Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	TXDLY	R/W	0h	<p>FIFO Transmit Delay Bits</p> <p>These bits define the delay between every transfer from FIFO transmit buffer to transmit shift register. The delay is defined in number SPI serial clock cycles. The 8-bit register could define a minimum delay of 0 serial clock cycles and a maximum of 255 serial clock cycles. In FIFO mode, the buffer (TXBUF) between the shift register and the FIFO should be filled only after the shift register has completed shifting of the last bit. This is required to pass on the delay between transfers to the data stream. In the FIFO mode TXBUF should not be treated as one additional level of buffer.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF immediately upon completion of transmission of the previous word.</p> <p>1h (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF1 serial clock cycle after completion of transmission of the previous word.</p> <p>2h (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF 2 serial clock cycles after completion of transmission of the previous word.</p> <p>FFh (R/W) = The next word in the TX FIFO buffer is transferred to SPITXBUF 255 serial clock cycles after completion of transmission of the previous word.</p>

### 31.6.2.12 SPIPRI Register (Offset = Fh) [Reset = 0000h]

SPIPRI is shown in [Figure 31-25](#) and described in [Table 31-20](#).

Return to the [Summary Table](#).

SPIPRI controls auxillary functions for the SPI including emulation control, SPIPTE inversion, and 3-wire control.

**Figure 31-25. SPIPRI Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED	SOFT	FREE	RESERVED		PTEINV	TRIWIRES
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h

**Table 31-20. SPIPRI Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	SOFT	R/W	0h	Emulation Soft Run This bit only has an effect when the FREE bit is 0. Reset type: SYSRSn 0h (R/W) = Transmission stops midway in the bit stream while TSUSPEND is asserted. Once TSUSPEND is deasserted without a system reset, the remainder of the bits pending in the DATBUF are shifted. Example: If SPIDAT has shifted 3 out of 8 bits, the communication freezes right there. However, if TSUSPEND is later deasserted without resetting the SPI, SPI starts transmitting from where it had stopped (fourth bit in this case) and will transmit 8 bits from that point. 1h (R/W) = If the emulation suspend occurs before the start of a transmission, (that is, before the first SPICLK pulse) then the transmission will not occur. If the emulation suspend occurs after the start of a transmission, then the data will be shifted out to completion. When the start of transmission occurs is dependent on the baud rate used. Standard SPI mode: Stop after transmitting the words in the shift register and buffer. That is, after TXBUF and SPIDAT are empty. In FIFO mode: Stop after transmitting the words in the shift register and buffer. That is, after TX FIFO and SPIDAT are empty.
4	FREE	R/W	0h	Emulation Free Run These bits determine what occurs when an emulation suspend occurs (for example, when the debugger hits a breakpoint). The peripheral can continue whatever it is doing (free-run mode) or, if in stop mode, it can either stop immediately or stop when the current operation (the current receive/transmit sequence) is complete. Reset type: SYSRSn 0h (R/W) = Emulation mode is selected by the SOFT bit 1h (R/W) = Free run, continue SPI operation regardless of suspend or when the suspend occurred.
3-2	RESERVED	R	0h	Reserved

**Table 31-20. SPIPRI Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	PTEINV	R/W	0h	SPIPTEn Inversion Bit On devices with 2 or more SPI modules, inverting the SPIPTE signal on one of the modules allows the device to receive left and right-channel digital audio data. This bit is only applicable to PERIPHERAL mode. Writing to this bit while configured as CONTROLLER (CONTROLLER_PERIPHERAL = 1) has no effect Reset type: SYSRSn 0h (R/W) = SPIPTEn is active low (normal) 1h (R/W) = SPIPTE is active high (inverted)
0	TRIWIRE	R/W	0h	SPI 3-wire Mode Enable Reset type: SYSRSn 0h (R/W) = Normal 4-wire SPI mode. 1h (R/W) = 3-wire SPI mode enabled. The unused pin becomes a GPIO pin. In CONTROLLER mode, the SPIPICO pin becomes the SPICOC1 (CONTROLLER receive and transmit) pin and SPIPOC1 is free for non-SPI use. In PERIPHERAL mode, the SPIPOC1 pin becomes the SPIPIPO (PERIPHERAL receive and transmit) pin and SPIPICO is free for non-SPI use.

### 31.6.3 SPI Registers to Driverlib Functions

**Table 31-21. SPI Registers to Driverlib Functions**

File	Driverlib Function
<b>SPICCR</b>	
spi.c	SPI_setConfig
spi.c	SPI_clearInterruptStatus
spi.c	SPI_pollingNonFIFOTransaction
spi.c	SPI_pollingFIFOTransaction
spi.h	SPI_enableModule
spi.h	SPI_disableModule
spi.h	SPI_setcharLength
spi.h	SPI_enableLoopback
spi.h	SPI_disableLoopback
spi.h	SPI_enableHighSpeedMode
spi.h	SPI_disableHighSpeedMode
<b>SPICTL</b>	
spi.c	SPI_setConfig
spi.c	SPI_enableInterrupt
spi.c	SPI_disableInterrupt
spi.h	SPI_enableTalk
spi.h	SPI_disableTalk
<b>SPISTS</b>	
spi.c	SPI_getInterruptStatus
spi.c	SPI_clearInterruptStatus
spi.h	SPI_writeDataBlockingNonFIFO
spi.h	SPI_readDataBlockingNonFIFO
<b>SPIBRR</b>	
spi.c	SPI_setConfig
spi.c	SPI_setBaudRate
<b>SPIRXEMU</b>	

**Table 31-21. SPI Registers to Driverlib Functions (continued)**

File	Driverlib Function
spi.h	SPI_readRxEmulationBuffer
<b>SPIRXBUF</b>	
spi.h	SPI_readDataNonBlocking
spi.h	SPI_readDataBlockingFIFO
spi.h	SPI_readDataBlockingNonFIFO
<b>SPITXBUF</b>	
spi.h	SPI_writeDataNonBlocking
spi.h	SPI_writeDataBlockingFIFO
spi.h	SPI_writeDataBlockingNonFIFO
<b>SPIDAT</b>	
-	
<b>SPIFFTX</b>	
spi.c	SPI_enableInterrupt
spi.c	SPI_disableInterrupt
spi.c	SPI_getInterruptStatus
spi.c	SPI_clearInterruptStatus
spi.h	SPI_enableFIFO
spi.h	SPI_disableFIFO
spi.h	SPI_resetTxFIFO
spi.h	SPI_setFIFOInterruptLevel
spi.h	SPI_getFIFOInterruptLevel
spi.h	SPI_getTxFIFOStatus
spi.h	SPI_isBusy
spi.h	SPI_reset
<b>SPIFFRX</b>	
spi.c	SPI_enableInterrupt
spi.c	SPI_disableInterrupt
spi.c	SPI_getInterruptStatus
spi.c	SPI_clearInterruptStatus
spi.h	SPI_enableFIFO
spi.h	SPI_disableFIFO
spi.h	SPI_resetRxFIFO
spi.h	SPI_setFIFOInterruptLevel
spi.h	SPI_getFIFOInterruptLevel
spi.h	SPI_getRxFIFOStatus
<b>SPIFFCT</b>	
spi.h	SPI_setTxFifoTransmitDelay
<b>SPIPRI</b>	
spi.h	SPI_enableTriWire
spi.h	SPI_disableTriWire
spi.h	SPI_setPTESignalPolarity
spi.h	SPI_setEmulationMode

Chapter 32  
**Universal Serial Bus (USB) Controller**

---



This chapter discusses the features and functions of the universal serial bus (USB) controller.

<b>32.1 Introduction</b> .....	<b>4867</b>
<b>32.2 Functional Description</b> .....	<b>4870</b>
<b>32.3 Initialization and Configuration</b> .....	<b>4881</b>
<b>32.4 USB Global Interrupts</b> .....	<b>4882</b>
<b>32.5 Software</b> .....	<b>4882</b>
<b>32.6 USB Registers</b> .....	<b>4885</b>

## 32.1 Introduction

The USB controller operates as a full-speed function controller during point-to-point communications with the USB host. The controller complies with the USB 2.0 standard, which includes SUSPEND and RESUME signaling. The USB controller has thirty-two endpoints, one-half of them being for IN transactions and one-half of them being for OUT transactions. One IN and one OUT endpoint are fixed-function endpoints used for control transfers; the others are defined by firmware. A dynamically sizeable FIFO supports queuing multiple packets. Software-controlled connect and disconnect allow flexibility during USB device startup.

### 32.1.1 Features

The USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12Mbps) operation in host and device modes as well as low-speed (1.5Mbps) operation in host mode
- Integrated PHY
- Three transfer types: Control, Interrupt, and Bulk
- 32 endpoints
  - One dedicated control IN endpoint and one dedicated control OUT endpoint
  - Fifteen configurable IN endpoints and fifteen configurable OUT endpoints
- 4KB dedicated endpoint memory

### 32.1.2 USB Related Collateral

#### Foundational Materials

- [C2000 Academy - USB](#)
- [USB Precision Labs](#) (Video)

#### Expert Materials

- [High-Speed Interface Layout Guidelines Application Report](#)
- [USB Flash Programming of C2000 Microcontrollers Application Report](#)

### 32.1.3 Block Diagram

The USB block diagram is shown in Figure 32-1.




Figure 32-1. USB Block Diagram

#### 32.1.3.1 Signal Description

The USB controller requires a total of three signals (D+, D-, and  $V_{BUS}$ ) to operate in device mode and two signals (D+, D-) to operate in embedded host mode. Because of the differential signaling needed for USB, the D+ and D- pins have special buffers to support USB. As such, the position on the chip is not user-selectable. The D+ and D- pins at reset are, by default, GPIOs and must be configured before being used as USB function pins. Bits 10 and 11 in the GPIO B Analog Mode Select register (GPBAMSEL) must be set to choose the USB function. The signals USB bus voltage ( $V_{BUS}$ ), external power enable (EPEN), and power fault (PFLT) are not hardwired to any pin and some applications require these signals be implemented in software using a GPIO. Software that implements these signals is available in the USB software library.

#### 32.1.3.2 VBus Recommendations

Most applications do not need to monitor  $V_{BUS}$ . Because of this, a dedicated  $V_{BUS}$  monitoring pin was not included on this microcontroller. If you are designing a bus-powered device application or an embedded host application, you do not need to monitor  $V_{BUS}$ . If you are designing a self-powered device, you need to actively monitor the state of the  $V_{BUS}$  pin to make sure compliance with the USB specification. In Section 7.1.5 and Section 7.2.1 of the USB Specification Revision 2.0™:

- "The voltage source on the [speed identification] pull-up resistor must be derived from or controlled by the power supplied on the USB cable such that when  $V_{BUS}$  is removed, the pull-up resistor does not supply current on the data line to which it is attached.
- When  $V_{BUS}$  is removed, the device must remove power from the D+/D- pull-up resistor within 10 seconds.
- Later in the timing tables (Section 7.3.2) of the USB Specification 2.0, it is also stated that the D+/D- pull-up resistor must be applied within 100 ms of  $V_{BUS}$  reaching a valid level."

Meeting the above specification is easy because of the slow timing requirements. The hardware part of the  $V_{BUS}$  monitoring is discussed in this chapter. The corresponding software is discussed briefly, but for examples and an explanation, consult the USB software guide.

The pins of this microcontroller are not 5V tolerant, and because of this, the  $V_{BUS}$  signal cannot be directly connected to a GPIO pin. Directly connecting 5V to a pin of the microcontroller destroys the I/O buffer of the pin and possibly more of the chip. The most cost-effective way of making any pin capable of reading a 5V input is to use a series resistance in conjunction with the ESD diode clamps already present inside the device on every pin. Also, use a 100kohm series resistor between the  $V_{BUS}$  signal and the pin chosen to monitor the pin. A diagram of this setup is shown in [Figure 32-2](#).

In [Figure 32-2](#), if  $V_{BUS}$  is above 3.3V or below 0V, one of the ESD clamp diodes is forward-biased, allowing current to flow through the 100kohm resistor. The purpose of the diode clamps is to protect the pins of the microcontroller from very short over voltage spikes of a high magnitude. The diode clamps do this by clamping the voltage excursion to one of the supply rails. We are effectively requiring the ESD clamps to do the same thing the clamps were designed to do, but instead of a short high magnitude pulse, we are giving the clamps a long low magnitude static value using the 100kohm resistor.

Any pin that has digital input and output functionality can potentially be used to monitor  $V_{BUS}$ , but the use of an interrupt-capable GPIO is recommended. A pin that does not have external interrupt capability can also be used, but the input state of the pin must be polled periodically by the application software to make sure appropriate action is taken whenever  $V_{BUS}$  is applied or removed. If an interrupt-capable GPIO is chosen, the GPIO can be configured to generate an interrupt on both the rising and falling edge. More information on external interrupts can be found in the *System Control and Interrupts* chapter. Example code that implements  $V_{BUS}$  monitoring using external interrupts and takes the appropriate actions is documented in the USB Software Guide and can be found in the associated USB software package.




Figure 32-2. USB Scheme



## 32.2 Functional Description

The USB controller can be configured to act as either a dedicated host or device. However, when the USB controller is acting as a self-powered device, a GPIO input or analog comparator input must be connected to  $V_{BUS}$  and configured to generate an interrupt when the  $V_{BUS}$  level drops. This interrupt is used to disable the pullup resistor on the USB0DP signal.

---

### Note

When a USB is used in the system, the minimum system frequency is 30MHz.

---

### 32.2.1 Operation as a Device

This section describes how the USB controller performs when the USB controller is being used as a USB device. IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and recognition of start of frame (SOF) are all described.

When in device mode, IN transactions are controlled by the endpoint transmit interface and uses the transmit endpoint registers for the given endpoint. OUT transactions are handled with the endpoints receive interface and use the receive endpoint registers for the given endpoint. When configuring the size of the FIFOs for endpoints, take into account the maximum packet size for an endpoint. Note the following:

- Bulk endpoints must be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt endpoints must be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- It is also possible to specify a separate control endpoint for a USB device. However, in most cases the USB device must use the dedicated control endpoint on the USB controller's endpoint 0.

#### 32.2.1.1 Control and Configurable Endpoints

When operating as a device, the USB controller provides two dedicated control endpoints (IN and OUT). The remaining available configurable endpoints (one-half IN and one-half OUT) can be used for communications with a host controller. The endpoint number and direction associated with an endpoint is directly related to the register designation. For example, when the Host is transmitting to endpoint 1, all configuration and data is in the endpoint 1 transmit register interface. Endpoint 0 is a dedicated control endpoint used for all control transactions to endpoint 0 during enumeration or when any other control requests are made to endpoint 0. Endpoint 0 uses the first 64 bytes of the USB controller's FIFO RAM as a shared memory for both IN and OUT transactions. The remaining six endpoints can be configured as control, bulk, or interrupt endpoints. The six endpoints can be treated as three configurable IN and three configurable OUT endpoints. The endpoint pairs are not required to have the same type for the IN and OUT endpoint configuration. For example, the OUT portion of an endpoint pair can be a bulk endpoint, while the IN portion of that endpoint pair can be an interrupt endpoint. The address and size of the FIFOs attached to each endpoint can be modified to fit the application's needs.

### 32.2.1.1.1 IN Transactions as a Device

When operating as a USB device, data for IN transactions is handled through the FIFOs attached to the transmit endpoints. The sizes of the FIFOs for the configurable IN endpoints are determined by the USB Transmit FIFO Start Address (USBTXFIFOADD) register. The maximum size of a data packet that can be placed in a transmit endpoint's FIFO for transmission is programmable and is determined by the value written to the USB Maximum Transmit Data Endpoint n (USBTXMAXPn) register for that endpoint. The endpoint's FIFO can also be configured to use double-packet or single-packet buffering. When double-packet buffering is enabled, two data packets can be buffered in the FIFO, which also requires that the FIFO is at least two packets in size. When double-packet buffering is disabled, only one packet can be buffered, even if the packet size is less than half the FIFO size.

---

#### Note

The maximum packet size set for any endpoint must not exceed the FIFO size. The USBTXMAXPn register cannot be written to while data is in the FIFO as unexpected results can occur.

---

### Single-Packet Buffering

If the size of the transmit endpoint's FIFO is less than twice the maximum packet size for this endpoint (as set in the USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ) register), only one packet can be buffered in the FIFO and single-packet buffering is required. When each packet is completely loaded into the transmit FIFO, the TXRDY bit in the USB Transmit Control and Status Endpoint n Low (USBTXCSRLn) register must be set. If the AUTOSET bit in the USB Transmit Control and Status Endpoint n High (USBTXCSRHn) register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, the TXRDY bit must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. When the packet has been successfully sent, both TXRDY and FIFONE are cleared, and the appropriate transmit endpoint interrupt signaled. At this point, the next packet can be loaded into the FIFO.

### Double-Packet Buffering

If the size of the transmit endpoint's FIFO is at least twice the maximum packet size for this endpoint, two packets can be buffered in the FIFO and double-packet buffering is allowed. As each packet is loaded into the transmit FIFO, the TXRDY bit in the USBTXCSRLn register must be set. If the AUTOSET bit in the USBTXCSRHn register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, TXRDY must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. After the first packet is loaded, TXRDY is immediately cleared and an interrupt is generated. A second packet can now be loaded into the transmit FIFO and TXRDY set again (either manually or automatically if the packet is the maximum size). At this point, both packets are ready to be sent. After each packet has been successfully sent, TXRDY is automatically cleared and the appropriate transmit endpoint interrupt signaled to indicate that another packet can now be loaded into the transmit FIFO. The state of the FIFONE bit in the USBTXCSRLn register at this point indicates how many packets can be loaded. If the FIFONE bit is set, then another packet is in the FIFO and only one more packet can be loaded. If the FIFONE bit is clear, then no packets are in the FIFO and two more packets can be loaded.

---

#### Note

Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS) register. This bit is set by default, so the bit must be cleared to enable double-packet buffering.

---

### 32.2.1.1.2 Out Transactions as a Device

When in device mode, OUT transactions are handled through the USB controller receive FIFOs. The sizes of the receive FIFOs for the configurable OUT endpoints are determined by the USB Receive FIFO Start Address (USBRXFIFOADD) register. The maximum amount of data received by an endpoint in any packet is determined by the value written to the USB Maximum Receive Data Endpoint n (USBRXMAXPn) register for that endpoint. When double-packet buffering is enabled, two data packets can be buffered in the FIFO. When double-packet buffering is disabled, only one packet can be buffered even if the packet is less than half the FIFO size.

---

#### Note

In all cases, the maximum packet size must not exceed the FIFO size.

---

### Single-Packet Buffering

If the size of the receive endpoint FIFO is less than twice the maximum packet size for an endpoint, only one data packet can be buffered in the FIFO and single-packet buffering is required. When a packet is received and placed in the receive FIFO, the RXRDY and FULL bits in the USB Receive Control and Status Endpoint n Low (USBRXCSRL[n]) register are set and the appropriate receive endpoint is signaled, indicating that a packet can now be unloaded from the FIFO. After the packet has been unloaded, the RXRDY bit must be cleared to allow further packets to be received. This action also generates the acknowledge signaling to the Host controller. If the AUTOCL bit in the USB Receive Control and Status Endpoint n High (USBRXCSRH[n]) register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY and FULL bits are cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually.

### Double-Packet Buffering

If the size of the receive endpoint FIFO is at least twice the maximum packet size for the endpoint, two data packets can be buffered and double-packet buffering can be used. When the first packet is received and loaded into the receive FIFO, the RXRDY bit in the USBRXCSRL[n] register is set and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

---

#### Note

The FULL bit in USBRXCSRL[n] is not set when the first packet is received. The FULL bit is only set if a second packet is received and loaded into the receive FIFO.

---

After each packet has been unloaded, the RXRDY bit must be cleared to allow further packets to be received. If the AUTOCL bit in the USBRXCSRH[n] register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY bit is cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually. If the FULL bit is set when RXRDY is cleared, the USB controller first clears the FULL bit, then sets RXRDY again to indicate that there is another packet waiting in the FIFO to be unloaded.

---

#### Note

Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS) register. This bit is set by default, so the bit must be cleared to enable double-packet buffering.

---

### 32.2.1.1.3 Scheduling

The device has no control over the scheduling of transactions as scheduling is determined by the Host controller. The USB controller can set up a transaction at any time. The USB controller waits for the request from the Host controller and generates an interrupt when the transaction is complete or if the transaction was terminated due to some error. If the Host controller makes a request and the device controller is not ready, the USB controller sends a busy response (NAK) to all requests until the USB controller is ready.

### 32.2.1.1.4 Additional Actions

The USB controller responds automatically to certain conditions on the USB bus or actions by the Host controller such as when the USB controller automatically stalls a control transfer or unexpected zero length OUT data packets.

#### Stalled Control Transfer

The USB controller automatically issues a STALL handshake to a control transfer under the following conditions:

1. The Host sends more data during an OUT data phase of a control transfer than was specified in the device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an OUT token (instead of an IN token) after the last OUT packet has been unloaded and the DATAEND bit in the USB Control and Status Endpoint 0 Low (USBCSRL0) register has been set.
2. The Host requests more data during an IN data phase of a control transfer than was specified in the device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an IN token (instead of an OUT token) after the CPU has cleared TXRDY and set DATAEND in response to the ACK issued by the Host to what must have been the last packet.
3. The Host sends more than USBRXMAXPn bytes of data with an OUT data token.
4. The Host sends more than a zero length data packet for the OUT STATUS phase.

#### Zero Length OUT Data Packets

A zero-length OUT data packet is used to indicate the end of a control transfer. In normal operation, such packets must only be received after the entire length of the device request has been transferred. However, if the Host sends a zero-length OUT data packet before the entire length of device request has been transferred, the Host is signaling the premature end of the transfer. In this case, the USB controller automatically flushes any IN token ready for the data phase from the FIFO and sets the DATAEND bit in the USBCSRL0 register.

#### Setting the Device Address

When a Host is attempting to enumerate the USB device, the Host requests that the device change the address from zero to some other value. The address is changed by writing the value that the Host requested to the USB Device Functional Address (USBFADDR) register. However, care must be taken when writing to USBFADDR to avoid changing the address before the transaction is complete. This register must only be set after the SET\_ADDRESS command is complete. Like all control transactions, the transaction is only complete after the device has left the STATUS phase. In the case of a SET\_ADDRESS command, the transaction is completed by responding to the IN request from the Host with a zero-byte packet. Once the device has responded to the IN request, the USBFADDR register must be programmed to the new value as soon as possible to avoid missing any new commands sent to the new address.

---

#### Note

If the USBFADDR register is set to the new value as soon as the device receives the OUT transaction with the SET\_ADDRESS command in the packet, it changes the address during the control transfer. In this case, the device does not receive the IN request that allows the USB transaction to exit the STATUS phase of the control transfer because it is sent to the old address. As a result, the Host does not get a response to the IN request, and the Host fails to enumerate the device.

---

### 32.2.1.1.5 Device Mode Suspend

When no activity has occurred on the USB bus for 3ms, the USB controller automatically enters SUSPEND mode. If the SUSPEND interrupt has been enabled in the USB Interrupt Enable (USBIE) register, an interrupt is generated at this time. When in SUSPEND mode, the PHY also goes into SUSPEND mode. When RESUME signaling is detected, the USB controller exits SUSPEND mode and takes the PHY out of SUSPEND. If the RESUME interrupt is enabled, an interrupt is generated. The USB controller can also be forced to exit SUSPEND mode by setting the RESUME bit in the USB Power (USBPOWER) register. When this bit is set, the USB controller exits SUSPEND mode and drives RESUME signaling onto the bus. The RESUME bit must be cleared after 10ms (a maximum of 15ms) to end RESUME signaling. To meet USB power requirements, the controller can be put into Deep Sleep mode that keeps the controller in a static state.

### 32.2.1.1.6 Start of Frame

When the USB controller is operating in device mode, the USB receives a Start-Of-Frame (SOF) packet from the Host once every millisecond. When the SOF packet is received, the 11-bit frame number contained in the packet is written into the USB Frame Value (USBFRAME) register, and an SOF interrupt is also signaled and can be handled by the application. Once the USB controller has started to receive SOF packets, the USB expects one every millisecond. If no SOF packet is received after 1.00358ms, the packet is assumed to have been lost, and the USBFRAME register is not updated. The USB controller continues and resynchronizes these pulses to the received SOF packets when these packets are successfully received again.

### 32.2.1.1.7 USB Reset

When the USB controller is in device mode and a RESET condition is detected on the USB bus, the USB controller automatically performs the following actions:

- Clears the USBFADDR register
- Clears the USB Endpoint Index (USBEPIDX) register
- Flushes all endpoint FIFOs
- Clears all control/status registers
- Enables all endpoint interrupts
- Generates a RESET interrupt

### 32.2.1.1.8 Connect/Disconnect

The USB controller connection to the USB bus is handled by software. The USB PHY can be switched between normal mode and non-driving mode by setting or clearing the SOFTCONN bit of the USBPOWER register. When the SOFTCONN bit is set, the PHY is placed in the normal mode, and the USB0DP/USB0DM lines of the USB bus are enabled. At the same time, the USB controller is placed into a state that does not respond to any USB signaling except a USB RESET. When the SOFTCONN bit is cleared, the PHY is put into non-driving mode, USB0DP and USB0DM are tristated, and the USB controller appears to other devices on the USB bus as if the USB controller has been disconnected. The non-driving mode is the default so the USB controller appears disconnected until the SOFTCONN bit has been set. The application software can then choose when to set the PHY into the normal mode. Systems with a lengthy initialization procedure can use this to make sure that initialization is complete, and the system is ready to perform enumeration before connecting to the USB bus. Once the SOFTCONN bit has been set, the USB controller can be disconnected by clearing this bit.

---

#### Note

The USB controller does not generate an interrupt when the device is connected to the Host. However, an interrupt is generated when the Host terminates a session.

---

### 32.2.2 Operation as a Host

When the USB controller is operating in Host mode, the USB controller can either be used for point-to-point communications with another USB device or, when attached to a hub, for communication with multiple devices. Full-speed and low-speed USB devices are supported, both for point-to-point communication and for operation through a hub. The USB controller automatically carries out the necessary transaction translation needed to allow a low-speed or full-speed device to be used with a USB 2.0 hub. Control, bulk, and interrupt transactions are supported. This section describes the USB controller's actions when the USB controller is being used as a USB Host. Configuration of IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and RESET are all described.

When in Host mode, IN transactions are controlled by an endpoint's receive interface. All IN transactions use the receive endpoint registers and all OUT endpoints use the transmit endpoint registers for a given endpoint. As in device mode, the FIFOs for endpoints must take into account the maximum packet size for an endpoint.

- Bulk endpoints must be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt endpoints must be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- It is also possible to specify a separate control endpoint to communicate with a device. However, in most cases the USB controller must use the dedicated control endpoint to communicate with a device's endpoint 0.

#### 32.2.2.1 Endpoint Registers

The endpoint registers are used to control the USB endpoint interfaces which communicate with devices that are connected. The endpoints consist of a dedicated control IN endpoint and a dedicated control OUT endpoint. The remaining available endpoints are configurable, with one-half of them being OUT endpoints, and one-half of them being IN endpoints. See [Section 32.1.1](#) for the number of available endpoints on this device.

The dedicated control interface can only be used for control transactions to endpoint 0 of devices. These control transactions are used during enumeration or other control functions that communicate using endpoint 0 of devices. This control endpoint shares the first 64 bytes of the USB controller's FIFO RAM for IN and OUT transactions. The remaining IN and OUT interfaces can be configured to communicate with control, bulk, or interrupt endpoints.

These USB interfaces can be used to simultaneously schedule as many as 15 independent OUT and 15 independent IN transactions to any endpoints on any device. The IN and OUT controls are paired together in the same set of registers for the respective endpoints. However, the IN and OUT controls can be configured to communicate with different types of endpoints and different endpoints on devices. For example, the first pair of endpoint controls can be split so that the OUT portion is communicating with a device's bulk OUT endpoint 1, while the IN portion is communicating with a device's interrupt IN endpoint 2.

Before accessing any device, whether for point-to-point communications or for communications using a hub, the relevant USB Receive Functional Address Endpoint  $n$  (USB<sub>RX</sub>FUNCADDR<sub>n</sub>) or USB Transmit Functional Address Endpoint  $n$  (USB<sub>TX</sub>FUNCADDR<sub>n</sub>) registers must be set for each receive or transmit endpoint to record the address of the device being accessed.

The USB controller also supports connections to devices through a USB hub by providing a register that specifies the hub address and port of each USB transfer. The FIFO address and size are customizable and can be specified for each USB IN and OUT transfer. Customization includes allowing one FIFO per transaction, sharing a FIFO across transactions, and allowing for double-buffered FIFOs.



### 32.2.2.2 IN Transactions as a Host

IN transactions are handled in a similar manner to the way in which OUT transactions are handled when the USB controller is in device mode except that the transaction first must be initiated by setting the REQPKT bit in the USBCSRL0 register, indicating to the transaction scheduler that there is an active transaction on this endpoint. The transaction scheduler then sends an IN token to the target device. When the packet is received and placed in the receive FIFO, the RXRDY bit in the USBCSRL0 register is set, and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

When the packet has been unloaded, RXRDY must be cleared. The AUTOCL bit in the USBRXCSRHn register can be used to have RXRDY automatically cleared when a maximum-sized packet has been unloaded from the FIFO. The AUTORQ bit in USBRXCSRHn causes the REQPKT bit to be automatically set when the RXRDY bit is cleared. When the RXRDY bit is cleared, the controller sends an acknowledge to the device. When there is a known number of packets to be transferred, the USB Request Packet Count in Block Transfer Endpoint n (USBRQPKTCOUNTn) register associated with the endpoint must be configured to the number of packets to be transferred. The USB controller decrements the value in the USBRQPKTCOUNTn register following each request. When the USBRQPKTCOUNTn value decrements to 0, the AUTORQ bit is cleared to prevent any further transactions being attempted. For cases where the size of the transfer is unknown, USBRQPKTCOUNTn must be cleared. AUTORQ then remains set until cleared by the reception of a short packet (that is, less than the MAXLOAD value in the USBRXMAXPn register) such as can occur at the end of a bulk transfer.

If the device responds to a bulk or interrupt IN token with a NAK, the USB Host controller keeps retrying the transaction until any NAK Limit that has been set has been reached. If the target device responds with a STALL, however, the USB Host controller does not retry the transaction but sets the STALLED bit in the USBCSRL0 register. If the target device does not respond to the IN token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target device has still not responded, the USB Host controller clears the REQPKT bit and sets the ERROR bit in the USBCSRL0 register.

### 32.2.2.3 OUT Transactions as a Host

OUT transactions are handled in a similar manner to the way in which IN transactions are handled when the USB controller is in device mode. The TXRDY bit in the USBTXCSRLn register must be set as each packet is loaded into the transmit FIFO. Again, setting the AUTOSET bit in the USBTXCSRHn register automatically sets TXRDY when a maximum-sized packet has been loaded into the FIFO.

If the target device responds to the OUT token with a NAK, the USB Host controller keeps retrying the transaction until the NAK Limit that has been set has been reached. However, if the target device responds with a STALL, the USB controller does not retry the transaction but interrupts the main processor by setting the STALLED bit in the USBTXCSRLn register. If the target device does not respond to the OUT token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target device has still not responded, the USB controller flushes the FIFO and sets the ERROR bit in the USBTXCSRLn register.

#### 32.2.2.4 Transaction Scheduling

Scheduling of transactions is handled automatically by the USB Host controller. The Host controller allows configuration of the endpoint communication scheduling based on the type of endpoint transaction. Interrupt transactions can be scheduled to occur in the range of every frame to every 255 frames in 1 frame increments. Bulk endpoints do not allow scheduling parameters, but do allow for a NAK timeout in the event an endpoint on a device is not responding.

The USB controller maintains a frame counter. If the target device is a full-speed device, the USB controller automatically sends an SOF packet at the start of each frame and increments the frame counter. If the target device is a low-speed device, a K state is transmitted on the bus to act as a keep-alive to stop the low-speed device from going into SUSPEND mode.

After the SOF packet has been transmitted, the USB Host controller cycles through all the configured endpoints looking for active transactions. An active transaction is defined as a receive endpoint for which the REQPKT bit is set or a transmit endpoint for which the TXRDY bit and/or the FIFONE bit is set.

An interrupt transaction is started if the transaction is found on the first scheduler cycle of a frame and if the interval counter for that endpoint has counted down to zero. As a result, only one interrupt transaction occurs per endpoint every  $n$  frames, where  $n$  is the interval set using the USB Host Transmit Interval Endpoint  $n$  (USBTXINTERVAL[ $n$ ]) or USB Host Receive Interval Endpoint  $n$  (USBRXINTERVAL[ $n$ ]) register for that endpoint.

An active bulk transaction starts immediately, provided sufficient time is left in the frame to complete the transaction before the next SOF packet is due. If the transaction must be retried (for example, because a NAK was received or the target device did not respond), then the transaction is not retried until the transaction scheduler has first checked all the other endpoints for active transactions. This process makes sure that an endpoint that is sending a lot of NAKs does not block other transactions on the bus. The controller also allows the user to specify a limit to the length of time for NAKs to be received from a target device before the endpoint times out.



### 32.2.2.5 USB Hubs

The following setup requirements apply to the USB Host controller only if it is used with a USB hub. When a full- or low-speed device is connected to the USB controller using a USB 2.0 hub, details of the hub address and the hub port also must be recorded in the corresponding USB Receive Hub Address Endpoint  $n$  (USBRXHUBADDR $n$ ) and USB Receive Hub Port Endpoint  $n$  (USBRXHUBPORT $n$ ) or the USB Transmit Hub Address Endpoint  $n$  (USBTXHUBADDR $n$ ) and USB Transmit Hub Port Endpoint  $n$  (USBTXHUBPORT $n$ ) registers. In addition, the speed at which the device operates (full or low) must be recorded in the USB Type Endpoint 0 (USBTYP0) (endpoint 0), USB Host Configure Transmit Type Endpoint  $n$  (USBTXTYPE $n$ ), or USB Host Configure Receive Type Endpoint  $n$  (USBRXTYPE $n$ ) registers for each endpoint that is accessed by the device.

For hub communications, the settings in these registers record the current allocation of the endpoints to the attached USB devices. To maximize the number of devices supported, the USB Host controller allows this allocation to be changed dynamically by simply updating the address and speed information recorded in these registers. Any changes in the allocation of endpoints to device functions must be made following the completion of any on-going transactions on the endpoints affected.

### 32.2.2.6 Babble

The USB Host controller does not start a transaction until the bus has been inactive for at least the minimum inter-packet delay. The controller also does not start a transaction unless it can be finished before the end of the frame. If the bus is still active at the end of a frame, then the USB Host controller assumes that the target device to which it is connected has malfunctioned, and the USB controller suspends all transactions and generates a babble interrupt.

### 32.2.2.7 Host SUSPEND

If the SUSPEND bit in the USBPOWER register is set, the USB Host controller completes the current transaction then stops the transaction scheduler and frame counter. No further transactions are started and no SOF packets are generated.

To exit SUSPEND mode, set the RESUME bit and clear the SUSPEND bit. While the RESUME bit is set, the USB Host controller generates RESUME signaling on the bus. After 20ms, the RESUME bit must be cleared, at which point the frame counter and transaction scheduler start. The Host supports the detection of a remote wake-up.

### 32.2.2.8 USB RESET

If the RESET bit in the USBPOWER register is set, the USB Host controller generates USB RESET signaling on the bus. The RESET bit must be set for at least 20ms to make sure of correct resetting of the target device. After the CPU has cleared the bit, the USB Host controller starts the frame counter and transaction scheduler.

### 32.2.2.9 Connect/Disconnect

A session is started by setting the SESSION bit in the USB device Control (USBDEVCTL) register, enabling the USB controller to wait for a device to be connected. When a device is detected, a connect interrupt is generated. The speed of the device that has been connected can be determined by reading the USBDEVCTL register where the FSDEV bit is set for a full-speed device, and the LSDEV bit is set for a low-speed device. The USB controller must generate a RESET to the device, and then the USB Host controller can begin device enumeration. If the device is disconnected while a session is in progress, a disconnect interrupt is generated.

### 32.2.3 DMA Operation

The USB module DMA trigger signals are not supported on this device. The DMA controller can be used to read and write the USB FIFOs using software triggering. See the *Direct Memory Access (DMA)* chapter for more details about programming the DMA controller. See the *USB DMA Event Trigger* advisory in the device errata for more information.

### 32.2.4 Address/Data Bus Bridge

This USB controller was originally designed to connect to an ARM AHB bus, but has been modified to function with the C28x device bus architecture. The modifications made are largely invisible to the user application, but there are some things to note.

- The USB memory space is 8 bits wide, while the C28x memory space is 16 bits wide.
- 32- and 16-bit accesses (r/w) are completely transparent to the user application code, no changes need be made.
- The C28x core only supports 8 bit accesses through a byte intrinsic type. This can be used to perform 8 bit reads or writes to the USB controller.
  - `int &__byte(int *array, unsigned int byte_index);`
  - `*array = ptr to address to access, byte_index = always 0 (for USB)`  
See [Table 32-1](#) for example.
  - See the [TMS320C28x Optimizing C/C++ Compiler User's Guide](#) and the [TMS320C28x Assembly Language Tools User's Guide](#)
- Because of the bridge, the memory view of the USB controller memory space in CCS is not a 1:1 representation of what is in the controller
  - When the view mode is
    - 32 bit or 16 bit, even address are effectively duplicated, ignore odd addresses.
    - 8 bit, even addresses from within the controller are duplicated into odd address in the view window; odd addresses from within the controller are not displayed.  
See [Table 32-2](#) for example.

**Table 32-1. USB Memory Access from Software**

USB Controller Memory			C28x 8 Bit	
Address	Register Name	Data	Access	Data
0x00	FADDR	0x00	__byte((int *)0x00,0)	0x0000
0x01	POWER	0x11	__byte((int *)0x01,0)	0x0011
0x02	TXIS (LSB)	0x22	__byte((int *)0x02,0)	0x0022
0x03	TXIS (MSB)	0x33	__byte((int *)0x03,0)	0x0033
0x04	RXIS (LSB)	0x44	__byte((int *)0x04,0)	0x0044
0x05	RXIS (MSB)	0x55	__byte((int *)0x05,0)	0x0055
0x06	TXIE (LSB)	0x66	__byte((int *)0x06,0)	0x0066
0x07	TXIE (MSB)	0x77	__byte((int *)0x07,0)	0x0077
0x08	RXIE (LSB)	0x88	__byte((int *)0x08,0)	0x0088
0x09	RXIE (MSB)	0x99	__byte((int *)0x09,0)	0x0099
0x0A	USBIS	0xAA	__byte((int *)0x0A,0)	0x00AA
0x0B	USBIE	0xBB	__byte((int *)0x0B,0)	0x00BB
0x0C	FRAME (LSB)	0xCC	__byte((int *)0x0C,0)	0x00CC
0x0D	FRAME (MSB)	0xDD	__byte((int *)0x0D,0)	0x00DD
0x0E	EPIDX	0xEE	__byte((int *)0x0E,0)	0x00EE
0x0F	TEST	0xFF	__byte((int *)0x0F,0)	0x00FF
C28x 16 Bit		C28x 32 Bit		
Access	Data		Access	Data
*((short *)0x00))	0x1100		*((long *)0x00))	0x33221100
*((short *)0x01))	0x1100		*((long *)0x01))	0x33221100
*((short *)0x02))	0x3322		*((long *)0x02))	0x33221100
*((short *)0x03))	0x3322		*((long *)0x03))	0x33221100
*((short *)0x04))	0x5544		*((long *)0x04))	0x77665544
*((short *)0x05))	0x5544		*((long *)0x05))	0x77665544
*((short *)0x06))	0x7766		*((long *)0x06))	0x77665544
*((short *)0x07))	0x7766		*((long *)0x07))	0x77665544
*((short *)0x08))	0x9988		*((long *)0x08))	0xBBA9988
*((short *)0x09))	0x9988		*((long *)0x09))	0xBBA9988
*((short *)0x0A))	0xBBAA		*((long *)0x0A))	0xBBA9988
*((short *)0x0B))	0xBBAA		*((long *)0x0B))	0xBBA9988
*((short *)0x0C))	0xDDCC		*((long *)0x0C))	0xFFEEDDCC
*((short *)0x0D))	0xDDCC		*((long *)0x0D))	0xFFEEDDCC
*((short *)0x0E))	0xFFEE		*((long *)0x0E))	0xFFEEDDCC
*((short *)0x0F))	0xFFEE		*((long *)0x0F))	0xFFEEDDCC

**Table 32-2. USB Memory Access from CCS IDE**

CCS 8 Bit		CCS 16 Bit		CCS 32 Bit	
Address	Displayed Data	Address	Displayed Data	Address	Displayed Data
0x00	0x00	0x00	0x1100	0x00	0x11001100
0x01	0x00	0x01	0x1100	0x02	0x33223322
0x02	0x22	0x02	0x3322	0x04	0x55445544
0x03	0x22	0x03	0x3322	0x06	0x77667766
0x04	0x44	0x04	0x5544	0x08	0x99889988
0x05	0x44	0x05	0x5544	0x0A	0xBBAABBAA
0x06	0x66	0x06	0x7766	0x0C	0xDDCCDDCC
0x07	0x66	0x07	0x7766	0x0E	0xFFEEFFEE
0x08	0x88	0x08	0x9988		
0x09	0x88	0x09	0x9988		
0x0A	0xAA	0x0A	0xBBAA		
0x0B	0xAA	0x0B	0xBBAA		
0x0C	0xCC	0x0C	0xDDCC		
0x0D	0xCC	0x0D	0xDDCC		
0x0E	0xEE	0x0E	0xFFEE		
0x0F	0xEE	0x0F	0xFFEE		

### 32.3 Initialization and Configuration

To use the USB controller, the peripheral clock must be enabled using the System Control module PCLKCR11 register. In addition, the USB PHY signals must be connected to the respective pins using the GPIO module GPBAMSEL register. Set bits 10 and 11 for USB0DM (GPIO42) and USB0DP (GPIO43).

Set up the auxiliary PLL so a 60MHz output clock is provided to the USB module. This fixed frequency is required for all USB operations. See the *System Control and Interrupts* chapter for more details.

In host mode, the USB controller is responsible for supplying power to the bus. To avoid incorrectly supplying voltage to the bus, the external power control signal, USB0EPEN, must be kept inactive on start-up. This can be done by connecting the USB0EPEN and USB0PFLT pins to the USB controller as soon as possible.

#### 32.3.1 Pin Configuration

To give more flexibility, the signals External Power Enable (EPEN) and Power Fault (PFLT) were not implemented in hardware and the user must implement these signals in software. Examples of how to implement these signals in software can be found in the [USB Software Guide](#) located in C2000Ware in the \libraries\communications\usb\ directory.

When using the device controller portion of the USB controller in a system that also provides host functionality, the power to  $V_{BUS}$  must be disabled to allow the external host controller to supply power. Usually, the EPEN signal is used to control the external regulator and must be negated to avoid having two devices driving the  $V_{BUS}$  power pin on the USB connector.

When the USB controller is acting as a host, the USB controller is in control of two signals that are attached to an external voltage supply that provides power to  $V_{BUS}$ . The Host controller uses the EPEN signal to enable or disable power to the  $V_{BUS}$  pin on the USB connector. An input pin, PFLT, provides feedback when there has been a power fault on  $V_{BUS}$ . The PFLT signal can be configured to either automatically negate the EPEN signal to disable power, or the PFLT signal can generate an interrupt to the interrupt controller to allow software to handle the power fault condition. The polarity and actions related to both EPEN and PFLT are fully configurable in the USB controller. The controller also provides interrupts on device insertion and removal to allow the Host controller code to respond to these external events.

### 32.3.2 Endpoint Configuration

To start communication in Host or device mode, the endpoint registers must first be configured. In Host mode, this configuration establishes a connection between an endpoint register and an endpoint on a device. In device mode, an endpoint must be configured before enumerating to the Host controller.

In both cases, the endpoint 0 configuration is limited because the endpoint is a fixed-function, fixed-FIFO-size endpoint. In device and Host modes, the endpoint requires little setup but does require a software-based state machine to progress through the setup, data, and status phases of a standard control transaction. In device mode, the configuration of the remaining endpoints is done once before enumerating and then only changed if an alternate configuration is selected by the Host controller. In Host mode, the endpoints must be configured to operate as control, bulk, or interrupt mode. Once the type of endpoint is configured, a FIFO area must be assigned to each endpoint. In the case of bulk, control and interrupt endpoints, each has a maximum of 64 bytes per transaction. The maximum packet size for the given endpoint must be set prior to sending or receiving data.

Configuring each endpoint's FIFO involves reserving a portion of the overall USB FIFO RAM to each endpoint. The total FIFO RAM available is 4 Kbytes with the first 64 bytes reserved for endpoint 0. The endpoint's FIFO must be at least as large as the maximum packet size. The FIFO can also be configured as a double-buffered FIFO so that interrupts occur at the end of each packet and allow filling the other half of the FIFO.

If operating as a device, the USB device controller's soft connect must be enabled when the device is ready to start communications, indicating to the host controller that the device is ready to start the enumeration process. If operating as a Host controller, the device soft connect must be disabled and power must be provided to  $V_{BUS}$  using the USB0EPEN signal.

## 32.4 USB Global Interrupts

Global interrupt enable, flag, and clear registers have been added to make sure that no interrupt is missed. The USB interrupt can be enabled or blocked using the INTEN bit. The INTFLG bit indicates whether an interrupt has occurred or not. Finally, the INTFLGCLR bit clears the INTFLG when a value of 1 is written to the field.

## 32.5 Software

### 32.5.1 USB Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/usb

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 32.5.1.1 USB CDC serial example

FILE: usb\_ex1\_dev\_serial.c

This example application turns the evaluation kit into a virtual serial port when connected to the USB host system. The application supports the USB Communication Device Class, Abstract Control Model to redirect SCIA traffic to and from the USB host system.

Connect USB cables from your PC to both the mini and microUSB connectors on the controlCARD. Figure out what COM ports your controlCARD is enumerating (typically done using Device Manager in Windows) and open a serial terminal to each of with the settings 115200 Baud 8-N-1. Characters typed in one terminal should be echoed in the other and vice versa.

A driver information (INF) file for use with Windows XP, Windows 7 and Windows 10 can be found in the windows\_drivers directory.

#### 32.5.1.2 USB HID Mouse Device

FILE: usb\_ex2\_dev\_mouse.c

This example application turns the evaluation board into a USB mouse supporting the Human Interface Device class. After loading and running the example simply connect the PC to the controlCARDs microUSB port using a USB cable, and the mouse pointer will move in a square pattern for the duration of the time it is plugged in.

SCIA, connected to the FTDI virtual COM port and running at 115200, 8-N-1, is used to display messages from this application.

### 32.5.1.3 USB Device Keyboard

FILE: `usb_ex3_dev_keyboard.c`

This example application turns the evaluation board into a USB keyboard supporting the Human Interface Device class. The global variable `ui32Button` should be modified to wake up the USB. Care should be taken to ensure that the active window can safely receive the text; enter is not pressed at any point so no actions are attempted by the host if a terminal window is used.

The device implemented by this application also supports USB remote wake up allowing it to request the host to reactivate a suspended bus. If the bus is suspended (as indicated on the application display), updating `ui32Button` will request a remote wakeup assuming the host has not specifically disabled such requests.

To run the example compile the project, load to the target, and run the example. After the example is running, connect a USB cable from the PC to the microUSB port on the controlCARD. Modify `ui32Button` value in the expressions window and then focus should be on the window so that we can receive keyboard input (i.e. NotePad).

### 32.5.1.4 USB Generic Bulk Device

FILE: `usb_ex4_dev_bulk.c`

This example provides a generic USB device offering simple bulk data transfer to and from the host. The device uses a vendor-specific class ID and supports a single bulk IN endpoint and a single bulk OUT endpoint. Data received from the host is assumed to be ASCII text and it is echoed back with the case of all alphabetic characters swapped.

SCIA, connected to the FTDI virtual COM port and running at 115200, 8-N-1, is used to display messages from this application.

A Windows INF file for the device is provided under the windows drivers directory. This INF contains information required to install the WinUSB subsystem on WindowsXP, Windows 7 and Windows 10. WinUSB is a Windows subsystem allowing user mode applications to access the USB device without the need for a vendor-specific kernel mode driver.

A sample Windows command-line application, `usb_bulk_example`, illustrating how to connect to and communicate with the bulk device is also provided. Project files are included to allow the examples to be built using Microsoft VisualStudio. Source code for this application can be found in directory `~/C2000Ware/utilities/tools/{Device}/usb_bulk_example/Release`

### 32.5.1.5 USB HID Mouse Host

FILE: `usb_ex5_host_mouse.c`

This application demonstrates the handling of a USB mouse attached to the evaluation kit. Once attached, the position of the mouse pointer and the state of the mouse buttons are output to the display.

SCIA, which is connected to the FTDI virtual serial port on the controlCARD board, is configured for 115200 bits per second, and 8-N-1 mode. When a HID compliant mouse is connected to the microUSB port on the top of the controlCARD, position and button information will be displayed to the console.

### 32.5.1.6 USB HID Keyboard Host

FILE: `usb_ex6_host_keyboard.c`

This example application demonstrates how to support a USB keyboard attached to the evaluation kit board. The display will show if a keyboard is currently connected and the current state of the Caps Lock key on the keyboard that is connected on the bottom status area of the screen. Pressing any keys on the keyboard will cause them to be sent out the SCI at 115200 baud with no parity, 8 bits and 1 stop bit. Any keyboard that supports the USB HID BIOS protocol should work with this demo application.

To run the example you should connect a HID compliant keyboard to the microUSB port on the top of the controlCARD and open up a serial terminal with the above settings to view the characters typed on the keyboard.

### 32.5.1.7 USB Mass Storage Class Host

FILE: `usb_ex7_host_msc.c`

This example application demonstrates reading a file system from a USB mass storage class device. It makes use of FatFs, a FAT file system driver. It provides a simple command console via the SCI for issuing commands to view and navigate the file system on the mass storage device.

The first SCI, which is connected to the FTDI virtual serial port on the controlCARD board, is configured for 115200 bits per second, and 8-N-1 mode. When the program is started a message will be printed to the terminal. Type `help` for command help.

After loading and running the example, open a serial terminal with the above settings to open the command prompt. Then connect a USB MSC device to the microUSB port on the top of the controlCARD.

For additional details about FatFs, see the following site: [FatFs - Generic FAT Filesystem Module](#)

### 32.5.1.8 USB Dual Detect

FILE: `usb_ex8_dual_detect.c`

This program uses a GPIO to do ID detection. If a host is connected to the device's USB port, the stack will switch to device mode and enumerate as mouse. If a mouse device is connected to the device's USB port, the stack will switch to host mode and display the mouse movement and button press information in a serial terminal.

### 32.5.1.9 USB Throughput Bulk Device Example (`usb_ex9_throughput_dev_bulk`)

FILE: `usb_ex9_dev_bulk_throughput.c`

This example provides a throughput numbers of bulk data transfer to and from the host. The device uses a vendor-specific class ID and supports a single bulk IN Endpoint and a single bulk OUT Endpoint.

SCIA, connected to the FTDI virtual COM port and running at 115200, 8-N-1, is used to display messages from this application.

A Windows INF file for the device is provided under the windows drivers directory. This INF contains information required to install the WinUSB subsystem on WindowsXP, Windows 7 and Windows 10. This is present in `utilities/windows_drivers`.

A sample Windows command-line application, `usb_throughput_bulk_example`, illustrating how to connect to and communicate with the bulk device is also provided. Project files are included to allow the examples to be built using Microsoft VisualStudio. Source code for this application can be found in directory `~/utilities/tools/usb_throughput_bulk_example/Release`.

After running the example in CCS Connect the USB Micro to the PC. Then the example will wait to receive data from the application. Run the `usb_throughput_bulk` example, the throughput and Data Packets Transferred.

### 32.5.1.10 USB HUB Host example

FILE: `usb_ex10_host_hub.c`

This example application demonstrates how to support a USB keyboard and USB Mouse with a USB Hub. The display will show the connected devices on the USB hub.

To run the example you should connect a USB Hub to the microUSB port on the top of the controlCARD and open up a serial terminal with the above settings to view the characters typed on the keyboard. Allow the example to run with the hub connected and then connect the USB Host Mouse or Keyboard.



When a USB Mouse is connected on the Hub the position of the mouse pointer and the state of the mouse buttons are output to the display. Similarly when a USB Keyboard is connected, any key press on the keyboard will cause them to be sent out the SCI at 115200 baud with no parity, 8 bits and 1 stop bit.

This example is for depicting the usage of Hub.

There are some limitations in this example :

1. The Example fails to recognize the USB Hub and the device if the Mouse/Keyboard is already connected to the USB Hub and the Hub is connected to the Micro USB of the Control Card.
2. The same port should not be used to connect a Keyboard and mouse.

## 32.6 USB Registers

### 32.6.1 USB Base Address Table

**Table 32-3. USB Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
UsbRegs	<a href="#">USB_REGS</a>	USBA_BASE	0x0004_0000	YES	YES	-	YES	YES	YES



### 32.6.2 USB\_REGS Registers

Table 32-4 lists the memory-mapped registers for the USB\_REGS registers. All register offset addresses not listed in Table 32-4 should be considered as reserved locations and the register contents should not be modified.

**Table 32-4. USB\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	USBFADDR	USB Device Functional Address		<a href="#">Go</a>
1h	USBPOWER	USB Power		<a href="#">Go</a>
2h	USBTXIS	USB Transmit Interrupt Status		<a href="#">Go</a>
4h	USBRXIS	USB Receive Interrupt Status		<a href="#">Go</a>
6h	USBTXIE	USB Transmit Interrupt Enable		<a href="#">Go</a>
8h	USBRXIE	USB Receive Interrupt Enable		<a href="#">Go</a>
Ah	USBIS	USB General Interrupt Status		<a href="#">Go</a>
Bh	USBIE	USB Interrupt Enable		<a href="#">Go</a>
Ch	USBFRAME	USB Frame Value		<a href="#">Go</a>
Eh	USBEPIDX	USB Endpoint Index		<a href="#">Go</a>
Fh	USBTEST	USB Test Mode		<a href="#">Go</a>
20h	USBFIFO0	USB FIFO Endpoint 0		<a href="#">Go</a>
24h	USBFIFO1	USB FIFO Endpoint 1		<a href="#">Go</a>
28h	USBFIFO2	USB FIFO Endpoint 2		<a href="#">Go</a>
2Ch	USBFIFO3	USB FIFO Endpoint 3		<a href="#">Go</a>
60h	USBDEVCTL	USB Device Control		<a href="#">Go</a>
62h	USBTXFIFOSZ	USB Transmit Dynamic FIFO Sizing		<a href="#">Go</a>
63h	USBRXFIFOSZ	USB Receive Dynamic FIFO Sizing		<a href="#">Go</a>
64h	USBTXFIFOADD	USB Transmit FIFO Start Address		<a href="#">Go</a>
66h	USBRXFIFOADD	USB Receive FIFO Start Address		<a href="#">Go</a>
7Ah	USBCONTIM	USB Connect Timing		<a href="#">Go</a>
7Dh	USBFSEOF	USB Full-Speed Last Transaction to End of Frame Timing		<a href="#">Go</a>
7Eh	USBLSEOF	USB Low-Speed Last Transaction to End of Frame Timing		<a href="#">Go</a>
80h	USBTXFUNCADDR0	USB Transmit Functional Address Endpoint 0		<a href="#">Go</a>
82h	USBTXHUBADDR0	USB Transmit Hub Address Endpoint 0		<a href="#">Go</a>
83h	USBTXHUBPORT0	USB Transmit Hub Port Endpoint 0		<a href="#">Go</a>
88h	USBTXFUNCADDR1	USB Transmit Functional Address Endpoint 1		<a href="#">Go</a>
8Ah	USBTXHUBADDR1	USB Transmit Hub Address Endpoint 1		<a href="#">Go</a>
8Bh	USBTXHUBPORT1	USB Transmit Hub Port Endpoint 1		<a href="#">Go</a>
8Ch	USBRXFUNCADDR1	USB Receive Functional Address Endpoint 1		<a href="#">Go</a>
8Eh	USBRXHUBADDR1	USB Receive Hub Address Endpoint 1		<a href="#">Go</a>
8Fh	USBRXHUBPORT1	USB Receive Hub Port Endpoint 1		<a href="#">Go</a>
90h	USBTXFUNCADDR2	USB Transmit Functional Address Endpoint 2		<a href="#">Go</a>
92h	USBTXHUBADDR2	USB Transmit Hub Address Endpoint 2		<a href="#">Go</a>
93h	USBTXHUBPORT2	USB Transmit Hub Port Endpoint 2		<a href="#">Go</a>
94h	USBRXFUNCADDR2	USB Receive Functional Address Endpoint 2		<a href="#">Go</a>
96h	USBRXHUBADDR2	USB Receive Hub Address Endpoint 2		<a href="#">Go</a>
97h	USBRXHUBPORT2	USB Receive Hub Port Endpoint 2		<a href="#">Go</a>
98h	USBTXFUNCADDR3	USB Transmit Functional Address Endpoint 3		<a href="#">Go</a>
9Ah	USBTXHUBADDR3	USB Transmit Hub Address Endpoint 3		<a href="#">Go</a>

**Table 32-4. USB\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
9Bh	USBTXHUBPORT3	USB Transmit Hub Port Endpoint 3		<a href="#">Go</a>
9Ch	USBRXFUNCADDR3	USB Receive Functional Address Endpoint 3		<a href="#">Go</a>
9Eh	USBRXHUBADDR3	USB Receive Hub Address Endpoint 3		<a href="#">Go</a>
9Fh	USBRXHUBPORT3	USB Receive Hub Port Endpoint 3		<a href="#">Go</a>
102h	USBCSRL0	USB Control and Status Endpoint 0 Low		<a href="#">Go</a>
103h	USBCSRH0	USB Control and Status Endpoint 0 High		<a href="#">Go</a>
108h	USBCOUNT0	USB Receive Byte Count Endpoint 0		<a href="#">Go</a>
10Ah	USBTYPE0	USB Type Endpoint 0		<a href="#">Go</a>
10Bh	USBNAKLMT	USB NAK Limit		<a href="#">Go</a>
110h	USBTXMAXP1	USB Maximum Transmit Data Endpoint 1		<a href="#">Go</a>
112h	USBTXCSRL1	USB Transmit Control and Status Endpoint 1 Low		<a href="#">Go</a>
113h	USBTXCSRH1	USB Transmit Control and Status Endpoint 1 High		<a href="#">Go</a>
114h	USBRXMAXP1	USB Maximum Receive Data Endpoint 1		<a href="#">Go</a>
116h	USBRXCSRL1	USB Receive Control and Status Endpoint 1 Low		<a href="#">Go</a>
117h	USBRXCSRH1	USB Receive Control and Status Endpoint 1 High		<a href="#">Go</a>
118h	USBRXCOUNT1	USB Receive Byte Count Endpoint 1		<a href="#">Go</a>
11Ah	USBTXTYPE1	USB Host Transmit Configure Type Endpoint 1		<a href="#">Go</a>
11Bh	USBTXINTERVAL1	USB Host Transmit Interval Endpoint 1		<a href="#">Go</a>
11Ch	USBRXTYPE1	USB Host Configure Receive Type Endpoint 1		<a href="#">Go</a>
11Dh	USBRXINTERVAL1	USB Host Receive Polling Interval Endpoint 1		<a href="#">Go</a>
120h	USBTXMAXP2	USB Maximum Transmit Data Endpoint 2		<a href="#">Go</a>
122h	USBTXCSRL2	USB Transmit Control and Status Endpoint 2 Low		<a href="#">Go</a>
123h	USBTXCSRH2	USB Transmit Control and Status Endpoint 2 High		<a href="#">Go</a>
124h	USBRXMAXP2	USB Maximum Receive Data Endpoint 2		<a href="#">Go</a>
126h	USBRXCSRL2	USB Receive Control and Status Endpoint 2 Low		<a href="#">Go</a>
127h	USBRXCSRH2	USB Receive Control and Status Endpoint 2 High		<a href="#">Go</a>
128h	USBRXCOUNT2	USB Receive Byte Count Endpoint 2		<a href="#">Go</a>
12Ah	USBTXTYPE2	USB Host Transmit Configure Type Endpoint 2		<a href="#">Go</a>
12Bh	USBTXINTERVAL2	USB Host Transmit Interval Endpoint 2		<a href="#">Go</a>
12Ch	USBRXTYPE2	USB Host Configure Receive Type Endpoint 2		<a href="#">Go</a>
12Dh	USBRXINTERVAL2	USB Host Receive Polling Interval Endpoint 2		<a href="#">Go</a>
130h	USBTXMAXP3	USB Maximum Transmit Data Endpoint 3		<a href="#">Go</a>
132h	USBTXCSRL3	USB Transmit Control and Status Endpoint 3 Low		<a href="#">Go</a>
133h	USBTXCSRH3	USB Transmit Control and Status Endpoint 3 High		<a href="#">Go</a>
134h	USBRXMAXP3	USB Maximum Receive Data Endpoint 3		<a href="#">Go</a>
136h	USBRXCSRL3	USB Receive Control and Status Endpoint 3 Low		<a href="#">Go</a>
137h	USBRXCSRH3	USB Receive Control and Status Endpoint 3 High		<a href="#">Go</a>
138h	USBRXCOUNT3	USB Receive Byte Count Endpoint 3		<a href="#">Go</a>
13Ah	USBTXTYPE3	USB Host Transmit Configure Type Endpoint 3		<a href="#">Go</a>
13Bh	USBTXINTERVAL3	USB Host Transmit Interval Endpoint 3		<a href="#">Go</a>
13Ch	USBRXTYPE3	USB Host Configure Receive Type Endpoint 3		<a href="#">Go</a>
13Dh	USBRXINTERVAL3	USB Host Receive Polling Interval Endpoint 3		<a href="#">Go</a>
304h	USBRQPKTCOUNT1	USB Request Packet Count in Block Transfer Endpoint 1		<a href="#">Go</a>
308h	USBRQPKTCOUNT2	USB Request Packet Count in Block Transfer Endpoint 2		<a href="#">Go</a>

**Table 32-4. USB\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
30Ch	USBRQPKTCOUNT3	USB Request Packet Count in Block Transfer Endpoint 3		<a href="#">Go</a>
340h	USBRXDPKTBUFDIS	USB Receive Double Packet Buffer Disable		<a href="#">Go</a>
342h	USBTXDPKTBUFDIS	USB Transmit Double Packet Buffer Disable		<a href="#">Go</a>
400h	USBEPCC	USB External Power Control		<a href="#">Go</a>
404h	USBEPCCRIS	USB External Power Control Raw Interrupt Status		<a href="#">Go</a>
408h	USBEPCCIM	USB External Power Control Interrupt Mask		<a href="#">Go</a>
40Ch	USBEPCCISC	USB External Power Control Interrupt Status and Clear		<a href="#">Go</a>
410h	USBDRRIS	USB Device RESUME Raw Interrupt Status		<a href="#">Go</a>
414h	USBDRIM	USB Device RESUME Interrupt Mask		<a href="#">Go</a>
418h	USBDRISC	USB Device RESUME Interrupt Status and Clear		<a href="#">Go</a>
41Ch	USBGPCS	USB General-Purpose Control and Status		<a href="#">Go</a>
430h	USBVDC	USB VBUS Droop Control		<a href="#">Go</a>
434h	USBVDCRIS	USB VBUS Droop Control Raw Interrupt Status		<a href="#">Go</a>
438h	USBVDCIM	USB VBUS Droop Control Interrupt Mask		<a href="#">Go</a>
43Ch	USBVDCISC	USB VBUS Droop Control Interrupt Status and Clear		<a href="#">Go</a>
444h	USBIDVRIS	USB ID Valid Detect Raw Interrupt Status		<a href="#">Go</a>
448h	USBIDVIM	USB ID Valid Detect Interrupt Mask		<a href="#">Go</a>
44Ch	USBIDVISC	USB ID Valid Detect Interrupt Status and Clear		<a href="#">Go</a>
450h	USBDMASEL	USB DMA Select		<a href="#">Go</a>
480h	USB_GLB_INT_EN	USB Global Interrupt Enable Register Note: This Register is applicable only when USB is mapped to CPU1		<a href="#">Go</a>
484h	USB_GLB_INT_FLG	USB Global Interrupt Flag Register Note: This Register is applicable only when USB is mapped to CPU1		<a href="#">Go</a>
488h	USB_GLB_INT_FLG_CLR	USB Global Interrupt Flag Clear Register Note: This Register is applicable only when USB is mapped to CPU1		<a href="#">Go</a>
500h	USBDMARIS	USB uDMA Raw Interrupt Status register. Note: This Register is applicable only when USB is mapped to CM		<a href="#">Go</a>
504h	USBDMAIM	USB uDMA Interrupt Mask Register Note: This Register is applicable only when USB is mapped to CM		<a href="#">Go</a>
508h	USBDMAISC	USB uDMA Interrupt Status and Clear Register Note: This Register is applicable only when USB is mapped to CM		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 32-5](#) shows the codes that are used for access types in this section.

**Table 32-5. USB\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		

**Table 32-5. USB\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 32.6.2.1 USBFADDR Register (Offset = 0h) [Reset = 00h]

USBFADDR is shown in [Figure 32-3](#) and described in [Table 32-6](#).

Return to the [Summary Table](#).

USB Device Functional Address

**Figure 32-3. USBFADDR Register**

7	6	5	4	3	2	1	0
RESERVED	FUNCADDR						
R-0h	R/W-0h						

**Table 32-6. USBFADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	FUNCADDR	R/W	0h	Function Address of Device as received through SET_ADDRESS Reset type: SYSRSn

### 32.6.2.2 USBPOWER Register (Offset = 1h) [Reset = 00h]

USBPOWER is shown in [Figure 32-4](#) and described in [Table 32-7](#).

Return to the [Summary Table](#).

USB Power

**Figure 32-4. USBPOWER Register**

7	6	5	4	3	2	1	0
ISOUP	SOFT_CONN	RESERVED		RESET	RESUME	SUSPEND	PWRDNPHY
R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-7. USBPOWER Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	ISOUP	R/W	0h	Isochronous Update Reset type: SYSRSn 0h (R/W) = Host Mode - Reserved Device Mode - No effect 1h (R/W) = Host Mode - Reserved Device Mode - The USB controller waits for an SOF token from the time the TXRDY bit is set in the USBTXCSRLn register before sending the packet. If an IN token is received before an SOF token, then a zerolength data packet is sent.
6	SOFT_CONN	R/W	0h	Soft Connect/Disconnect Reset type: SYSRSn 0h (R/W) = Host Mode - Reserved Device Mode - The USB D+/D- lines are tri-stated. 1h (R/W) = Host Mode - Reserved Device Mode - The USB D+/D- lines are enabled.
5-4	RESERVED	R	0h	Reserved
3	RESET	R/W	0h	Enable Reset Signaling Reset type: SYSRSn 0h (R/W) = Ends RESET signaling on the bus. 1h (R/W) = Enables RESET signaling on the bus.
2	RESUME	R/W	0h	Enable Resume Signaling. The bit should be cleared by software 20 ms after being set. Reset type: SYSRSn 0h (R/W) = Ends RESUME signaling on the bus. 1h (R/W) = Enables RESUME signaling when the Device is in SUSPEND mode.
1	SUSPEND	R/W	0h	Enable Suspend Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables SUSPEND mode.
0	PWRDNPHY	R/W	0h	Power Down PHY Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Powers down the internal USB PHY.

### 32.6.2.3 USBTXIS Register (Offset = 2h) [Reset = 0000h]

USBTXIS is shown in [Figure 32-5](#) and described in [Table 32-8](#).

Return to the [Summary Table](#).

USB Transmit Interrupt Status

**Figure 32-5. USBTXIS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	EP0
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 32-8. USBTXIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R	0h	Transmit Endpoint 3 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 3 transmit interrupt is asserted.
2	EP2	R	0h	Transmit Endpoint 2 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 2 transmit interrupt is asserted.
1	EP1	R	0h	Transmit Endpoint 1 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 1 transmit interrupt is asserted.
0	EP0	R	0h	Transmit Endpoint 0 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 0 transmit and receive interrupt is asserted.

### 32.6.2.4 USBRXIS Register (Offset = 4h) [Reset = 0000h]

USBRXIS is shown in [Figure 32-6](#) and described in [Table 32-9](#).

Return to the [Summary Table](#).

USB Receive Interrupt Status

**Figure 32-6. USBRXIS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	RESERVED
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 32-9. USBRXIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R	0h	Receive Endpoint 3 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 3 transmit interrupt is asserted.
2	EP2	R	0h	Receive Endpoint 2 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 2 transmit interrupt is asserted.
1	EP1	R	0h	Receive Endpoint 1 Interrupt Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 1 transmit interrupt is asserted.
0	RESERVED	R	0h	Reserved



### 32.6.2.5 USBTXIE Register (Offset = 6h) [Reset = 000Fh]

USBTXIE is shown in [Figure 32-7](#) and described in [Table 32-10](#).

Return to the [Summary Table](#).

USB Transmit Interrupt Enable

**Figure 32-7. USBTXIE Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	EP0
R-0h				R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 32-10. USBTXIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R/W	1h	Transmit Endpoint 3 Interrupt Enable Reset type: SYSRSn 0h (R/W) = The EP3 transmit interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the EP3 bit in the USBTXIS register is set.
2	EP2	R/W	1h	Transmit Endpoint 2 Interrupt Enable Reset type: SYSRSn 0h (R/W) = The EP2 transmit interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the EP2 bit in the USBTXIS register is set.
1	EP1	R/W	1h	Transmit Endpoint 1 Interrupt Enable Reset type: SYSRSn 0h (R/W) = The EP1 transmit interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the EP1 bit in the USBTXIS register is set.
0	EP0	R/W	1h	Transmit Endpoint 0 Interrupt Enable Reset type: SYSRSn 0h (R/W) = The EP0 transmit and receive interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the EP0 bit in the USBTXIS register is set.

### 32.6.2.6 USBRXIE Register (Offset = 8h) [Reset = 000Eh]

USBRXIE is shown in [Figure 32-8](#) and described in [Table 32-11](#).

Return to the [Summary Table](#).

USB Receive Interrupt Enable

**Figure 32-8. USBRXIE Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	RESERVED
R-0h				R/W-1h	R/W-1h	R/W-1h	R-0h

**Table 32-11. USBRXIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R/W	1h	Receive Endpoint 3 Interrupt Enable Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 3 transmit interrupt is asserted.
2	EP2	R/W	1h	Receive Endpoint 2 Interrupt Enable Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 2 transmit interrupt is asserted.
1	EP1	R/W	1h	Receive Endpoint 1 Interrupt Enable Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The Endpoint 1 transmit interrupt is asserted.
0	RESERVED	R	0h	Reserved

### 32.6.2.7 USBIS Register (Offset = Ah) [Reset = 2Eh]

USBIS is shown in [Figure 32-9](#) and described in [Table 32-12](#).

Return to the [Summary Table](#).

USB General Interrupt Status

**Figure 32-9. USBIS Register**

7	6	5	4	3	2	1	0
RESERVED		DISCON	RESERVED	SOF	RESET	RESUME	SUSPEND
R-0h		R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h	R-0h

**Table 32-12. USBIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	DISCON	R/W	1h	Session Disconnect Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = The device has been disconnected from the host.
4	RESERVED	R	0h	Reserved
3	SOF	R/W	1h	Start of frame Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = A new frame has started.
2	RESET	R/W	1h	RESET Signaling Detected Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = RESET signaling has been detected on the bus.
1	RESUME	R/W	1h	RESUME Signaling Detected. Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode.
0	SUSPEND	R	0h	SUSPEND Signaling Detected Reset type: SYSRSn 0h (R/W) = No interrupt 1h (R/W) = SUSPEND signaling has been detected on the bus.

### 32.6.2.8 USBIE Register (Offset = Bh) [Reset = 2Eh]

USBIE is shown in [Figure 32-10](#) and described in [Table 32-13](#).

Return to the [Summary Table](#).

USB Interrupt Enable

**Figure 32-10. USBIE Register**

7	6	5	4	3	2	1	0
RESERVED		DISCON	RESERVED	SOF	RESET	RESUME	SUSPEND
R-0h		R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h	R-0h

**Table 32-13. USBIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	DISCON	R/W	1h	Session Disconnect Reset type: SYSRSn 0h (R/W) = The DISCON interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the DISCON bit in the USBIS register is set.
4	RESERVED	R	0h	Reserved
3	SOF	R/W	1h	Start of frame Reset type: SYSRSn 0h (R/W) = The SOF interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the SOF bit in the USBIS register is set.
2	RESET	R/W	1h	RESET Signaling Detected Reset type: SYSRSn 0h (R/W) = The RESET interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the RESET bit in the USBIS register is set.
1	RESUME	R/W	1h	RESUME Signaling Detected. Reset type: SYSRSn 0h (R/W) = The RESUME interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the RESUME bit in the USBIS register is set.
0	SUSPEND	R	0h	SUSPEND Signaling Detected Reset type: SYSRSn 0h (R/W) = The SUSPEND interrupt is suppressed and not sent to the interrupt controller. 1h (R/W) = An interrupt is sent to the interrupt controller when the DISCON bit in the USBIS register is set.

### 32.6.2.9 USBFRAME Register (Offset = Ch) [Reset = 0000h]

USBFRAME is shown in [Figure 32-11](#) and described in [Table 32-14](#).

Return to the [Summary Table](#).

USB Frame Value

**Figure 32-11. USBFRAME Register**

15	14	13	12	11	10	9	8
RESERVED						FRAME	
R-0h						R-0h	
7	6	5	4	3	2	1	0
FRAME							
R-0h							

**Table 32-14. USBFRAME Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	FRAME	R	0h	Frame Number Reset type: SYSRSn

### 32.6.2.10 USBEPIDX Register (Offset = Eh) [Reset = 00h]

USBEPIDX is shown in [Figure 32-12](#) and described in [Table 32-15](#).

Return to the [Summary Table](#).

USB Endpoint Index

**Figure 32-12. USBEPIDX Register**

7	6	5	4	3	2	1	0
RESERVED				EPIDX			
R-0h				R/W-0h			

**Table 32-15. USBEPIDX Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	EPIDX	R/W	0h	Endpoint Index. This bit field configures which endpoint is accessed when reading or writing to one of the USB controller's indexed registers. A value of 0x0 corresponds to Endpoint 0 and a value of 0xF corresponds to Endpoint 15. Reset type: SYSRSn

### 32.6.2.11 USBTEST Register (Offset = Fh) [Reset = 00h]

USBTEST is shown in [Figure 32-13](#) and described in [Table 32-16](#).

Return to the [Summary Table](#).

USB Test Mode

**Figure 32-13. USBTEST Register**

7	6	5	4	3	2	1	0
FORCEH	FIFOACC	FORCEFS	RESERVED				
R/W-0h	R/W-0h	R/W-0h	R-0h				

**Table 32-16. USBTEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	FORCEH	R/W	0h	Force Host Mode. While in this mode, status of the bus connection may be read using the DEV bit of the USBDEVCTL register. The operating speed is determined from the FORCEFS bit. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Forces the USB controller to enter Host mode when the SESSION bit is set, regardless of whether the USB controller is connected to any peripheral. The state of the USB0DP and USB0DM signals is ignored. The USB controller then remains in Host mode until the SESSION bit is cleared, even if a Device is disconnected. If the FORCEH bit remains set, the USB controller re-enters Host mode the next time the SESSION bit is set.
6	FIFOACC	R/W	0h	FIFO Access Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO.
5	FORCEFS	R/W	0h	Force Full Speed Upon Reset Reset type: SYSRSn 0h (R/W) = The USB controller operates at Low Speed. 1h (R/W) = Forces the USB controller into Full-Speed mode upon receiving a USB RESET.
4-0	RESERVED	R	0h	Reserved

### 32.6.2.12 USBFIFO0 Register (Offset = 20h) [Reset = 0000000h]

USBFIFO0 is shown in [Figure 32-14](#) and described in [Table 32-17](#).

Return to the [Summary Table](#).

USB FIFO Endpoint 0

**Figure 32-14. USBFIFO0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDATA																															
R/W-0h																															

**Table 32-17. USBFIFO0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	EPDATA	R/W	0h	Endpoint Data. Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO. Reset type: SYSRSn



### 32.6.2.13 USBFIFO1 Register (Offset = 24h) [Reset = 0000000h]

USBFIFO1 is shown in [Figure 32-15](#) and described in [Table 32-18](#).

Return to the [Summary Table](#).

USB FIFO Endpoint 1

**Figure 32-15. USBFIFO1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDATA																															
R/W-0h																															

**Table 32-18. USBFIFO1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	EPDATA	R/W	0h	Endpoint Data. Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO. Reset type: SYSRSn

### 32.6.2.14 USBFIFO2 Register (Offset = 28h) [Reset = 0000000h]

USBFIFO2 is shown in [Figure 32-16](#) and described in [Table 32-19](#).

Return to the [Summary Table](#).

USB FIFO Endpoint 2

**Figure 32-16. USBFIFO2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDATA																															
R/W-0h																															

**Table 32-19. USBFIFO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	EPDATA	R/W	0h	Endpoint Data. Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO. Reset type: SYSRSn

### 32.6.2.15 USBFIFO3 Register (Offset = 2Ch) [Reset = 0000000h]

USBFIFO3 is shown in [Figure 32-17](#) and described in [Table 32-20](#).

Return to the [Summary Table](#).

USB FIFO Endpoint 3

**Figure 32-17. USBFIFO3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDATA																															
R/W-0h																															

**Table 32-20. USBFIFO3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	EPDATA	R/W	0h	Endpoint Data. Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO. Reset type: SYSRSn

### 32.6.2.16 USBDEVCTL Register (Offset = 60h) [Reset = 004Eh]

USBDEVCTL is shown in [Figure 32-18](#) and described in [Table 32-21](#).

Return to the [Summary Table](#).

USB Device Control

**Figure 32-18. USBDEVCTL Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
DEV	FSDEV	LSDEV	VBUS		HOST	HOSTREQ	SESSION
R-0h	R/W-1h	R-0h	R/W-1h		R/W-1h	R/W-1h	R-0h

**Table 32-21. USBDEVCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7	DEV	R	0h	Device Mode Reset type: SYSRSn 0h (R/W) = The USB controller is operating on the OTG A side of the cable. 1h (R/W) = The USB controller is operating on the OTG B side of the cable. Only valid while a session is in progress.
6	FSDEV	R/W	1h	Full Speed Device Detected Reset type: SYSRSn 0h (R/W) = A full-speed Device has not been detected on the port. 1h (R/W) = A full-speed Device has been detected on the port.
5	LSDEV	R	0h	Low Speed Device Detected Reset type: SYSRSn 0h (R/W) = A low-speed Device has not been detected on the port. 1h (R/W) = A low-speed Device has been detected on the port.
4-3	VBUS	R/W	1h	Vbus Level Reset type: SYSRSn 0h (R/W) = Above AValid, below VBusValid. VBUS is detected as above 1.5 V and below 4.75 V. 1h (R/W) = Above VBusValid. VBUS is detected as above 4.75 V.
2	HOST	R/W	1h	Host Mode Reset type: SYSRSn 0h (R/W) = The USB controller is acting as a Device. 1h (R/W) = The USB controller is acting as a Host. Only valid while a session is in progress.
1	HOSTREQ	R/W	1h	When set, the USB controller will initiate the Host Negotiation when Suspend mode is entered. It is cleared when Host Negotiation is completed. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Initiates the Host Negotiation when SUSPENDmode is entered.

**Table 32-21. USBDEVCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SESSION	R	0h	Session Start/End Reset type: SYSRSn 0h (R/W) = When operating as a Host: When cleared by software, this bit ends a session. When operating as a Device: The USB controller has ended a session. When the USB controller is in SUSPEND mode, this bit may be cleared by software to perform a software disconnect. 1h (R/W) = When operating as a Host: When set by software, this bit starts a session. When operating as a Device: The USB controller has started a session. When set by software, the Session Request Protocol is initiated. Clearing this bit when the USB controller is not suspended results in undefined behavior.

### 32.6.2.17 USBTXFIFOSZ Register (Offset = 62h) [Reset = 00h]

USBTXFIFOSZ is shown in [Figure 32-19](#) and described in [Table 32-22](#).

Return to the [Summary Table](#).

USB Transmit Dynamic FIFO Sizing

**Figure 32-19. USBTXFIFOSZ Register**

7	6	5	4	3	2	1	0
RESERVED			DPB	SIZE			
R-0h			R/W-0h	R-0h			

**Table 32-22. USBTXFIFOSZ Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	DPB	R/W	0h	Double Packet Buffer Support Reset type: SYSRSn 0h (R/W) = Single packet buffering is supported. 1h (R/W) = Double packet buffering is enabled.
3-0	SIZE	R	0h	Max Packet Size Reset type: SYSRSn 0h (R/W) = 8.0 1h (R/W) = 16.0 2h (R/W) = 32.0 3h (R/W) = 64.0 4h (R/W) = 128.0 5h (R/W) = 256.0 6h (R/W) = 512.0 7h (R/W) = 1024.0 8h (R/W) = 2048.0 9h (R/W) = Reserved Ah (R/W) = Reserved Bh (R/W) = Reserved Ch (R/W) = Reserved Dh (R/W) = Reserved Eh (R/W) = Reserved Fh (R/W) = Reserved

### 32.6.2.18 USBRXFIFOSZ Register (Offset = 63h) [Reset = 00h]

USBRXFIFOSZ is shown in [Figure 32-20](#) and described in [Table 32-23](#).

Return to the [Summary Table](#).

USB Receive Dynamic FIFO Sizing

**Figure 32-20. USBRXFIFOSZ Register**

7	6	5	4	3	2	1	0
RESERVED			DPB	SIZE			
R-0h			R/W-0h	R-0h			

**Table 32-23. USBRXFIFOSZ Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	DPB	R/W	0h	Double Packet Buffer Support Reset type: SYSRSn 0h (R/W) = Single packet buffering is supported. 1h (R/W) = Double packet buffering is enabled.
3-0	SIZE	R	0h	Maximum packet size to be allowed. If DPB = 0, the FIFO also is this size if DPB = 1, the FIFO is twice this size. Packet size in bytes: Reset type: SYSRSn 0h (R/W) = 8.0 1h (R/W) = 16.0 2h (R/W) = 32.0 3h (R/W) = 64.0 4h (R/W) = 128.0 5h (R/W) = 256.0 6h (R/W) = 512.0 7h (R/W) = 1024.0 8h (R/W) = 2048.0 9h (R/W) = Reserved Ah (R/W) = Reserved Bh (R/W) = Reserved Ch (R/W) = Reserved Dh (R/W) = Reserved Eh (R/W) = Reserved Fh (R/W) = Reserved

### 32.6.2.19 USBTXFIFOADD Register (Offset = 64h) [Reset = 0000h]

USBTXFIFOADD is shown in [Figure 32-21](#) and described in [Table 32-24](#).

Return to the [Summary Table](#).

USB Transmit FIFO Start Address

**Figure 32-21. USBTXFIFOADD Register**

15	14	13	12	11	10	9	8
RESERVED							ADDR
R-0h							R/W-0h
7	6	5	4	3	2	1	0
ADDR							
R/W-0h							

**Table 32-24. USBTXFIFOADD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved



**Table 32-24. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8-0	ADDR	R/W	0h	Endpoint Data Reset type: SYSRStn 0h (R/W) = 0.0 1h (R/W) = 8.0 2h (R/W) = 16.0 3h (R/W) = 24.0 4h (R/W) = 32.0 5h (R/W) = 40.0 6h (R/W) = 48.0 7h (R/W) = 56.0 8h (R/W) = 64.0 9h (R/W) = 72.0 Ah (R/W) = 80.0 Bh (R/W) = 88.0 Ch (R/W) = 96.0 Dh (R/W) = 104.0 Eh (R/W) = 112.0 Fh (R/W) = 120.0 10h (R/W) = 128.0 11h (R/W) = 136.0 12h (R/W) = 144.0 13h (R/W) = 152.0 14h (R/W) = 160.0 15h (R/W) = 168.0 16h (R/W) = 176.0 17h (R/W) = 184.0 18h (R/W) = 192.0 19h (R/W) = 200.0 1Ah (R/W) = 208.0 1Bh (R/W) = 216.0 1Ch (R/W) = 224.0 1Dh (R/W) = 232.0 1Eh (R/W) = 240.0 1Fh (R/W) = 248.0 20h (R/W) = 256.0 21h (R/W) = 264.0 22h (R/W) = 272.0 23h (R/W) = 280.0 24h (R/W) = 288.0 25h (R/W) = 296.0 26h (R/W) = 304.0 27h (R/W) = 312.0 28h (R/W) = 320.0 29h (R/W) = 328.0 2Ah (R/W) = 336.0 2Bh (R/W) = 344.0 2Ch (R/W) = 352.0 2Dh (R/W) = 360.0 2Eh (R/W) = 368.0 2Fh (R/W) = 376.0 30h (R/W) = 384.0 31h (R/W) = 392.0 32h (R/W) = 400.0 33h (R/W) = 408.0 34h (R/W) = 416.0 35h (R/W) = 424.0 36h (R/W) = 432.0 37h (R/W) = 440.0 38h (R/W) = 448.0 39h (R/W) = 456.0 3Ah (R/W) = 464.0 3Bh (R/W) = 472.0 3Ch (R/W) = 480.0 3Dh (R/W) = 488.0 3Eh (R/W) = 496.0

**Table 32-24. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				3Fh (R/W) = 504.0
				40h (R/W) = 512.0
				41h (R/W) = 520.0
				42h (R/W) = 528.0
				43h (R/W) = 536.0
				44h (R/W) = 544.0
				45h (R/W) = 552.0
				46h (R/W) = 560.0
				47h (R/W) = 568.0
				48h (R/W) = 576.0
				49h (R/W) = 584.0
				4Ah (R/W) = 592.0
				4Bh (R/W) = 600.0
				4Ch (R/W) = 608.0
				4Dh (R/W) = 616.0
				4Eh (R/W) = 624.0
				4Fh (R/W) = 632.0
				50h (R/W) = 640.0
				51h (R/W) = 648.0
				52h (R/W) = 656.0
				53h (R/W) = 664.0
				54h (R/W) = 672.0
				55h (R/W) = 680.0
				56h (R/W) = 688.0
				57h (R/W) = 696.0
				58h (R/W) = 704.0
				59h (R/W) = 712.0
				5Ah (R/W) = 720.0
				5Bh (R/W) = 728.0
				5Ch (R/W) = 736.0
				5Dh (R/W) = 744.0
				5Eh (R/W) = 752.0
				5Fh (R/W) = 760.0
				60h (R/W) = 768.0
				61h (R/W) = 776.0
				62h (R/W) = 784.0
				63h (R/W) = 792.0
				64h (R/W) = 800.0
				65h (R/W) = 808.0
				66h (R/W) = 816.0
				67h (R/W) = 824.0
				68h (R/W) = 832.0
				69h (R/W) = 840.0
				6Ah (R/W) = 848.0
				6Bh (R/W) = 856.0
				6Ch (R/W) = 864.0
				6Dh (R/W) = 872.0
				6Eh (R/W) = 880.0
				6Fh (R/W) = 888.0
				70h (R/W) = 896.0
				71h (R/W) = 904.0
				72h (R/W) = 912.0
				73h (R/W) = 920.0
				74h (R/W) = 928.0
				75h (R/W) = 936.0
				76h (R/W) = 944.0
				77h (R/W) = 952.0
				78h (R/W) = 960.0
				79h (R/W) = 968.0
				7Ah (R/W) = 976.0
				7Bh (R/W) = 984.0
				7Ch (R/W) = 992.0
				7Dh (R/W) = 1000.0
				7Eh (R/W) = 1008.0
				7Fh (R/W) = 1016.0

**Table 32-24. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				80h (R/W) = 1024.0
				81h (R/W) = 1032.0
				82h (R/W) = 1040.0
				83h (R/W) = 1048.0
				84h (R/W) = 1056.0
				85h (R/W) = 1064.0
				86h (R/W) = 1072.0
				87h (R/W) = 1080.0
				88h (R/W) = 1088.0
				89h (R/W) = 1096.0
				8Ah (R/W) = 1104.0
				8Bh (R/W) = 1112.0
				8Ch (R/W) = 1120.0
				8Dh (R/W) = 1128.0
				8Eh (R/W) = 1136.0
				8Fh (R/W) = 1144.0
				90h (R/W) = 1152.0
				91h (R/W) = 1160.0
				92h (R/W) = 1168.0
				93h (R/W) = 1176.0
				94h (R/W) = 1184.0
				95h (R/W) = 1192.0
				96h (R/W) = 1200.0
				97h (R/W) = 1208.0
				98h (R/W) = 1216.0
				99h (R/W) = 1224.0
				9Ah (R/W) = 1232.0
				9Bh (R/W) = 1240.0
				9Ch (R/W) = 1248.0
				9Dh (R/W) = 1256.0
				9Eh (R/W) = 1264.0
				9Fh (R/W) = 1272.0
				A0h (R/W) = 1280.0
				A1h (R/W) = 1288.0
				A2h (R/W) = 1296.0
				A3h (R/W) = 1304.0
				A4h (R/W) = 1312.0
				A5h (R/W) = 1320.0
				A6h (R/W) = 1328.0
				A7h (R/W) = 1336.0
				A8h (R/W) = 1344.0
				A9h (R/W) = 1352.0
				AAh (R/W) = 1360.0
				ABh (R/W) = 1368.0
				ACh (R/W) = 1376.0
				ADh (R/W) = 1384.0
				A Eh (R/W) = 1392.0
				AFh (R/W) = 1400.0
				B0h (R/W) = 1408.0
				B1h (R/W) = 1416.0
				B2h (R/W) = 1424.0
				B3h (R/W) = 1432.0
				B4h (R/W) = 1440.0
				B5h (R/W) = 1448.0
				B6h (R/W) = 1456.0
				B7h (R/W) = 1464.0
				B8h (R/W) = 1472.0
				B9h (R/W) = 1480.0
				BAh (R/W) = 1488.0
				BBh (R/W) = 1496.0
				BCh (R/W) = 1504.0
				BDh (R/W) = 1512.0
				BEh (R/W) = 1520.0
				BFh (R/W) = 1528.0
				C0h (R/W) = 1536.0

**Table 32-24. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				C1h (R/W) = 1544.0
				C2h (R/W) = 1552.0
				C3h (R/W) = 1560.0
				C4h (R/W) = 1568.0
				C5h (R/W) = 1576.0
				C6h (R/W) = 1584.0
				C7h (R/W) = 1592.0
				C8h (R/W) = 1600.0
				C9h (R/W) = 1608.0
				CAh (R/W) = 1616.0
				CBh (R/W) = 1624.0
				CCh (R/W) = 1632.0
				CDh (R/W) = 1640.0
				CEh (R/W) = 1648.0
				CFh (R/W) = 1656.0
				D0h (R/W) = 1664.0
				D1h (R/W) = 1672.0
				D2h (R/W) = 1680.0
				D3h (R/W) = 1688.0
				D4h (R/W) = 1696.0
				D5h (R/W) = 1704.0
				D6h (R/W) = 1712.0
				D7h (R/W) = 1720.0
				D8h (R/W) = 1728.0
				D9h (R/W) = 1736.0
				DAh (R/W) = 1744.0
				DBh (R/W) = 1752.0
				DCh (R/W) = 1760.0
				DDh (R/W) = 1768.0
				DEh (R/W) = 1776.0
				DFh (R/W) = 1784.0
				E0h (R/W) = 1792.0
				E1h (R/W) = 1800.0
				E2h (R/W) = 1808.0
				E3h (R/W) = 1816.0
				E4h (R/W) = 1824.0
				E5h (R/W) = 1832.0
				E6h (R/W) = 1840.0
				E7h (R/W) = 1848.0
				E8h (R/W) = 1856.0
				E9h (R/W) = 1864.0
				EAh (R/W) = 1872.0
				EBh (R/W) = 1880.0
				ECh (R/W) = 1888.0
				EDh (R/W) = 1896.0
				EEh (R/W) = 1904.0
				EFh (R/W) = 1912.0
				F0h (R/W) = 1920.0
				F1h (R/W) = 1928.0
				F2h (R/W) = 1936.0
				F3h (R/W) = 1944.0
				F4h (R/W) = 1952.0
				F5h (R/W) = 1960.0
				F6h (R/W) = 1968.0
				F7h (R/W) = 1976.0
				F8h (R/W) = 1984.0
				F9h (R/W) = 1992.0
				FAh (R/W) = 2000.0
				FBh (R/W) = 2008.0
				FCh (R/W) = 2016.0
				FDh (R/W) = 2024.0
				FEh (R/W) = 2032.0
				FFh (R/W) = 2040.0
				100h (R/W) = 2048.0
				101h (R/W) = 2056.0

**Table 32-24. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				102h (R/W) = 2064.0
				103h (R/W) = 2072.0
				104h (R/W) = 2080.0
				105h (R/W) = 2088.0
				106h (R/W) = 2096.0
				107h (R/W) = 2104.0
				108h (R/W) = 2112.0
				109h (R/W) = 2120.0
				10Ah (R/W) = 2128.0
				10Bh (R/W) = 2136.0
				10Ch (R/W) = 2144.0
				10Dh (R/W) = 2152.0
				10Eh (R/W) = 2160.0
				10Fh (R/W) = 2168.0
				110h (R/W) = 2176.0
				111h (R/W) = 2184.0
				112h (R/W) = 2192.0
				113h (R/W) = 2200.0
				114h (R/W) = 2208.0
				115h (R/W) = 2216.0
				116h (R/W) = 2224.0
				117h (R/W) = 2232.0
				118h (R/W) = 2240.0
				119h (R/W) = 2248.0
				11Ah (R/W) = 2256.0
				11Bh (R/W) = 2264.0
				11Ch (R/W) = 2272.0
				11Dh (R/W) = 2280.0
				11Eh (R/W) = 2288.0
				11Fh (R/W) = 2296.0
				120h (R/W) = 2304.0
				121h (R/W) = 2312.0
				122h (R/W) = 2320.0
				123h (R/W) = 2328.0
				124h (R/W) = 2336.0
				125h (R/W) = 2344.0
				126h (R/W) = 2352.0
				127h (R/W) = 2360.0
				128h (R/W) = 2368.0
				129h (R/W) = 2376.0
				12Ah (R/W) = 2384.0
				12Bh (R/W) = 2392.0
				12Ch (R/W) = 2400.0
				12Dh (R/W) = 2408.0
				12Eh (R/W) = 2416.0
				12Fh (R/W) = 2424.0
				130h (R/W) = 2432.0
				131h (R/W) = 2440.0
				132h (R/W) = 2448.0
				133h (R/W) = 2456.0
				134h (R/W) = 2464.0
				135h (R/W) = 2472.0
				136h (R/W) = 2480.0
				137h (R/W) = 2488.0
				138h (R/W) = 2496.0
				139h (R/W) = 2504.0
				13Ah (R/W) = 2512.0
				13Bh (R/W) = 2520.0
				13Ch (R/W) = 2528.0
				13Dh (R/W) = 2536.0
				13Eh (R/W) = 2544.0
				13Fh (R/W) = 2552.0
				140h (R/W) = 2560.0
				141h (R/W) = 2568.0
				142h (R/W) = 2576.0

**Table 32-24. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				143h (R/W) = 2584.0
				144h (R/W) = 2592.0
				145h (R/W) = 2600.0
				146h (R/W) = 2608.0
				147h (R/W) = 2616.0
				148h (R/W) = 2624.0
				149h (R/W) = 2632.0
				14Ah (R/W) = 2640.0
				14Bh (R/W) = 2648.0
				14Ch (R/W) = 2656.0
				14Dh (R/W) = 2664.0
				14Eh (R/W) = 2672.0
				14Fh (R/W) = 2680.0
				150h (R/W) = 2688.0
				151h (R/W) = 2696.0
				152h (R/W) = 2704.0
				153h (R/W) = 2712.0
				154h (R/W) = 2720.0
				155h (R/W) = 2728.0
				156h (R/W) = 2736.0
				157h (R/W) = 2744.0
				158h (R/W) = 2752.0
				159h (R/W) = 2760.0
				15Ah (R/W) = 2768.0
				15Bh (R/W) = 2776.0
				15Ch (R/W) = 2784.0
				15Dh (R/W) = 2792.0
				15Eh (R/W) = 2800.0
				15Fh (R/W) = 2808.0
				160h (R/W) = 2816.0
				161h (R/W) = 2824.0
				162h (R/W) = 2832.0
				163h (R/W) = 2840.0
				164h (R/W) = 2848.0
				165h (R/W) = 2856.0
				166h (R/W) = 2864.0
				167h (R/W) = 2872.0
				168h (R/W) = 2880.0
				169h (R/W) = 2888.0
				16Ah (R/W) = 2896.0
				16Bh (R/W) = 2904.0
				16Ch (R/W) = 2912.0
				16Dh (R/W) = 2920.0
				16Eh (R/W) = 2928.0
				16Fh (R/W) = 2936.0
				170h (R/W) = 2944.0
				171h (R/W) = 2952.0
				172h (R/W) = 2960.0
				173h (R/W) = 2968.0
				174h (R/W) = 2976.0
				175h (R/W) = 2984.0
				176h (R/W) = 2992.0
				177h (R/W) = 3000.0
				178h (R/W) = 3008.0
				179h (R/W) = 3016.0
				17Ah (R/W) = 3024.0
				17Bh (R/W) = 3032.0
				17Ch (R/W) = 3040.0
				17Dh (R/W) = 3048.0
				17Eh (R/W) = 3056.0
				17Fh (R/W) = 3064.0
				180h (R/W) = 3072.0
				181h (R/W) = 3080.0
				182h (R/W) = 3088.0
				183h (R/W) = 3096.0

**Table 32-24. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				184h (R/W) = 3104.0
				185h (R/W) = 3112.0
				186h (R/W) = 3120.0
				187h (R/W) = 3128.0
				188h (R/W) = 3136.0
				189h (R/W) = 3144.0
				18Ah (R/W) = 3152.0
				18Bh (R/W) = 3160.0
				18Ch (R/W) = 3168.0
				18Dh (R/W) = 3176.0
				18Eh (R/W) = 3184.0
				18Fh (R/W) = 3192.0
				190h (R/W) = 3200.0
				191h (R/W) = 3208.0
				192h (R/W) = 3216.0
				193h (R/W) = 3224.0
				194h (R/W) = 3232.0
				195h (R/W) = 3240.0
				196h (R/W) = 3248.0
				197h (R/W) = 3256.0
				198h (R/W) = 3264.0
				199h (R/W) = 3272.0
				19Ah (R/W) = 3280.0
				19Bh (R/W) = 3288.0
				19Ch (R/W) = 3296.0
				19Dh (R/W) = 3304.0
				19Eh (R/W) = 3312.0
				19Fh (R/W) = 3320.0
				1A0h (R/W) = 3328.0
				1A1h (R/W) = 3336.0
				1A2h (R/W) = 3344.0
				1A3h (R/W) = 3352.0
				1A4h (R/W) = 3360.0
				1A5h (R/W) = 3368.0
				1A6h (R/W) = 3376.0
				1A7h (R/W) = 3384.0
				1A8h (R/W) = 3392.0
				1A9h (R/W) = 3400.0
				1AAh (R/W) = 3408.0
				1ABh (R/W) = 3416.0
				1ACh (R/W) = 3424.0
				1ADh (R/W) = 3432.0
				1AEh (R/W) = 3440.0
				1AFh (R/W) = 3448.0
				1B0h (R/W) = 3456.0
				1B1h (R/W) = 3464.0
				1B2h (R/W) = 3472.0
				1B3h (R/W) = 3480.0
				1B4h (R/W) = 3488.0
				1B5h (R/W) = 3496.0
				1B6h (R/W) = 3504.0
				1B7h (R/W) = 3512.0
				1B8h (R/W) = 3520.0
				1B9h (R/W) = 3528.0
				1BAh (R/W) = 3536.0
				1BBh (R/W) = 3544.0
				1BCh (R/W) = 3552.0
				1BDh (R/W) = 3560.0
				1BEh (R/W) = 3568.0
				1BFh (R/W) = 3576.0
				1C0h (R/W) = 3584.0
				1C1h (R/W) = 3592.0
				1C2h (R/W) = 3600.0
				1C3h (R/W) = 3608.0
				1C4h (R/W) = 3616.0

**Table 32-24. USBTXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				1C5h (R/W) = 3624.0
				1C6h (R/W) = 3632.0
				1C7h (R/W) = 3640.0
				1C8h (R/W) = 3648.0
				1C9h (R/W) = 3656.0
				1CAh (R/W) = 3664.0
				1CBh (R/W) = 3672.0
				1CCh (R/W) = 3680.0
				1CDh (R/W) = 3688.0
				1CEh (R/W) = 3696.0
				1CFh (R/W) = 3704.0
				1D0h (R/W) = 3712.0
				1D1h (R/W) = 3720.0
				1D2h (R/W) = 3728.0
				1D3h (R/W) = 3736.0
				1D4h (R/W) = 3744.0
				1D5h (R/W) = 3752.0
				1D6h (R/W) = 3760.0
				1D7h (R/W) = 3768.0
				1D8h (R/W) = 3776.0
				1D9h (R/W) = 3784.0
				1DAh (R/W) = 3792.0
				1DBh (R/W) = 3800.0
				1DCh (R/W) = 3808.0
				1DDh (R/W) = 3816.0
				1DEh (R/W) = 3824.0
				1DFh (R/W) = 3832.0
				1E0h (R/W) = 3840.0
				1E1h (R/W) = 3848.0
				1E2h (R/W) = 3856.0
				1E3h (R/W) = 3864.0
				1E4h (R/W) = 3872.0
				1E5h (R/W) = 3880.0
				1E6h (R/W) = 3888.0
				1E7h (R/W) = 3896.0
				1E8h (R/W) = 3904.0
				1E9h (R/W) = 3912.0
				1EAh (R/W) = 3920.0
				1EBh (R/W) = 3928.0
				1ECh (R/W) = 3936.0
				1EDh (R/W) = 3944.0
				1EEh (R/W) = 3952.0
				1EFh (R/W) = 3960.0
				1F0h (R/W) = 3968.0
				1F1h (R/W) = 3976.0
				1F2h (R/W) = 3984.0
				1F3h (R/W) = 3992.0
				1F4h (R/W) = 4000.0
				1F5h (R/W) = 4008.0
				1F6h (R/W) = 4016.0
				1F7h (R/W) = 4024.0
				1F8h (R/W) = 4032.0
				1F9h (R/W) = 4040.0
				1FAh (R/W) = 4048.0
				1FBh (R/W) = 4056.0
				1FCh (R/W) = 4064.0
				1FDh (R/W) = 4072.0
				1FEh (R/W) = 4080.0
				1FFh (R/W) = 4088.0



### 32.6.2.20 USBRXFIFOADD Register (Offset = 66h) [Reset = 0000h]

USBRXFIFOADD is shown in [Figure 32-22](#) and described in [Table 32-25](#).

Return to the [Summary Table](#).

USB Receive FIFO Start Address

**Figure 32-22. USBRXFIFOADD Register**

15	14	13	12	11	10	9	8
RESERVED							ADDR
R-0h							R/W-0h
7	6	5	4	3	2	1	0
ADDR							
R/W-0h							

**Table 32-25. USBRXFIFOADD Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved

**Table 32-25. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8-0	ADDR	R/W	0h	Endpoint Data Reset type: SYSRSn 0h (R/W) = 0.0 1h (R/W) = 8.0 2h (R/W) = 16.0 3h (R/W) = 24.0 4h (R/W) = 32.0 5h (R/W) = 40.0 6h (R/W) = 48.0 7h (R/W) = 56.0 8h (R/W) = 64.0 9h (R/W) = 72.0 Ah (R/W) = 80.0 Bh (R/W) = 88.0 Ch (R/W) = 96.0 Dh (R/W) = 104.0 Eh (R/W) = 112.0 Fh (R/W) = 120.0 10h (R/W) = 128.0 11h (R/W) = 136.0 12h (R/W) = 144.0 13h (R/W) = 152.0 14h (R/W) = 160.0 15h (R/W) = 168.0 16h (R/W) = 176.0 17h (R/W) = 184.0 18h (R/W) = 192.0 19h (R/W) = 200.0 1Ah (R/W) = 208.0 1Bh (R/W) = 216.0 1Ch (R/W) = 224.0 1Dh (R/W) = 232.0 1Eh (R/W) = 240.0 1Fh (R/W) = 248.0 20h (R/W) = 256.0 21h (R/W) = 264.0 22h (R/W) = 272.0 23h (R/W) = 280.0 24h (R/W) = 288.0 25h (R/W) = 296.0 26h (R/W) = 304.0 27h (R/W) = 312.0 28h (R/W) = 320.0 29h (R/W) = 328.0 2Ah (R/W) = 336.0 2Bh (R/W) = 344.0 2Ch (R/W) = 352.0 2Dh (R/W) = 360.0 2Eh (R/W) = 368.0 2Fh (R/W) = 376.0 30h (R/W) = 384.0 31h (R/W) = 392.0 32h (R/W) = 400.0 33h (R/W) = 408.0 34h (R/W) = 416.0 35h (R/W) = 424.0 36h (R/W) = 432.0 37h (R/W) = 440.0 38h (R/W) = 448.0 39h (R/W) = 456.0 3Ah (R/W) = 464.0 3Bh (R/W) = 472.0 3Ch (R/W) = 480.0 3Dh (R/W) = 488.0 3Eh (R/W) = 496.0

**Table 32-25. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				3Fh (R/W) = 504.0
				40h (R/W) = 512.0
				41h (R/W) = 520.0
				42h (R/W) = 528.0
				43h (R/W) = 536.0
				44h (R/W) = 544.0
				45h (R/W) = 552.0
				46h (R/W) = 560.0
				47h (R/W) = 568.0
				48h (R/W) = 576.0
				49h (R/W) = 584.0
				4Ah (R/W) = 592.0
				4Bh (R/W) = 600.0
				4Ch (R/W) = 608.0
				4Dh (R/W) = 616.0
				4Eh (R/W) = 624.0
				4Fh (R/W) = 632.0
				50h (R/W) = 640.0
				51h (R/W) = 648.0
				52h (R/W) = 656.0
				53h (R/W) = 664.0
				54h (R/W) = 672.0
				55h (R/W) = 680.0
				56h (R/W) = 688.0
				57h (R/W) = 696.0
				58h (R/W) = 704.0
				59h (R/W) = 712.0
				5Ah (R/W) = 720.0
				5Bh (R/W) = 728.0
				5Ch (R/W) = 736.0
				5Dh (R/W) = 744.0
				5Eh (R/W) = 752.0
				5Fh (R/W) = 760.0
				60h (R/W) = 768.0
				61h (R/W) = 776.0
				62h (R/W) = 784.0
				63h (R/W) = 792.0
				64h (R/W) = 800.0
				65h (R/W) = 808.0
				66h (R/W) = 816.0
				67h (R/W) = 824.0
				68h (R/W) = 832.0
				69h (R/W) = 840.0
				6Ah (R/W) = 848.0
				6Bh (R/W) = 856.0
				6Ch (R/W) = 864.0
				6Dh (R/W) = 872.0
				6Eh (R/W) = 880.0
				6Fh (R/W) = 888.0
				70h (R/W) = 896.0
				71h (R/W) = 904.0
				72h (R/W) = 912.0
				73h (R/W) = 920.0
				74h (R/W) = 928.0
				75h (R/W) = 936.0
				76h (R/W) = 944.0
				77h (R/W) = 952.0
				78h (R/W) = 960.0
				79h (R/W) = 968.0
				7Ah (R/W) = 976.0
				7Bh (R/W) = 984.0
				7Ch (R/W) = 992.0
				7Dh (R/W) = 1000.0
				7Eh (R/W) = 1008.0
				7Fh (R/W) = 1016.0

**Table 32-25. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				80h (R/W) = 1024.0
				81h (R/W) = 1032.0
				82h (R/W) = 1040.0
				83h (R/W) = 1048.0
				84h (R/W) = 1056.0
				85h (R/W) = 1064.0
				86h (R/W) = 1072.0
				87h (R/W) = 1080.0
				88h (R/W) = 1088.0
				89h (R/W) = 1096.0
				8Ah (R/W) = 1104.0
				8Bh (R/W) = 1112.0
				8Ch (R/W) = 1120.0
				8Dh (R/W) = 1128.0
				8Eh (R/W) = 1136.0
				8Fh (R/W) = 1144.0
				90h (R/W) = 1152.0
				91h (R/W) = 1160.0
				92h (R/W) = 1168.0
				93h (R/W) = 1176.0
				94h (R/W) = 1184.0
				95h (R/W) = 1192.0
				96h (R/W) = 1200.0
				97h (R/W) = 1208.0
				98h (R/W) = 1216.0
				99h (R/W) = 1224.0
				9Ah (R/W) = 1232.0
				9Bh (R/W) = 1240.0
				9Ch (R/W) = 1248.0
				9Dh (R/W) = 1256.0
				9Eh (R/W) = 1264.0
				9Fh (R/W) = 1272.0
				A0h (R/W) = 1280.0
				A1h (R/W) = 1288.0
				A2h (R/W) = 1296.0
				A3h (R/W) = 1304.0
				A4h (R/W) = 1312.0
				A5h (R/W) = 1320.0
				A6h (R/W) = 1328.0
				A7h (R/W) = 1336.0
				A8h (R/W) = 1344.0
				A9h (R/W) = 1352.0
				AAh (R/W) = 1360.0
				ABh (R/W) = 1368.0
				ACh (R/W) = 1376.0
				ADh (R/W) = 1384.0
				A Eh (R/W) = 1392.0
				AFh (R/W) = 1400.0
				B0h (R/W) = 1408.0
				B1h (R/W) = 1416.0
				B2h (R/W) = 1424.0
				B3h (R/W) = 1432.0
				B4h (R/W) = 1440.0
				B5h (R/W) = 1448.0
				B6h (R/W) = 1456.0
				B7h (R/W) = 1464.0
				B8h (R/W) = 1472.0
				B9h (R/W) = 1480.0
				BAh (R/W) = 1488.0
				BBh (R/W) = 1496.0
				BCh (R/W) = 1504.0
				BDh (R/W) = 1512.0
				BEh (R/W) = 1520.0
				BFh (R/W) = 1528.0
				C0h (R/W) = 1536.0

**Table 32-25. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				C1h (R/W) = 1544.0
				C2h (R/W) = 1552.0
				C3h (R/W) = 1560.0
				C4h (R/W) = 1568.0
				C5h (R/W) = 1576.0
				C6h (R/W) = 1584.0
				C7h (R/W) = 1592.0
				C8h (R/W) = 1600.0
				C9h (R/W) = 1608.0
				CAh (R/W) = 1616.0
				CBh (R/W) = 1624.0
				CCh (R/W) = 1632.0
				CDh (R/W) = 1640.0
				CEh (R/W) = 1648.0
				CFh (R/W) = 1656.0
				D0h (R/W) = 1664.0
				D1h (R/W) = 1672.0
				D2h (R/W) = 1680.0
				D3h (R/W) = 1688.0
				D4h (R/W) = 1696.0
				D5h (R/W) = 1704.0
				D6h (R/W) = 1712.0
				D7h (R/W) = 1720.0
				D8h (R/W) = 1728.0
				D9h (R/W) = 1736.0
				DAh (R/W) = 1744.0
				DBh (R/W) = 1752.0
				DCh (R/W) = 1760.0
				DDh (R/W) = 1768.0
				DEh (R/W) = 1776.0
				DFh (R/W) = 1784.0
				E0h (R/W) = 1792.0
				E1h (R/W) = 1800.0
				E2h (R/W) = 1808.0
				E3h (R/W) = 1816.0
				E4h (R/W) = 1824.0
				E5h (R/W) = 1832.0
				E6h (R/W) = 1840.0
				E7h (R/W) = 1848.0
				E8h (R/W) = 1856.0
				E9h (R/W) = 1864.0
				EAh (R/W) = 1872.0
				EBh (R/W) = 1880.0
				ECh (R/W) = 1888.0
				EDh (R/W) = 1896.0
				EEh (R/W) = 1904.0
				EFh (R/W) = 1912.0
				F0h (R/W) = 1920.0
				F1h (R/W) = 1928.0
				F2h (R/W) = 1936.0
				F3h (R/W) = 1944.0
				F4h (R/W) = 1952.0
				F5h (R/W) = 1960.0
				F6h (R/W) = 1968.0
				F7h (R/W) = 1976.0
				F8h (R/W) = 1984.0
				F9h (R/W) = 1992.0
				FAh (R/W) = 2000.0
				FBh (R/W) = 2008.0
				FCh (R/W) = 2016.0
				FDh (R/W) = 2024.0
				FEh (R/W) = 2032.0
				FFh (R/W) = 2040.0
				100h (R/W) = 2048.0
				101h (R/W) = 2056.0

**Table 32-25. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				102h (R/W) = 2064.0
				103h (R/W) = 2072.0
				104h (R/W) = 2080.0
				105h (R/W) = 2088.0
				106h (R/W) = 2096.0
				107h (R/W) = 2104.0
				108h (R/W) = 2112.0
				109h (R/W) = 2120.0
				10Ah (R/W) = 2128.0
				10Bh (R/W) = 2136.0
				10Ch (R/W) = 2144.0
				10Dh (R/W) = 2152.0
				10Eh (R/W) = 2160.0
				10Fh (R/W) = 2168.0
				110h (R/W) = 2176.0
				111h (R/W) = 2184.0
				112h (R/W) = 2192.0
				113h (R/W) = 2200.0
				114h (R/W) = 2208.0
				115h (R/W) = 2216.0
				116h (R/W) = 2224.0
				117h (R/W) = 2232.0
				118h (R/W) = 2240.0
				119h (R/W) = 2248.0
				11Ah (R/W) = 2256.0
				11Bh (R/W) = 2264.0
				11Ch (R/W) = 2272.0
				11Dh (R/W) = 2280.0
				11Eh (R/W) = 2288.0
				11Fh (R/W) = 2296.0
				120h (R/W) = 2304.0
				121h (R/W) = 2312.0
				122h (R/W) = 2320.0
				123h (R/W) = 2328.0
				124h (R/W) = 2336.0
				125h (R/W) = 2344.0
				126h (R/W) = 2352.0
				127h (R/W) = 2360.0
				128h (R/W) = 2368.0
				129h (R/W) = 2376.0
				12Ah (R/W) = 2384.0
				12Bh (R/W) = 2392.0
				12Ch (R/W) = 2400.0
				12Dh (R/W) = 2408.0
				12Eh (R/W) = 2416.0
				12Fh (R/W) = 2424.0
				130h (R/W) = 2432.0
				131h (R/W) = 2440.0
				132h (R/W) = 2448.0
				133h (R/W) = 2456.0
				134h (R/W) = 2464.0
				135h (R/W) = 2472.0
				136h (R/W) = 2480.0
				137h (R/W) = 2488.0
				138h (R/W) = 2496.0
				139h (R/W) = 2504.0
				13Ah (R/W) = 2512.0
				13Bh (R/W) = 2520.0
				13Ch (R/W) = 2528.0
				13Dh (R/W) = 2536.0
				13Eh (R/W) = 2544.0
				13Fh (R/W) = 2552.0
				140h (R/W) = 2560.0
				141h (R/W) = 2568.0
				142h (R/W) = 2576.0

**Table 32-25. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				143h (R/W) = 2584.0
				144h (R/W) = 2592.0
				145h (R/W) = 2600.0
				146h (R/W) = 2608.0
				147h (R/W) = 2616.0
				148h (R/W) = 2624.0
				149h (R/W) = 2632.0
				14Ah (R/W) = 2640.0
				14Bh (R/W) = 2648.0
				14Ch (R/W) = 2656.0
				14Dh (R/W) = 2664.0
				14Eh (R/W) = 2672.0
				14Fh (R/W) = 2680.0
				150h (R/W) = 2688.0
				151h (R/W) = 2696.0
				152h (R/W) = 2704.0
				153h (R/W) = 2712.0
				154h (R/W) = 2720.0
				155h (R/W) = 2728.0
				156h (R/W) = 2736.0
				157h (R/W) = 2744.0
				158h (R/W) = 2752.0
				159h (R/W) = 2760.0
				15Ah (R/W) = 2768.0
				15Bh (R/W) = 2776.0
				15Ch (R/W) = 2784.0
				15Dh (R/W) = 2792.0
				15Eh (R/W) = 2800.0
				15Fh (R/W) = 2808.0
				160h (R/W) = 2816.0
				161h (R/W) = 2824.0
				162h (R/W) = 2832.0
				163h (R/W) = 2840.0
				164h (R/W) = 2848.0
				165h (R/W) = 2856.0
				166h (R/W) = 2864.0
				167h (R/W) = 2872.0
				168h (R/W) = 2880.0
				169h (R/W) = 2888.0
				16Ah (R/W) = 2896.0
				16Bh (R/W) = 2904.0
				16Ch (R/W) = 2912.0
				16Dh (R/W) = 2920.0
				16Eh (R/W) = 2928.0
				16Fh (R/W) = 2936.0
				170h (R/W) = 2944.0
				171h (R/W) = 2952.0
				172h (R/W) = 2960.0
				173h (R/W) = 2968.0
				174h (R/W) = 2976.0
				175h (R/W) = 2984.0
				176h (R/W) = 2992.0
				177h (R/W) = 3000.0
				178h (R/W) = 3008.0
				179h (R/W) = 3016.0
				17Ah (R/W) = 3024.0
				17Bh (R/W) = 3032.0
				17Ch (R/W) = 3040.0
				17Dh (R/W) = 3048.0
				17Eh (R/W) = 3056.0
				17Fh (R/W) = 3064.0
				180h (R/W) = 3072.0
				181h (R/W) = 3080.0
				182h (R/W) = 3088.0
				183h (R/W) = 3096.0

**Table 32-25. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				184h (R/W) = 3104.0
				185h (R/W) = 3112.0
				186h (R/W) = 3120.0
				187h (R/W) = 3128.0
				188h (R/W) = 3136.0
				189h (R/W) = 3144.0
				18Ah (R/W) = 3152.0
				18Bh (R/W) = 3160.0
				18Ch (R/W) = 3168.0
				18Dh (R/W) = 3176.0
				18Eh (R/W) = 3184.0
				18Fh (R/W) = 3192.0
				190h (R/W) = 3200.0
				191h (R/W) = 3208.0
				192h (R/W) = 3216.0
				193h (R/W) = 3224.0
				194h (R/W) = 3232.0
				195h (R/W) = 3240.0
				196h (R/W) = 3248.0
				197h (R/W) = 3256.0
				198h (R/W) = 3264.0
				199h (R/W) = 3272.0
				19Ah (R/W) = 3280.0
				19Bh (R/W) = 3288.0
				19Ch (R/W) = 3296.0
				19Dh (R/W) = 3304.0
				19Eh (R/W) = 3312.0
				19Fh (R/W) = 3320.0
				1A0h (R/W) = 3328.0
				1A1h (R/W) = 3336.0
				1A2h (R/W) = 3344.0
				1A3h (R/W) = 3352.0
				1A4h (R/W) = 3360.0
				1A5h (R/W) = 3368.0
				1A6h (R/W) = 3376.0
				1A7h (R/W) = 3384.0
				1A8h (R/W) = 3392.0
				1A9h (R/W) = 3400.0
				1AAh (R/W) = 3408.0
				1ABh (R/W) = 3416.0
				1ACh (R/W) = 3424.0
				1ADh (R/W) = 3432.0
				1AEh (R/W) = 3440.0
				1AFh (R/W) = 3448.0
				1B0h (R/W) = 3456.0
				1B1h (R/W) = 3464.0
				1B2h (R/W) = 3472.0
				1B3h (R/W) = 3480.0
				1B4h (R/W) = 3488.0
				1B5h (R/W) = 3496.0
				1B6h (R/W) = 3504.0
				1B7h (R/W) = 3512.0
				1B8h (R/W) = 3520.0
				1B9h (R/W) = 3528.0
				1BAh (R/W) = 3536.0
				1BBh (R/W) = 3544.0
				1BCh (R/W) = 3552.0
				1BDh (R/W) = 3560.0
				1BEh (R/W) = 3568.0
				1BFh (R/W) = 3576.0
				1C0h (R/W) = 3584.0
				1C1h (R/W) = 3592.0
				1C2h (R/W) = 3600.0
				1C3h (R/W) = 3608.0
				1C4h (R/W) = 3616.0



**Table 32-25. USBRXFIFOADD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				1C5h (R/W) = 3624.0
				1C6h (R/W) = 3632.0
				1C7h (R/W) = 3640.0
				1C8h (R/W) = 3648.0
				1C9h (R/W) = 3656.0
				1CAh (R/W) = 3664.0
				1CBh (R/W) = 3672.0
				1CCh (R/W) = 3680.0
				1CDh (R/W) = 3688.0
				1CEh (R/W) = 3696.0
				1CFh (R/W) = 3704.0
				1D0h (R/W) = 3712.0
				1D1h (R/W) = 3720.0
				1D2h (R/W) = 3728.0
				1D3h (R/W) = 3736.0
				1D4h (R/W) = 3744.0
				1D5h (R/W) = 3752.0
				1D6h (R/W) = 3760.0
				1D7h (R/W) = 3768.0
				1D8h (R/W) = 3776.0
				1D9h (R/W) = 3784.0
				1DAh (R/W) = 3792.0
				1DBh (R/W) = 3800.0
				1DCh (R/W) = 3808.0
				1DDh (R/W) = 3816.0
				1DEh (R/W) = 3824.0
				1DFh (R/W) = 3832.0
				1E0h (R/W) = 3840.0
				1E1h (R/W) = 3848.0
				1E2h (R/W) = 3856.0
				1E3h (R/W) = 3864.0
				1E4h (R/W) = 3872.0
				1E5h (R/W) = 3880.0
				1E6h (R/W) = 3888.0
				1E7h (R/W) = 3896.0
				1E8h (R/W) = 3904.0
				1E9h (R/W) = 3912.0
				1EAh (R/W) = 3920.0
				1EBh (R/W) = 3928.0
				1ECh (R/W) = 3936.0
				1EDh (R/W) = 3944.0
				1EEh (R/W) = 3952.0
				1EFh (R/W) = 3960.0
				1F0h (R/W) = 3968.0
				1F1h (R/W) = 3976.0
				1F2h (R/W) = 3984.0
				1F3h (R/W) = 3992.0
				1F4h (R/W) = 4000.0
				1F5h (R/W) = 4008.0
				1F6h (R/W) = 4016.0
				1F7h (R/W) = 4024.0
				1F8h (R/W) = 4032.0
				1F9h (R/W) = 4040.0
				1FAh (R/W) = 4048.0
				1FBh (R/W) = 4056.0
				1FCh (R/W) = 4064.0
				1FDh (R/W) = 4072.0
				1FEh (R/W) = 4080.0
				1FFh (R/W) = 4088.0
				200h (R/W) = 4095.0

### 32.6.2.21 USBCONTIM Register (Offset = 7Ah) [Reset = 11h]

USBCONTIM is shown in [Figure 32-23](#) and described in [Table 32-26](#).

Return to the [Summary Table](#).

USB Connect Timing

**Figure 32-23. USBCONTIM Register**

7	6	5	4	3	2	1	0
WTCON				WTID			
R/W-1h				R/W-1h			

**Table 32-26. USBCONTIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	WTCON	R/W	1h	The wait ID field configures the delay required from the enable of the ID detection to when the ID value is valid, in units of 4.369 ms. The default corresponds to 52.43 ms. Reset type: SYSRSn
3-0	WTID	R/W	1h	The connect wait field configures the wait required to allow for the user's connect/disconnect filter, in units of 533.3 ns. The default corresponds to 2.667 us. Reset type: SYSRSn

### 32.6.2.22 USBFSEOF Register (Offset = 7Dh) [Reset = 77h]

USBFSEOF is shown in [Figure 32-24](#) and described in [Table 32-27](#).

Return to the [Summary Table](#).

USB Full-Speed Last Transaction to End of Frame Timing

**Figure 32-24. USBFSEOF Register**

7	6	5	4	3	2	1	0
FSEOFG							
R/W-77h							

**Table 32-27. USBFSEOF Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	FSEOFG	R/W	77h	The full-speed end-of-frame gap field is used during full-speed transactions to configure the gap between the last transaction and the End-of-Frame (EOF), in units of 533.3 ns. The default corresponds to 63.46 us. Reset type: SYSRSn

### 32.6.2.23 USBLSEOF Register (Offset = 7Eh) [Reset = 72h]

USBLSEOF is shown in [Figure 32-25](#) and described in [Table 32-28](#).

Return to the [Summary Table](#).

USB Low-Speed Last Transaction to End of Frame Timing

**Figure 32-25. USBLSEOF Register**

7	6	5	4	3	2	1	0
LSEOFG							
R/W-72h							

**Table 32-28. USBLSEOF Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	LSEOFG	R/W	72h	The low-speed end-of-frame gap field is used during low-speed transactions to set the gap between the last transaction and the End-of-Frame (EOF), in units of 1.067 us. The default corresponds to 121.6 us. Reset type: SYSRSn

### 32.6.2.24 USBTXFUNCADDR0 Register (Offset = 80h) [Reset = 00h]

USBTXFUNCADDR0 is shown in [Figure 32-26](#) and described in [Table 32-29](#).

Return to the [Summary Table](#).

USB Transmit Functional Address Endpoint 0

**Figure 32-26. USBTXFUNCADDR0 Register**

7	6	5	4	3	2	1	0	
RESERVED							ADDR	
R-0h								R/W-0h

**Table 32-29. USBTXFUNCADDR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.25 USBTXHUBADDR0 Register (Offset = 82h) [Reset = 00h]

USBTXHUBADDR0 is shown in [Figure 32-27](#) and described in [Table 32-30](#).

Return to the [Summary Table](#).

USB Transmit Hub Address Endpoint 0

**Figure 32-27. USBTXHUBADDR0 Register**

7	6	5	4	3	2	1	0	
RESERVED							ADDR	
R-0h								R/W-0h

**Table 32-30. USBTXHUBADDR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.26 USBTXHUBPORT0 Register (Offset = 83h) [Reset = 00h]

USBTXHUBPORT0 is shown in [Figure 32-28](#) and described in [Table 32-31](#).

Return to the [Summary Table](#).

USB Transmit Hub Port Endpoint 0

**Figure 32-28. USBTXHUBPORT0 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 32-31. USBTXHUBPORT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Port specifies the USB hub port number. Reset type: SYSRSn

### 32.6.2.27 USBTXFUNCADDR1 Register (Offset = 88h) [Reset = 00h]

USBTXFUNCADDR1 is shown in [Figure 32-29](#) and described in [Table 32-32](#).

Return to the [Summary Table](#).

USB Transmit Functional Address Endpoint 1

**Figure 32-29. USBTXFUNCADDR1 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 32-32. USBTXFUNCADDR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn



### 32.6.2.28 USBTXHUBADDR1 Register (Offset = 8Ah) [Reset = 00h]

USBTXHUBADDR1 is shown in [Figure 32-30](#) and described in [Table 32-33](#).

Return to the [Summary Table](#).

USB Transmit Hub Address Endpoint 1

**Figure 32-30. USBTXHUBADDR1 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 32-33. USBTXHUBADDR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.29 USBTXHUBPORT1 Register (Offset = 8Bh) [Reset = 00h]

USBTXHUBPORT1 is shown in [Figure 32-31](#) and described in [Table 32-34](#).

Return to the [Summary Table](#).

USB Transmit Hub Port Endpoint 1

**Figure 32-31. USBTXHUBPORT1 Register**

7	6	5	4	3	2	1	0	
RESERVED							ADDR	
R-0h								R/W-0h

**Table 32-34. USBTXHUBPORT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Port specifies the USB hub port number. Reset type: SYSRSn

### 32.6.2.30 USBRxFUNCADDR1 Register (Offset = 8Ch) [Reset = 00h]

USBRxFUNCADDR1 is shown in [Figure 32-32](#) and described in [Table 32-35](#).

Return to the [Summary Table](#).

USB Receive Functional Address Endpoint 1

**Figure 32-32. USBRxFUNCADDR1 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 32-35. USBRxFUNCADDR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.31 USBRXHUBADDR1 Register (Offset = 8Eh) [Reset = 00h]

USBRXHUBADDR1 is shown in [Figure 32-33](#) and described in [Table 32-36](#).

Return to the [Summary Table](#).

USB Receive Hub Address Endpoint 1

**Figure 32-33. USBRXHUBADDR1 Register**

7	6	5	4	3	2	1	0
MULTTRAN		ADDR					
R/W-0h		R/W-0h					

**Table 32-36. USBRXHUBADDR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	MULTTRAN	R/W	0h	Hub has Multiple Translators Reset type: SYSRSn 0h (R/W) = Clear to indicate that the hub has a single transaction translator. 1h (R/W) = Set to indicate that the hub has multiple transaction translators.
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

### 32.6.2.32 USBRXHUBPORT1 Register (Offset = 8Fh) [Reset = 00h]

USBRXHUBPORT1 is shown in [Figure 32-34](#) and described in [Table 32-37](#).

Return to the [Summary Table](#).

USB Receive Hub Port Endpoint 1

**Figure 32-34. USBRXHUBPORT1 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 32-37. USBRXHUBPORT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

### 32.6.2.33 USBTXFUNCADDR2 Register (Offset = 90h) [Reset = 00h]

USBTXFUNCADDR2 is shown in [Figure 32-35](#) and described in [Table 32-38](#).

Return to the [Summary Table](#).

USB Transmit Functional Address Endpoint 2

**Figure 32-35. USBTXFUNCADDR2 Register**

7	6	5	4	3	2	1	0	
RESERVED							ADDR	
R-0h								R/W-0h

**Table 32-38. USBTXFUNCADDR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.34 USBTXHUBADDR2 Register (Offset = 92h) [Reset = 00h]

USBTXHUBADDR2 is shown in [Figure 32-36](#) and described in [Table 32-39](#).

Return to the [Summary Table](#).

USB Transmit Hub Address Endpoint 2

**Figure 32-36. USBTXHUBADDR2 Register**

7	6	5	4	3	2	1	0	
RESERVED							ADDR	
R-0h								R/W-0h

**Table 32-39. USBTXHUBADDR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.35 USBTXHUBPORT2 Register (Offset = 93h) [Reset = 00h]

USBTXHUBPORT2 is shown in [Figure 32-37](#) and described in [Table 32-40](#).

Return to the [Summary Table](#).

USB Transmit Hub Port Endpoint 2

**Figure 32-37. USBTXHUBPORT2 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h		R/W-0h					

**Table 32-40. USBTXHUBPORT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Port specifies the USB hub port number. Reset type: SYSRSn



### 32.6.2.36 USBRxFUNCADDR2 Register (Offset = 94h) [Reset = 00h]

USBRxFUNCADDR2 is shown in [Figure 32-38](#) and described in [Table 32-41](#).

Return to the [Summary Table](#).

USB Receive Functional Address Endpoint 2

**Figure 32-38. USBRxFUNCADDR2 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 32-41. USBRxFUNCADDR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.37 USBRXHUBADDR2 Register (Offset = 96h) [Reset = 00h]

USBRXHUBADDR2 is shown in [Figure 32-39](#) and described in [Table 32-42](#).

Return to the [Summary Table](#).

USB Receive Hub Address Endpoint 2

**Figure 32-39. USBRXHUBADDR2 Register**

7	6	5	4	3	2	1	0
MULTTRAN		ADDR					
R/W-0h		R/W-0h					

**Table 32-42. USBRXHUBADDR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	MULTTRAN	R/W	0h	Hub has Multiple Translators Reset type: SYSRSn 0h (R/W) = Clear to indicate that the hub has a single transaction translator. 1h (R/W) = Set to indicate that the hub has multiple transaction translators.
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

### 32.6.2.38 USBRXHUBPORT2 Register (Offset = 97h) [Reset = 00h]

USBRXHUBPORT2 is shown in [Figure 32-40](#) and described in [Table 32-43](#).

Return to the [Summary Table](#).

USB Receive Hub Port Endpoint 2

**Figure 32-40. USBRXHUBPORT2 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 32-43. USBRXHUBPORT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

### 32.6.2.39 USBTXFUNCADDR3 Register (Offset = 98h) [Reset = 00h]

USBTXFUNCADDR3 is shown in [Figure 32-41](#) and described in [Table 32-44](#).

Return to the [Summary Table](#).

USB Transmit Functional Address Endpoint 3

**Figure 32-41. USBTXFUNCADDR3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 32-44. USBTXFUNCADDR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.40 USBTXHUBADDR3 Register (Offset = 9Ah) [Reset = 00h]

USBTXHUBADDR3 is shown in [Figure 32-42](#) and described in [Table 32-45](#).

Return to the [Summary Table](#).

USB Transmit Hub Address Endpoint 3

**Figure 32-42. USBTXHUBADDR3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 32-45. USBTXHUBADDR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.41 USBTXHUBPORT3 Register (Offset = 9Bh) [Reset = 00h]

USBTXHUBPORT3 is shown in [Figure 32-43](#) and described in [Table 32-46](#).

Return to the [Summary Table](#).

USB Transmit Hub Port Endpoint 3

**Figure 32-43. USBTXHUBPORT3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h							R/W-0h

**Table 32-46. USBTXHUBPORT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Port specifies the USB hub port number. Reset type: SYSRSn

### 32.6.2.42 USBRxFUNCADDR3 Register (Offset = 9Ch) [Reset = 00h]

USBRxFUNCADDR3 is shown in [Figure 32-44](#) and described in [Table 32-47](#).

Return to the [Summary Table](#).

USB Receive Functional Address Endpoint 3

**Figure 32-44. USBRxFUNCADDR3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 32-47. USBRxFUNCADDR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Device Address specifies the USB bus address for the target Device. Reset type: SYSRSn

### 32.6.2.43 USBRXHUBADDR3 Register (Offset = 9Eh) [Reset = 00h]

USBRXHUBADDR3 is shown in [Figure 32-45](#) and described in [Table 32-48](#).

Return to the [Summary Table](#).

USB Receive Hub Address Endpoint 3

**Figure 32-45. USBRXHUBADDR3 Register**

7	6	5	4	3	2	1	0
MULTTRAN		ADDR					
R/W-0h		R/W-0h					

**Table 32-48. USBRXHUBADDR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	MULTTRAN	R/W	0h	Hub has Multiple Translators Reset type: SYSRSn 0h (R/W) = Clear to indicate that the hub has a single transaction translator. 1h (R/W) = Set to indicate that the hub has multiple transaction translators.
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn



### 32.6.2.44 USBRXHUBPORT3 Register (Offset = 9Fh) [Reset = 00h]

USBRXHUBPORT3 is shown in [Figure 32-46](#) and described in [Table 32-49](#).

Return to the [Summary Table](#).

USB Receive Hub Port Endpoint 3

**Figure 32-46. USBRXHUBPORT3 Register**

7	6	5	4	3	2	1	0
RESERVED							ADDR
R-0h			R/W-0h				

**Table 32-49. USBRXHUBPORT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	ADDR	R/W	0h	Hub Address Reset type: SYSRSn

### 32.6.2.45 USBCSRL0 Register (Offset = 102h) [Reset = 00h]

USBCSRL0 is shown in [Figure 32-47](#) and described in [Table 32-50](#).

Return to the [Summary Table](#).

USB Control and Status Endpoint 0 Low

**Figure 32-47. USBCSRL0 Register**

7	6	5	4	3	2	1	0
SETENDC_NAKTO	RXRDYC_STATUS	STALL_RQPKT	SETEND_ERROR	DATAEND_SETUP	STALLED	TXRDY	RXRDY
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-50. USBCSRL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SETENDC_NAKTO	W1C	0h	NAK Timeout. Software must clear this bit to allow the endpoint to continue. Reset type: SYSRSn 0h (R/W) = No timeout 1h (R/W) = Indicates that endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the USBNAKLMT register
6	RXRDYC_STATUS	R/W	0h	Status Packet. Setting this bit ensures that the DT bit is set in the USBCSRH0 register so that a DATA1 packet is used for the STATUS stage transaction. Reset type: SYSRSn 0h (R/W) = No transaction 1h (R/W) = The Endpoint 1 transmit interrupt is asserted.
5	STALL_RQPKT	R/W	0h	Request Packet. This bit is cleared when the RXRDY bit is set. Reset type: SYSRSn 0h (R/W) = No request 1h (R/W) = Initiates a STATUS stage transaction. This bit must be set at the same time as the TXRDY or REQPKT bit is set. This bit is automatically cleared when the STATUS stage is over.
4	SETEND_ERROR	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to perform a transaction with no response from the peripheral. The EP0 bit in the USBTXIS register is also set in this situation.
3	DATAEND_SETUP	R/W	0h	Setup Packet. Setting this bit always clears the DT bit in the USBCSRH0 register to send a DATA0 packet. Reset type: SYSRSn 0h (R/W) = Sends an OUT token. 1h (R/W) = Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set.
2	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No handshake has been received. 1h (R/W) = A STALL handshake has been received

**Table 32-50. USBCSRL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	TXRDY	R/W	0h	Transmit Packet Ready. If both the TXRDY and SETUP bits are set, a setup packet is sent. If just TXRDY is set, an OUT packet is sent. Reset type: SYSRSn 0h (R/W) = No transmit packet is ready. 1h (R/W) = Software sets this bit after loading a data packet into the TX FIFO. The EP0 bit in the USBTXIS register is also set in this situation.
0	RXRDY	R/W	0h	Receive Packet Ready. Software must clear this bit after the packet has been read from the FIFO to acknowledge that the data has been read from the FIFO. Reset type: SYSRSn 0h (R/W) = No receive packet has been received. 1h (R/W) = Indicates that a data packet has been received in the RX FIFO. The EP0 bit in the USBTXIS register is also set in this situation.

### 32.6.2.46 USBCSRH0 Register (Offset = 103h) [Reset = 00h]

USBCSRH0 is shown in [Figure 32-48](#) and described in [Table 32-51](#).

Return to the [Summary Table](#).

USB Control and Status Endpoint 0 High

**Figure 32-48. USBCSRH0 Register**

7	6	5	4	3	2	1	0
RESERVED					DTWE	DT	FLUSH
R-0h					R/W-0h	R/W-0h	R/W-0h

**Table 32-51. USBCSRH0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	RESERVED	R	0h	Reserved
2	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the endpoint 0 data toggle to be written (see DT bit).
1	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the endpoint 0 data toggle. If DTWE is set, this bit may be written with the required setting of the data toggle. If DTWE is Low, this bit cannot be written. Care should be taken when writing to this bit as it should only be changed to RESET USB endpoint 0. Reset type: SYSRSn
0	FLUSH	R/W	0h	Flush FIFO. This bit is automatically cleared after the flush is performed. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared. Note: This bit should only be set when TXRDY/RXRDY is set. At other times, it may cause data to be corrupted..

### 32.6.2.47 USBCOUNT0 Register (Offset = 108h) [Reset = 00h]

USBCOUNT0 is shown in [Figure 32-49](#) and described in [Table 32-52](#).

Return to the [Summary Table](#).

USB Receive Byte Count Endpoint 0

**Figure 32-49. USBCOUNT0 Register**

7	6	5	4	3	2	1	0
RESERVED		COUNT					
R-0h		R/W-0h					

**Table 32-52. USBCOUNT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	COUNT	R/W	0h	FIFO Count. COUNT is a read-only value that indicates the number of received data bytes in the endpoint 0 FIFO. Reset type: SYSRSn

### 32.6.2.48 USBTYPE0 Register (Offset = 10Ah) [Reset = 00h]

USBTYPE0 is shown in [Figure 32-50](#) and described in [Table 32-53](#).

Return to the [Summary Table](#).

USB Type Endpoint 0

**Figure 32-50. USBTYPE0 Register**

7	6	5	4	3	2	1	0
SPEED		RESERVED					
R/W-0h		R-0h					

**Table 32-53. USBTYPE0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed specifies the operating speed of the target Device. If selected, the target is assumed to have the same connection speed as the USB controller. Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-0	RESERVED	R	0h	Reserved

### 32.6.2.49 USBNAKLMT Register (Offset = 10Bh) [Reset = 00h]

USBNAKLMT is shown in [Figure 32-51](#) and described in [Table 32-54](#).

Return to the [Summary Table](#).

USB NAK Limit

**Figure 32-51. USBNAKLMT Register**

7	6	5	4	3	2	1	0
RESERVED				NAKLMT			
R-0h				R/W-0h			

**Table 32-54. USBNAKLMT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	NAKLMT	R/W	0h	EP0 NAK Limit specifies the number of frames after receiving a stream of NAK responses. Reset type: SYSRSn

### 32.6.2.50 USBTXMAXP1 Register (Offset = 110h) [Reset = 0000h]

USBTXMAXP1 is shown in [Figure 32-52](#) and described in [Table 32-55](#).

Return to the [Summary Table](#).

USB Maximum Transmit Data Endpoint 1

**Figure 32-52. USBTXMAXP1 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 32-55. USBTXMAXP1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn



### 32.6.2.51 USBTXCSRL1 Register (Offset = 112h) [Reset = 00h]

USBTXCSRL1 is shown in [Figure 32-53](#) and described in [Table 32-56](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 1 Low

**Figure 32-53. USBTXCSRL1 Register**

7	6	5	4	3	2	1	0
NAKTO	CLRDT	STALLED	STALL_SETUP	FLUSH	UNDRN_ERRO R1	FIFONE	TXRDY
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-56. USBTXCSRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NAKTO	R/W	0h	NAK Timeout. Software must clear this bit to allow the endpoint to continue. Reset type: SYSRSn 0h (R/W) = No timeout 1h (R/W) = Bulk endpoints only: Indicates that the transmit endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVAL[n] register.
6	CLRDT	R/W	0h	Clear DataToggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBTXCSRH[n] register.
5	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = A STALL handshake has not been received 1h (R/W) = Indicates that a STALL handshake has been received. When this bit is set, any DMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared.
4	STALL_SETUP	R/W	0h	Setup Packet. Reset type: SYSRSn 0h (R/W) = No SETUP token is sent. 1h (R/W) = Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set. Note: Setting this bit also clears the DT bit in the USBTXCSRH[n] register.
3	FLUSH	R/W	0h	Flush FIFO. This bit can be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.

**Table 32-56. USBTXCSRL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	UNDRN_ERROR1	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the USBTXIS register is set, and the FIFO is completely flushed in this situation. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONE	R/W	0h	FIFO Not Empty Reset type: SYSRSn 0h (R/W) = The FIFO is empty 1h (R/W) = At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0h	Transmit Packet Ready. This bit is cleared automatically when a data packet has been transmitted. The EPn bit in the USBTXIS register is also set at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO. Reset type: SYSRSn 0h (R/W) = No transmit packet is ready. 1h (R/W) = Software sets this bit after loading a data packet into the TX FIFO.

### 32.6.2.52 USBTXCSRH1 Register (Offset = 113h) [Reset = 00h]

USBTXCSRH1 is shown in [Figure 32-54](#) and described in [Table 32-57](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 1 High

**Figure 32-54. USBTXCSRH1 Register**

7	6	5	4	3	2	1	0
AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD	DTWE	DT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-57. USBTXCSRH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOSET	R/W	0h	Auto Set Reset type: SYSRSn 0h (R/W) = The TXRDY bit must be set manually. 1h (R/W) = Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXP[n]) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.
6	ISO	R/W	0h	Isochronous Transfers Reset type: SYSRSn 0h (R/W) = Enables the transmit endpoint for bulk or interrupt transfers. 1h (R/W) = Enables the transmit endpoint for isochronous transfers.
5	MODE	R/W	0h	Mode Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions. Reset type: SYSRSn 0h (R/W) = Enables the endpoint direction as RX. 1h (R/W) = Enables the endpoint direction as TX.
4	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three /RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the transmit endpoint. 1h (R/W) = Enables the DMA request for the transmit endpoint.
3	FDT	R/W	0h	Force Data Toggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	DMAMOD	R/W	0h	DMA Request Mode Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.

**Table 32-57. USBTXCSRH1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the transmit endpoint data to be written (see DT bit).
0	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the transmit endpoint data toggle. If DTWE is High, this bit can be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the transmit endpoint. Reset type: SYSRSn

### 32.6.2.53 USBRXMAXP1 Register (Offset = 114h) [Reset = 0000h]

USBRXMAXP1 is shown in [Figure 32-55](#) and described in [Table 32-58](#).

Return to the [Summary Table](#).

USB Maximum Receive Data Endpoint 1

**Figure 32-55. USBRXMAXP1 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 32-58. USBRXMAXP1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 32.6.2.54 USBRXCSRL1 Register (Offset = 116h) [Reset = 00h]

USBRXCSRL1 is shown in [Figure 32-56](#) and described in [Table 32-59](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 1 Low

**Figure 32-56. USBRXCSRL1 Register**

7	6	5	4	3	2	1	0
CLRDT	STALLED	STALLREQPKT	FLUSH	DATAERRNAK TO	OVERERROR1	FULL	RXRDY
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-59. USBRXCSRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	CLRDT	W1C	0h	Clear Data Toggle. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBRXCSRH[n] register.
6	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No handshake has been received. 1h (R/W) = A STALL handshake has been received. The EPn bit in the USBRXIS register is also set.
5	STALLREQPKT	R/W	0h	Request Packet. This bit is cleared when the RXRDY bit is set. Reset type: SYSRSn 0h (R/W) = No request 1h (R/W) = Requests an IN transaction.
4	FLUSH	R/W	0h	Flush FIFO. If the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Note: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared
3	DATAERRNAKTO	R/W	0h	Data Error / NAK Timeout Reset type: SYSRSn 0h (R/W) = Normal operation 1h (R/W) = Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared. Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBRXINTERVAL[n] register. Software must clear this bit to allow the endpoint to continue.
2	OVERERROR1	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to receive a packet and no data packet has been received. The Epn bit in the USBRXIS register is set in this situation.
1	FULL	R/W	0h	FIFO Full Reset type: SYSRSn 0h (R/W) = The receive FIFO is not full. 1h (R/W) = No more packets can be loaded into the receive FIFO.

**Table 32-59. USBRXCSRL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RXRDY	R/W	0h	Receive Packet Ready. If the AUTOCLR bit in the USBRXCSRH[n] register is set, then the this bit is automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO Reset type: SYSRSn 0h (R/W) = No data packet has been received. 1h (R/W) = Indicates that a data packet has been received. The EPn bit in the USBTXIS register is also set in this situation

### 32.6.2.55 USBRXCSRH1 Register (Offset = 117h) [Reset = 00h]

USBRXCSRH1 is shown in [Figure 32-57](#) and described in [Table 32-60](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 1 High

**Figure 32-57. USBRXCSRH1 Register**

7	6	5	4	3	2	1	0
AUTOCL	ISOAUTORQ	DMAEN	DISNYETPIDERR	DMAMOD	DTWE	DT	RESERVED
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-60. USBRXCSRH1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOCL	W1C	0h	Auto Clear Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using DMA to unload the receive FIFO as data is read from the receive FIFO in 4-byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXP[n] register,
6	ISOAUTORQ	R/W	0h	Auto Request Note: This bit is automatically cleared when a short packet is received. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the REQPKT bit to be automatically set when the RXRDY bit is cleared
5	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the receive endpoint. 1h (R/W) = Enables the DMA request for the receive endpoint.
4	DISNYETPIDERR	R/W	0h	PID Error. This bit is ignored in bulk or interrupt transactions. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Indicates a PID error in the received packet of an isochronous transaction.
3	DMAMOD	R/W	0h	DMAMOD Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete.
2	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the receive endpoint data to be written (see DT bit).



**Table 32-60. USBRXCSRH1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the receive data toggle. If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint. Reset type: SYSRSn
0	RESERVED	R/W	0h	Reserved

### 32.6.2.56 USBRXCOUNT1 Register (Offset = 118h) [Reset = 0000h]

USBRXCOUNT1 is shown in [Figure 32-58](#) and described in [Table 32-61](#).

Return to the [Summary Table](#).

USB Receive Byte Count Endpoint 1

**Figure 32-58. USBRXCOUNT1 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 32-61. USBRXCOUNT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R	0h	Receive Packet Count indicates the number of bytes in the receive packet. Reset type: SYSRSn

### 32.6.2.57 USBTXTYPE1 Register (Offset = 11Ah) [Reset = 00h]

USBTXTYPE1 is shown in [Figure 32-59](#) and described in [Table 32-62](#).

Return to the [Summary Table](#).

USB Host Transmit Configure Type Endpoint 1

**Figure 32-59. USBTXTYPE1 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 32-62. USBTXTYPE1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 32.6.2.58 USBTXINTERVAL1 Register (Offset = 11Bh) [Reset = 00h]

USBTXINTERVAL1 is shown in [Figure 32-60](#) and described in [Table 32-63](#).

Return to the [Summary Table](#).

USB Host Transmit Interval Endpoint 1

**Figure 32-60. USBTXINTERVAL1 Register**

7	6	5	4	3	2	1	0
TXPOLLNAKLMT							
R/W-0h							

**Table 32-63. USBTXINTERVAL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TXPOLLNAKLMT	R/W	0h	TX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 32.6.2.59 USBRXTYPE1 Register (Offset = 11Ch) [Reset = 00h]

USBRXTYPE1 is shown in [Figure 32-61](#) and described in [Table 32-64](#).

Return to the [Summary Table](#).

USB Host Configure Receive Type Endpoint 1

**Figure 32-61. USBRXTYPE1 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 32-64. USBRXTYPE1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 32.6.2.60 USBRXINTERVAL1 Register (Offset = 11Dh) [Reset = 00h]

USBRXINTERVAL1 is shown in [Figure 32-62](#) and described in [Table 32-65](#).

Return to the [Summary Table](#).

USB Host Receive Polling Interval Endpoint 1

**Figure 32-62. USBRXINTERVAL1 Register**

7	6	5	4	3	2	1	0
RXPOLLNAKLMT							
R/W-0h							

**Table 32-65. USBRXINTERVAL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	RXPOLLNAKLMT	R/W	0h	RX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 32.6.2.61 USBTXMAXP2 Register (Offset = 120h) [Reset = 0000h]

USBTXMAXP2 is shown in [Figure 32-63](#) and described in [Table 32-66](#).

Return to the [Summary Table](#).

USB Maximum Transmit Data Endpoint 2

**Figure 32-63. USBTXMAXP2 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 32-66. USBTXMAXP2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 32.6.2.62 USBTXCSRL2 Register (Offset = 122h) [Reset = 00h]

USBTXCSRL2 is shown in [Figure 32-64](#) and described in [Table 32-67](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 2 Low

**Figure 32-64. USBTXCSRL2 Register**

7	6	5	4	3	2	1	0
NAKTO	CLRDT	STALLED	STALL_SETUP	FLUSH	UNDRNERROR 2	FIFONE	TXRDY
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-67. USBTXCSRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NAKTO	R/W	0h	NAK Timeout. Software must clear this bit to allow the endpoint to continue. Reset type: SYSRSn 0h (R/W) = No timeout 1h (R/W) = Bulk endpoints only: Indicates that the transmit endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVAL[n] register.
6	CLRDT	R/W	0h	Clear DataToggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBTXCSRH[n] register.
5	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = A STALL handshake has not been received 1h (R/W) = Indicates that a STALL handshake has been received. When this bit is set, any DMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared.
4	STALL_SETUP	R/W	0h	Setup Packet. Reset type: SYSRSn 0h (R/W) = No SETUP token is sent. 1h (R/W) = Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set. Note: Setting this bit also clears the DT bit in the USBTXCSRH[n] register.
3	FLUSH	R/W	0h	Flush FIFO. This bit can be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.



**Table 32-67. USBTXCSRL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	UNDRNERROR2	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the USBTXIS register is set, and the FIFO is completely flushed in this situation. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONE	R/W	0h	FIFO Not Empty Reset type: SYSRSn 0h (R/W) = The FIFO is empty 1h (R/W) = At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0h	Transmit Packet Ready. This bit is cleared automatically when a data packet has been transmitted. The EPn bit in the USBTXIS register is also set at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO. Reset type: SYSRSn 0h (R/W) = No transmit packet is ready. 1h (R/W) = Software sets this bit after loading a data packet into the TX FIFO.

### 32.6.2.63 USBTXCSRH2 Register (Offset = 123h) [Reset = 00h]

USBTXCSRH2 is shown in [Figure 32-65](#) and described in [Table 32-68](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 2 High

**Figure 32-65. USBTXCSRH2 Register**

7	6	5	4	3	2	1	0
AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD	DTWE	DT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-68. USBTXCSRH2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOSET	R/W	0h	Auto Set Reset type: SYSRSn 0h (R/W) = The TXRDY bit must be set manually. 1h (R/W) = Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXP[n]) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.
6	ISO	R/W	0h	Isochronous Transfers Reset type: SYSRSn 0h (R/W) = Enables the transmit endpoint for bulk or interrupt transfers. 1h (R/W) = Enables the transmit endpoint for isochronous transfers.
5	MODE	R/W	0h	Mode Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions. Reset type: SYSRSn 0h (R/W) = Enables the endpoint direction as RX. 1h (R/W) = Enables the endpoint direction as TX.
4	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three /RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the transmit endpoint. 1h (R/W) = Enables the DMA request for the transmit endpoint.
3	FDT	R/W	0h	Force Data Toggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	DMAMOD	R/W	0h	DMA Request Mode Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.

**Table 32-68. USBTXCSRH2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the transmit endpoint data to be written (see DT bit).
0	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the transmit endpoint data toggle. If DTWE is High, this bit can be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the transmit endpoint. Reset type: SYSRSn

### 32.6.2.64 USBRXMAXP2 Register (Offset = 124h) [Reset = 0000h]

USBRXMAXP2 is shown in [Figure 32-66](#) and described in [Table 32-69](#).

Return to the [Summary Table](#).

USB Maximum Receive Data Endpoint 2

**Figure 32-66. USBRXMAXP2 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 32-69. USBRXMAXP2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 32.6.2.65 USBRXCSRL2 Register (Offset = 126h) [Reset = 00h]

USBRXCSRL2 is shown in [Figure 32-67](#) and described in [Table 32-70](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 2 Low

**Figure 32-67. USBRXCSRL2 Register**

7	6	5	4	3	2	1	0
CLRDT	STALLED	STALLREQPKT	FLUSH	DATAERRNAK TO	OVERERROR2	FULL	RXRDY
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-70. USBRXCSRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	CLRDT	W1C	0h	Clear Data Toggle. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBRXCSRH[n] register.
6	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No handshake has been received. 1h (R/W) = A STALL handshake has been received. The EPn bit in the USBRXIS register is also set.
5	STALLREQPKT	R/W	0h	Request Packet. This bit is cleared when the RXRDY bit is set. Reset type: SYSRSn 0h (R/W) = No request 1h (R/W) = Requests an IN transaction.
4	FLUSH	R/W	0h	Flush FIFO. If the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Note: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared
3	DATAERRNAKTO	R/W	0h	Data Error / NAK Timeout Reset type: SYSRSn 0h (R/W) = Normal operation 1h (R/W) = Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared. Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBRXINTERVAL[n] register. Software must clear this bit to allow the endpoint to continue.
2	OVERERROR2	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to receive a packet and no data packet has been received. The Epn bit in the USBRXIS register is set in this situation.
1	FULL	R/W	0h	FIFO Full Reset type: SYSRSn 0h (R/W) = The receive FIFO is not full. 1h (R/W) = No more packets can be loaded into the receive FIFO.

**Table 32-70. USBRXCSRL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RXRDY	R/W	0h	Receive Packet Ready. If the AUTOCLR bit in the USBRXCSRH[n] register is set, then the this bit is automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO Reset type: SYSRSn 0h (R/W) = No data packet has been received. 1h (R/W) = Indicates that a data packet has been received. The EPn bit in the USBTXIS register is also set in this situation

### 32.6.2.66 USBRXCSRH2 Register (Offset = 127h) [Reset = 00h]

USBRXCSRH2 is shown in [Figure 32-68](#) and described in [Table 32-71](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 2 High

**Figure 32-68. USBRXCSRH2 Register**

7	6	5	4	3	2	1	0
AUTOCL	ISOAUTORQ	DMAEN	DISNYETPIDERR	DMAMOD	DTWE	DT	RESERVED
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-71. USBRXCSRH2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOCL	W1C	0h	Auto Clear Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the RXRDY bit to be automatically cleared when a packet of USBRMAXP[n] bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using DMA to unload the receive FIFO as data is read from the receive FIFO in 4-byte chunks regardless of the value of the MAXLOAD field in the USBRMAXP[n] register,
6	ISOAUTORQ	R/W	0h	Auto Request Note: This bit is automatically cleared when a short packet is received. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the REQPKT bit to be automatically set when the RXRDY bit is cleared
5	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the receive endpoint. 1h (R/W) = Enables the DMA request for the receive endpoint.
4	DISNYETPIDERR	R/W	0h	PID Error. This bit is ignored in bulk or interrupt transactions. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Indicates a PID error in the received packet of an isochronous transaction.
3	DMAMOD	R/W	0h	DMAMOD Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete.
2	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the receive endpoint data to be written (see DT bit).

**Table 32-71. USBRXCSRH2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the receive data toggle. If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint. Reset type: SYSRSn
0	RESERVED	R/W	0h	Reserved



### 32.6.2.67 USBRXCOUNT2 Register (Offset = 128h) [Reset = 0000h]

USBRXCOUNT2 is shown in [Figure 32-69](#) and described in [Table 32-72](#).

Return to the [Summary Table](#).

USB Receive Byte Count Endpoint 2

**Figure 32-69. USBRXCOUNT2 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 32-72. USBRXCOUNT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R	0h	Receive Packet Count indicates the number of bytes in the receive packet. Reset type: SYSRSn

### 32.6.2.68 USBTXTYPE2 Register (Offset = 12Ah) [Reset = 00h]

USBTXTYPE2 is shown in [Figure 32-70](#) and described in [Table 32-73](#).

Return to the [Summary Table](#).

USB Host Transmit Configure Type Endpoint 2

**Figure 32-70. USBTXTYPE2 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 32-73. USBTXTYPE2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 32.6.2.69 USBTXINTERVAL2 Register (Offset = 12Bh) [Reset = 00h]

USBTXINTERVAL2 is shown in [Figure 32-71](#) and described in [Table 32-74](#).

Return to the [Summary Table](#).

USB Host Transmit Interval Endpoint 2

**Figure 32-71. USBTXINTERVAL2 Register**

7	6	5	4	3	2	1	0
TXPOLLNAKLMT							
R/W-0h							

**Table 32-74. USBTXINTERVAL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TXPOLLNAKLMT	R/W	0h	TX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 32.6.2.70 USBRXTYPE2 Register (Offset = 12Ch) [Reset = 00h]

USBRXTYPE2 is shown in [Figure 32-72](#) and described in [Table 32-75](#).

Return to the [Summary Table](#).

USB Host Configure Receive Type Endpoint 2

**Figure 32-72. USBRXTYPE2 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 32-75. USBRXTYPE2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 32.6.2.71 USBRXINTERVAL2 Register (Offset = 12Dh) [Reset = 00h]

USBRXINTERVAL2 is shown in [Figure 32-73](#) and described in [Table 32-76](#).

Return to the [Summary Table](#).

USB Host Receive Polling Interval Endpoint 2

**Figure 32-73. USBRXINTERVAL2 Register**

7	6	5	4	3	2	1	0
RXPOLLNAKLMT							
R/W-0h							

**Table 32-76. USBRXINTERVAL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	RXPOLLNAKLMT	R/W	0h	RX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 32.6.2.72 USBTXMAXP3 Register (Offset = 130h) [Reset = 0000h]

USBTXMAXP3 is shown in [Figure 32-74](#) and described in [Table 32-77](#).

Return to the [Summary Table](#).

USB Maximum Transmit Data Endpoint 3

**Figure 32-74. USBTXMAXP3 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 32-77. USBTXMAXP3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 32.6.2.73 USBTXCSRL3 Register (Offset = 132h) [Reset = 00h]

USBTXCSRL3 is shown in [Figure 32-75](#) and described in [Table 32-78](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 3 Low

**Figure 32-75. USBTXCSRL3 Register**

7	6	5	4	3	2	1	0
NAKTO	CLRDT	STALLED	STALL_SETUP	FLUSH	UNDRNERROR 3	FIFONE	TXRDY
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-78. USBTXCSRL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NAKTO	R/W	0h	NAK Timeout. Software must clear this bit to allow the endpoint to continue. Reset type: SYSRSn 0h (R/W) = No timeout 1h (R/W) = Bulk endpoints only: Indicates that the transmit endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVAL[n] register.
6	CLRDT	R/W	0h	Clear DataToggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBTXCSRH[n] register.
5	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = A STALL handshake has not been received 1h (R/W) = Indicates that a STALL handshake has been received. When this bit is set, any DMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared.
4	STALL_SETUP	R/W	0h	Setup Packet. Reset type: SYSRSn 0h (R/W) = No SETUP token is sent. 1h (R/W) = Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set. Note: Setting this bit also clears the DT bit in the USBTXCSRH[n] register.
3	FLUSH	R/W	0h	Flush FIFO. This bit can be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.

**Table 32-78. USBTXCSRL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	UNDRNERROR3	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the USBTXIS register is set, and the FIFO is completely flushed in this situation. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONE	R/W	0h	FIFO Not Empty Reset type: SYSRSn 0h (R/W) = The FIFO is empty 1h (R/W) = At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0h	Transmit Packet Ready. This bit is cleared automatically when a data packet has been transmitted. The EPn bit in the USBTXIS register is also set at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO. Reset type: SYSRSn 0h (R/W) = No transmit packet is ready. 1h (R/W) = Software sets this bit after loading a data packet into the TX FIFO.



### 32.6.2.74 USBTXCSRH3 Register (Offset = 133h) [Reset = 00h]

USBTXCSRH3 is shown in [Figure 32-76](#) and described in [Table 32-79](#).

Return to the [Summary Table](#).

USB Transmit Control and Status Endpoint 3 High

**Figure 32-76. USBTXCSRH3 Register**

7	6	5	4	3	2	1	0
AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD	DTWE	DT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-79. USBTXCSRH3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOSET	R/W	0h	Auto Set Reset type: SYSRSn 0h (R/W) = The TXRDY bit must be set manually. 1h (R/W) = Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXP[n]) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.
6	ISO	R/W	0h	Isochronous Transfers Reset type: SYSRSn 0h (R/W) = Enables the transmit endpoint for bulk or interrupt transfers. 1h (R/W) = Enables the transmit endpoint for isochronous transfers.
5	MODE	R/W	0h	Mode Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions. Reset type: SYSRSn 0h (R/W) = Enables the endpoint direction as RX. 1h (R/W) = Enables the endpoint direction as TX.
4	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three /RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the transmit endpoint. 1h (R/W) = Enables the DMA request for the transmit endpoint.
3	FDT	R/W	0h	Force Data Toggle Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints. Note: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	DMAMOD	R/W	0h	DMA Request Mode Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete. Note: This bit is valid only when the endpoint is operating in Bulk or Interrupt mode.

**Table 32-79. USBTXCSRH3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the transmit endpoint data to be written (see DT bit).
0	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the transmit endpoint data toggle. If DTWE is High, this bit can be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the transmit endpoint. Reset type: SYSRSn

### 32.6.2.75 USBRXMAXP3 Register (Offset = 134h) [Reset = 0000h]

USBRXMAXP3 is shown in [Figure 32-77](#) and described in [Table 32-80](#).

Return to the [Summary Table](#).

USB Maximum Receive Data Endpoint 3

**Figure 32-77. USBRXMAXP3 Register**

15	14	13	12	11	10	9	8
RESERVED					MAXLOAD		
R-0h					R/W-0h		
7	6	5	4	3	2	1	0
MAXLOAD							
R/W-0h							

**Table 32-80. USBRXMAXP3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	MAXLOAD	R/W	0h	Maximum Payload specifies the maximum payload in bytes per transaction. Reset type: SYSRSn

### 32.6.2.76 USBRXCSRL3 Register (Offset = 136h) [Reset = 00h]

USBRXCSRL3 is shown in [Figure 32-78](#) and described in [Table 32-81](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 3 Low

**Figure 32-78. USBRXCSRL3 Register**

7	6	5	4	3	2	1	0
CLRDT	STALLED	STALLREQPKT	FLUSH	DATAERRNAK TO	OVERERROR3	FULL	RXRDY
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-81. USBRXCSRL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	CLRDT	W1C	0h	Clear Data Toggle. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Writing a 1 to this bit clears the DT bit in the USBRXCSRH[n] register.
6	STALLED	R/W	0h	Endpoint Stalled. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No handshake has been received. 1h (R/W) = A STALL handshake has been received. The EPn bit in the USBRXIS register is also set.
5	STALLREQPKT	R/W	0h	Request Packet. This bit is cleared when the RXRDY bit is set. Reset type: SYSRSn 0h (R/W) = No request 1h (R/W) = Requests an IN transaction.
4	FLUSH	R/W	0h	Flush FIFO. If the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO. Note: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Flushes the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared
3	DATAERRNAKTO	R/W	0h	Data Error / NAK Timeout Reset type: SYSRSn 0h (R/W) = Normal operation 1h (R/W) = Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared. Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBRXINTERVAL[n] register. Software must clear this bit to allow the endpoint to continue.
2	OVERERROR3	R/W	0h	Error. Software must clear this bit. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Three attempts have been made to receive a packet and no data packet has been received. The Epn bit in the USBRXIS register is set in this situation.
1	FULL	R/W	0h	FIFO Full Reset type: SYSRSn 0h (R/W) = The receive FIFO is not full. 1h (R/W) = No more packets can be loaded into the receive FIFO.

**Table 32-81. USBRXCSRL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RXRDY	R/W	0h	Receive Packet Ready. If the AUTOCLR bit in the USBRXCSRH[n] register is set, then the this bit is automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO Reset type: SYSRSn 0h (R/W) = No data packet has been received. 1h (R/W) = Indicates that a data packet has been received. The EPn bit in the USBTXIS register is also set in this situation

### 32.6.2.77 USBRXCSRH3 Register (Offset = 137h) [Reset = 00h]

USBRXCSRH3 is shown in [Figure 32-79](#) and described in [Table 32-82](#).

Return to the [Summary Table](#).

USB Receive Control and Status Endpoint 3 High

**Figure 32-79. USBRXCSRH3 Register**

7	6	5	4	3	2	1	0
AUTOCL	ISOAUTORQ	DMAEN	DISNYETPIDERR	DMAMOD	DTWE	DT	RESERVED
W1C-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 32-82. USBRXCSRH3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	AUTOCL	W1C	0h	Auto Clear Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXP[n] bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using DMA to unload the receive FIFO as data is read from the receive FIFO in 4-byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXP[n] register,
6	ISOAUTORQ	R/W	0h	Auto Request Note: This bit is automatically cleared when a short packet is received. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Enables the REQPKT bit to be automatically set when the RXRDY bit is cleared
5	DMAEN	R/W	0h	DMA Request Enable Note: Three TX and three RX endpoints can be connected to the DMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly Reset type: SYSRSn 0h (R/W) = Disables the DMA request for the receive endpoint. 1h (R/W) = Enables the DMA request for the receive endpoint.
4	DISNYETPIDERR	R/W	0h	PID Error. This bit is ignored in bulk or interrupt transactions. Reset type: SYSRSn 0h (R/W) = No error 1h (R/W) = Indicates a PID error in the received packet of an isochronous transaction.
3	DMAMOD	R/W	0h	DMAMOD Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared. Reset type: SYSRSn 0h (R/W) = An interrupt is generated after every DMA packet transfer. 1h (R/W) = An interrupt is generated only after the entire DMA transfer is complete.
2	DTWE	R/W	0h	Data Toggle Write Enable. This bit is automatically cleared once the new value is written. Reset type: SYSRSn 0h (R/W) = The DT bit cannot be written. 1h (R/W) = Enables the current state of the receive endpoint data to be written (see DT bit).

**Table 32-82. USBRXCSRH3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	DT	R/W	0h	Data Toggle. When read, this bit indicates the current state of the receive data toggle. If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint. Reset type: SYSRSn
0	RESERVED	R/W	0h	Reserved

### 32.6.2.78 USBRXCOUNT3 Register (Offset = 138h) [Reset = 0000h]

USBRXCOUNT3 is shown in [Figure 32-80](#) and described in [Table 32-83](#).

Return to the [Summary Table](#).

USB Receive Byte Count Endpoint 3

**Figure 32-80. USBRXCOUNT3 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R-0h			
7	6	5	4	3	2	1	0
COUNT							
R-0h							

**Table 32-83. USBRXCOUNT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R	0h	Receive Packet Count indicates the number of bytes in the receive packet. Reset type: SYSRSn



### 32.6.2.79 USBTXTYPE3 Register (Offset = 13Ah) [Reset = 00h]

USBTXTYPE3 is shown in [Figure 32-81](#) and described in [Table 32-84](#).

Return to the [Summary Table](#).

USB Host Transmit Configure Type Endpoint 3

**Figure 32-81. USBTXTYPE3 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 32-84. USBTXTYPE3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 32.6.2.80 USBTXINTERVAL3 Register (Offset = 13Bh) [Reset = 00h]

USBTXINTERVAL3 is shown in [Figure 32-82](#) and described in [Table 32-85](#).

Return to the [Summary Table](#).

USB Host Transmit Interval Endpoint 3

**Figure 32-82. USBTXINTERVAL3 Register**

7	6	5	4	3	2	1	0
TXPOLLNAKLMT							
R/W-0h							

**Table 32-85. USBTXINTERVAL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TXPOLLNAKLMT	R/W	0h	TX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 32.6.2.81 USBRXTYPE3 Register (Offset = 13Ch) [Reset = 00h]

USBRXTYPE3 is shown in [Figure 32-83](#) and described in [Table 32-86](#).

Return to the [Summary Table](#).

USB Host Configure Receive Type Endpoint 3

**Figure 32-83. USBRXTYPE3 Register**

7	6	5	4	3	2	1	0
SPEED		PROTO			TEP		
R/W-0h		R/W-0h			R/W-0h		

**Table 32-86. USBRXTYPE3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	SPEED	R/W	0h	Operating Speed. This bit field specifies the operating speed of the target Device: Reset type: SYSRSn 0h (R/W) = Default. The target is assumed to be using the same connection speed as the USB controller. 1h (R/W) = Reserved 2h (R/W) = Full 3h (R/W) = Low
5-4	PROTO	R/W	0h	Protocol. Software must configure this bit field to select the required protocol for the transmit endpoint: Reset type: SYSRSn 0h (R/W) = Control 1h (R/W) = isochronous 2h (R/W) = Bulk 3h (R/W) = Interrupt
3-0	TEP	R/W	0h	Target Endpoint Number. Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during Device enumeration. Reset type: SYSRSn

### 32.6.2.82 USBRXINTERVAL3 Register (Offset = 13Dh) [Reset = 00h]

USBRXINTERVAL3 is shown in [Figure 32-84](#) and described in [Table 32-87](#).

Return to the [Summary Table](#).

USB Host Receive Polling Interval Endpoint 3

**Figure 32-84. USBRXINTERVAL3 Register**

7	6	5	4	3	2	1	0
RXPOLLNAKLMT							
R/W-0h							

**Table 32-87. USBRXINTERVAL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	RXPOLLNAKLMT	R/W	0h	RX Polling / NAK Limit The polling interval for interrupt/isochronous transfers the NAK limit for bulk transfers. Reset type: SYSRSn

### 32.6.2.83 USBRQPKTCOUNT1 Register (Offset = 304h) [Reset = 0000h]

USBRQPKTCOUNT1 is shown in [Figure 32-85](#) and described in [Table 32-88](#).

Return to the [Summary Table](#).

USB Request Packet Count in Block Transfer Endpoint 1

**Figure 32-85. USBRQPKTCOUNT1 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
COUNT							
R/W-0h							

**Table 32-88. USBRQPKTCOUNT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R/W	0h	Block Transfer Packet Count sets the number of packets of the size defined by the MAXLOAD bit field that are to be transferred in a block transfer. Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set. Reset type: SYSRSn

### 32.6.2.84 USBRQPKTCOUNT2 Register (Offset = 308h) [Reset = 0000h]

USBRQPKTCOUNT2 is shown in [Figure 32-86](#) and described in [Table 32-89](#).

Return to the [Summary Table](#).

USB Request Packet Count in Block Transfer Endpoint 2

**Figure 32-86. USBRQPKTCOUNT2 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
COUNT							
R/W-0h							

**Table 32-89. USBRQPKTCOUNT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R/W	0h	Block Transfer Packet Count sets the number of packets of the size defined by the MAXLOAD bit field that are to be transferred in a block transfer. Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set. Reset type: SYSRSn

### 32.6.2.85 USBRQPKTCOUNT3 Register (Offset = 30Ch) [Reset = 0000h]

USBRQPKTCOUNT3 is shown in [Figure 32-87](#) and described in [Table 32-90](#).

Return to the [Summary Table](#).

USB Request Packet Count in Block Transfer Endpoint 3

**Figure 32-87. USBRQPKTCOUNT3 Register**

15	14	13	12	11	10	9	8
RESERVED				COUNT			
R-0h				R/W-0h			
7	6	5	4	3	2	1	0
COUNT							
R/W-0h							

**Table 32-90. USBRQPKTCOUNT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-0	COUNT	R/W	0h	Block Transfer Packet Count sets the number of packets of the size defined by the MAXLOAD bit field that are to be transferred in a block transfer. Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set. Reset type: SYSRSn

### 32.6.2.86 USBRXDPKTBUFDIS Register (Offset = 340h) [Reset = 0000h]

USBRXDPKTBUFDIS is shown in [Figure 32-88](#) and described in [Table 32-91](#).

Return to the [Summary Table](#).

USB Receive Double Packet Buffer Disable

**Figure 32-88. USBRXDPKTBUFDIS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	RESERVED
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 32-91. USBRXDPKTBUFDIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R	0h	EP3 RX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
2	EP2	R	0h	EP2 RX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
1	EP1	R	0h	EP1 RX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
0	RESERVED	R	0h	Reserved



### 32.6.2.87 USBTXDPKTBUFFDIS Register (Offset = 342h) [Reset = 0000h]

USBTXDPKTBUFFDIS is shown in [Figure 32-89](#) and described in [Table 32-92](#).

Return to the [Summary Table](#).

USB Transmit Double Packet Buffer Disable

**Figure 32-89. USBTXDPKTBUFFDIS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EP3	EP2	EP1	RESERVED
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 32-92. USBTXDPKTBUFFDIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	EP3	R	0h	EP3 TX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
2	EP2	R	0h	EP2 TX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
1	EP1	R	0h	EP1 TX Double Packet Buffer Disable Reset type: SYSRSn 0h (R/W) = Disables double-packet buffering. 1h (R/W) = Enables double-packet buffering.
0	RESERVED	R	0h	Reserved

### 32.6.2.88 USBEPC Register (Offset = 400h) [Reset = 0000000h]

USBEPEN is shown in Figure 32-90 and described in Table 32-93.

Return to the [Summary Table](#).

USB External Power Control

**Figure 32-90. USBEPC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						PFLTACT	
R-0h						R/W-0h	
7	6	5	4	3	2	1	0
RESERVED	PFLTAEN	PFLTSEN	PFLTEN	RESERVED	EPENDE	EPEN	
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	

**Table 32-93. USBEPC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9-8	PFLTACT	R/W	0h	Power Fault Action. This bit field specifies how the USB0EPEN signal is changed when detecting a USB power fault Reset type: SYSRSn 0h (R/W) = Unchanged. USB0EPEN is controlled by the combination of the EPEN and EPENDE bits. 1h (R/W) = Tristate. USB0EPEN is undriven (tristate). 2h (R/W) = Low. USB0EPEN is driven Low. 3h (R/W) = High. USB0EPEN is driven High.
7	RESERVED	R	0h	Reserved
6	PFLTAEN	R/W	0h	Power Fault Action Enable. This bit specifies whether a USB power fault triggers any automatic corrective action regarding the driven state of the USB0EPEN signal. Reset type: SYSRSn 0h (R/W) = Disabled. USB0EPEN is controlled by the combination of the EPEN and EPENDE bits. 1h (R/W) = Enabled. The USB0EPEN output is automatically changed to the state specified by the PFLTACT field.
5	PFLTSEN	R/W	0h	Power Fault Sense. This bit specifies the logical sense of the USB0PFLT input signal that indicates an error condition. The complementary state is the inactive state. Reset type: SYSRSn 0h (R/W) = Low Fault. If USB0PFLT is driven Low, the power fault is signaled internally (if enabled by the PFLTEN bit). 1h (R/W) = High Fault. If USB0PFLT is driven High, the power fault is signaled internally (if enabled by the PFLTEN bit).

**Table 32-93. USBEPC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	PFLTEN	R/W	0h	Power Fault Input Enable. This bit specifies whether the USB0PFLT input signal is used in internal logic. Reset type: SYSRSn 0h (R/W) = Not Used. The USB0PFLT signal is ignored. 1h (R/W) = Used. The USB0PFLT signal is used internally
3	RESERVED	R	0h	Reserved
2	EPENDE	R/W	0h	EPEN Drive Enable. This bit specifies whether the USB0EPEN signal is driven or undriven (tristate). When driven, the signal value is specified by the EPEN field. When not driven, the EPEN field is ignored and the USB0EPEN signal is placed in a high-impedance state. The USB0EPEN signal is undriven at reset because the sense of the external power supply enable is unknown. By adding the high-impedance state, system designers can bias the power supply enable to the disabled state using a large resistor (100 kOhm) and later configure and drive the output signal to enable the power supply. Reset type: SYSRSn 0h (R/W) = Not Driven. The USB0EPEN signal is high impedance. 1h (R/W) = Driven. The USB0EPEN signal is driven to the logical value specified by the value of the EPEN field.
1-0	EPEN	R/W	0h	External Power Supply Enable Configuration. This bit field specifies and controls the logical value driven on the USB0EPEN signal. Reset type: SYSRSn 0h (R/W) = Power Enable Active Low. The USB0EPEN signal is driven Low if the EPENDE bit is set. 1h (R/W) = Power Enable Active High. The USB0EPEN signal is driven High if the EPENDE bit is set. 2h (R/W) = Power Enable High if VBUS Low. The USB0EPEN signal is driven High when the A device is not recognized. 3h (R/W) = Power Enable High if VBUS High. The USB0EPEN signal is driven High when the A device is recognized.

### 32.6.2.89 USBEPCRIS Register (Offset = 404h) [Reset = 0000000h]

USBEPCRIS is shown in [Figure 32-91](#) and described in [Table 32-94](#).

Return to the [Summary Table](#).

USB External Power Control Raw Interrupt Status

**Figure 32-91. USBEPCRIS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															PF
R-0h															R-0h

**Table 32-94. USBEPCRIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	PF	R	0h	USB Power Fault Interrupt Status. This bit is cleared by writing a 1 to the PF bit in the USBEPCISC register Reset type: SYSRSn 0h (R/W) = A Power Fault status has been detected. 1h (R/W) = An interrupt has not occurred.

### 32.6.2.90 USBEPCIM Register (Offset = 408h) [Reset = 0000000h]

USBEPCIM is shown in [Figure 32-92](#) and described in [Table 32-95](#).

Return to the [Summary Table](#).

USB External Power Control Interrupt Mask

**Figure 32-92. USBEPCIM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															PF
R-0h															R-0h

**Table 32-95. USBEPCIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	PF	R	0h	USB Power Fault Interrupt Mask. Reset type: SYSRSn 0h (R/W) = The raw interrupt signal from a detected power fault is sent to the interrupt controller. 1h (R/W) = A detected power fault does not affect the interrupt status.

### 32.6.2.91 USBEPCISC Register (Offset = 40Ch) [Reset = 0000000h]

USBEPICISC is shown in [Figure 32-93](#) and described in [Table 32-96](#).

Return to the [Summary Table](#).

USB External Power Control Interrupt Status and Clear

**Figure 32-93. USBEPCISC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															PF
R-0h															R-0h

**Table 32-96. USBEPCISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	PF	R	0h	Power Fault Interrupt Status and Clear This bit is cleared by writing a 1. Clearing this bit also clears the PF bit in the USBEPCISC register. Reset type: SYSRSn 0h (R/W) = The PF bits in the USBEPCRIS and USBEPCIM registers are set, providing an interrupt to the interrupt controller 1h (R/W) = No interrupt has occurred or the interrupt is masked.

### 32.6.2.92 USBDRRIS Register (Offset = 410h) [Reset = 0000000h]

USBDRRIS is shown in [Figure 32-94](#) and described in [Table 32-97](#).

Return to the [Summary Table](#).

USB Device RESUME Raw Interrupt Status

**Figure 32-94. USBDRRIS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESUME
R-0h							R-0h

**Table 32-97. USBDRRIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	RESUME	R	0h	RESUME Interrupt Status This bit is cleared by writing a 1 to the RESUME bit in the USBDRISC register. Reset type: SYSRSn 0h (R/W) = A RESUME status has been detected. 1h (R/W) = An interrupt has not occurred.

### 32.6.2.93 USBDRIM Register (Offset = 414h) [Reset = 0000000h]

USBDRIM is shown in [Figure 32-95](#) and described in [Table 32-98](#).

Return to the [Summary Table](#).

USB Device RESUME Interrupt Mask

**Figure 32-95. USBDRIM Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESUME
R-0h							R-0h

**Table 32-98. USBDRIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	RESUME	R	0h	Resume Interrupt Mask Reset type: SYSRSn 0h (R/W) = The raw interrupt signal from a detected RESUME is sent to the interrupt controller. This bit should only be set when a SUSPEND has been detected (the SUSPEND bit in the USBIS register is set). 1h (R/W) = A detected RESUME does not affect the interrupt status.



### 32.6.2.94 USBDRISC Register (Offset = 418h) [Reset = 0000000h]

USBDRISC is shown in [Figure 32-96](#) and described in [Table 32-99](#).

Return to the [Summary Table](#).

USB Device RESUME Interrupt Status and Clear

**Figure 32-96. USBDRISC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESUME
R-0h							W1C-0h

**Table 32-99. USBDRISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	RESUME	W1C	0h	RESUME Interrupt Status and Clear. This bit is cleared by writing a 1. Clearing this bit also clears the RESUME bit in the USBDRCRIS register Reset type: SYSRSn 0h (R/W) = The RESUME bits in the USBDRRIS and USBDRCIM registers are set, providing an interrupt to the interrupt controller. 1h (R/W) = No interrupt has occurred or the interrupt is masked.

### 32.6.2.95 USBGPCS Register (Offset = 41Ch) [Reset = 0000000h]

USBGPCS is shown in [Figure 32-97](#) and described in [Table 32-100](#).

Return to the [Summary Table](#).

USB General-Purpose Control and Status

**Figure 32-97. USBGPCS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						DEVMODOTG	DEVMOD
R-0h						R/W-0h	R/W-0h

**Table 32-100. USBGPCS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-2	RESERVED	R	0h	Reserved
1	DEVMODOTG	R/W	0h	Enable Device Mode. This bit enables the DEVMOD bit to control the state of the internal ID signal in G OTG mode. Reset type: SYSRSn 0h (R/W) = The RESUME bits in the USBDRRIS and USBDRCIM registers are set, providing an interrupt to the interrupt controller. 1h (R/W) = No interrupt has occurred or the interrupt is masked.
0	DEVMOD	R/W	0h	Device Mode This bit specifies the state of the internal ID signal in Host mode and in OTG mode when the DEVMODOTG bit is set. In Device mode this bit is ignored (assumed set). Reset type: SYSRSn 0h (R/W) = The RESUME bits in the USBDRRIS and USBDRCIM registers are set, providing an interrupt to the interrupt controller. 1h (R/W) = No interrupt has occurred or the interrupt is masked.

### 32.6.2.96 USBVDC Register (Offset = 430h) [Reset = 0000000h]

USBVDC is shown in [Figure 32-98](#) and described in [Table 32-101](#).

Return to the [Summary Table](#).

USB VBUS Droop Control

**Figure 32-98. USBVDC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							VBDEN
R-0h							R/W-0h

**Table 32-101. USBVDC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	VBDEN	R/W	0h	Vbus Droop Enable Reset type: SYSRSn

### 32.6.2.97 USBVDCRIS Register (Offset = 434h) [Reset = 00000000h]

USBVDCRIS is shown in [Figure 32-99](#) and described in [Table 32-102](#).

Return to the [Summary Table](#).

USB VBUS Droop Control Raw Interrupt Status

**Figure 32-99. USBVDCRIS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															VD
R-0h															R-0h

**Table 32-102. USBVDCRIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	VD	R	0h	Vbus Droop Raw Interrupt Status Reset type: SYSRSn

### 32.6.2.98 USBVDCIM Register (Offset = 438h) [Reset = 0000000h]

USBVDCIM is shown in [Figure 32-100](#) and described in [Table 32-103](#).

Return to the [Summary Table](#).

USB VBUS Droop Control Interrupt Mask

**Figure 32-100. USBVDCIM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															VD
R-0h															R-0h

**Table 32-103. USBVDCIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	VD	R	0h	Vbus Droop Interrupt Mask Reset type: SYSRSn

### 32.6.2.99 USBVDCISC Register (Offset = 43Ch) [Reset = 0000000h]

USBVDCISC is shown in [Figure 32-101](#) and described in [Table 32-104](#).

Return to the [Summary Table](#).

USB VBUS Droop Control Interrupt Status and Clear

**Figure 32-101. USBVDCISC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															VD
R-0h															W1C-0 h

**Table 32-104. USBVDCISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	VD	W1C	0h	Vbus Droop Interrupt Status and Clear Reset type: SYSRSn

### 32.6.2.100 USBIDVRIS Register (Offset = 444h) [Reset = 0000000h]

USBIDVRIS is shown in [Figure 32-102](#) and described in [Table 32-105](#).

Return to the [Summary Table](#).

USB ID Valid Detect Raw Interrupt Status

**Figure 32-102. USBIDVRIS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ID
R-0h															W1C-0h

**Table 32-105. USBIDVRIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	ID	W1C	0h	ID Valid Detect Raw Interrupt Status Reset type: SYSRSn

### 32.6.2.101 USBIDVIM Register (Offset = 448h) [Reset = 0000000h]

USBIDVIM is shown in [Figure 32-103](#) and described in [Table 32-106](#).

Return to the [Summary Table](#).

USB ID Valid Detect Interrupt Mask

**Figure 32-103. USBIDVIM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ID
R-0h															W1C-0h

**Table 32-106. USBIDVIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	ID	W1C	0h	ID Valid Detect Interrupt mask Reset type: SYSRSn



### 32.6.2.102 USBIDVISC Register (Offset = 44Ch) [Reset = 0000000h]

USBIDVISC is shown in [Figure 32-104](#) and described in [Table 32-107](#).

Return to the [Summary Table](#).

USB ID Valid Detect Interrupt Status and Clear

**Figure 32-104. USBIDVISC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															ID
R-0h															W1C-0h

**Table 32-107. USBIDVISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	ID	W1C	0h	ID Valid Detect Interrupt Status and Clear Reset type: SYSRSn

### 32.6.2.103 USBDMASEL Register (Offset = 450h) [Reset = 0000000h]

USBDMASEL is shown in [Figure 32-105](#) and described in [Table 32-108](#).

Return to the [Summary Table](#).

USB DMA Select

**Figure 32-105. USBDMASEL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								DMACTX				DMACRX			
R-0h								R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMABTX				DMABRX				DMAATX				DMAARX			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

**Table 32-108. USBDMASEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-20	DMACTX	R/W	0h	DMA C TX Select specifies the TX mapping of the third USB endpoint on DMA channel 5 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 TX 2h (R/W) = Endpoint 2 TX 3h (R/W) = Endpoint 3 TX
19-16	DMACRX	R/W	0h	DMA C RX Select specifies the RX and TX mapping of the third USB endpoint on DMA channel 4 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 RX 2h (R/W) = Endpoint 2 RX 3h (R/W) = Endpoint 3 RX
15-12	DMABTX	R/W	0h	DMA B TX Select specifies the TX mapping of the second USB endpoint on DMA channel 3 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 TX 2h (R/W) = Endpoint 2 TX 3h (R/W) = Endpoint 3 TX
11-8	DMABRX	R/W	0h	DMA B RX Select Specifies the RX mapping of the second USB endpoint on DMA channel 2 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 RX 2h (R/W) = Endpoint 2 RX 3h (R/W) = Endpoint 3 RX
7-4	DMAATX	R/W	0h	DMA A TX Select specifies the TX mapping of the first USB endpoint on DMA channel 1 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 TX 2h (R/W) = Endpoint 2 TX 3h (R/W) = Endpoint 3 TX

**Table 32-108. USBDMASEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	DMAARX	R/W	0h	DMA A RX Select specifies the RX mapping of the first USB endpoint on DMA channel 0 Reset type: SYSRSn 0h (R/W) = Reserved 1h (R/W) = Endpoint 1 RX 2h (R/W) = Endpoint 2 RX 3h (R/W) = Endpoint 3 RX

### 32.6.2.104 USB\_GLB\_INT\_EN Register (Offset = 480h) [Reset = 0000000h]

USB\_GLB\_INT\_EN is shown in [Figure 32-106](#) and described in [Table 32-109](#).

Return to the [Summary Table](#).

USB Global Interrupt Enable Register

Note: This Register is applicable only when USB is mapped to CPU1

**Figure 32-106. USB\_GLB\_INT\_EN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INTEN
R-0h							R/W-0h

**Table 32-109. USB\_GLB\_INT\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	INTEN	R/W	0h	1: Interrupt enabled, USB interrupt is passed on. 0: Interrupt disabled, USB interrupt is blocked. Reset type: SYSRSn

### 32.6.2.105 USB\_GLB\_INT\_FLG Register (Offset = 484h) [Reset = 0000000h]

USB\_GLB\_INT\_FLG is shown in [Figure 32-107](#) and described in [Table 32-110](#).

Return to the [Summary Table](#).

USB Global Interrupt Flag Register

Note: This Register is applicable only when USB is mapped to CPU1

**Figure 32-107. USB\_GLB\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INTFLG
R-0h							R/W-0h

**Table 32-110. USB\_GLB\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	INTFLG	R/W	0h	1: Once USB interrupt has been fired, no other interrupt will be fired unless this flag is cleared by writing to USB_GLB_INT_FLG_CLR register. 0: No interrupt has been fired. Reset type: SYSRSn

**32.6.2.106 USB\_GLB\_INT\_FLG\_CLR Register (Offset = 488h) [Reset = 00000000h]**

 USB\_GLB\_INT\_FLG\_CLR is shown in [Figure 32-108](#) and described in [Table 32-111](#).

 Return to the [Summary Table](#).

USB Global Interrupt Flag Clear Register

Note: This Register is applicable only when USB is mapped to CPU1

**Figure 32-108. USB\_GLB\_INT\_FLG\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INTFLG
R-0h							R-0/W1S-0h

**Table 32-111. USB\_GLB\_INT\_FLG\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	INTFLG	R-0/W1S	0h	Write of 1 to this field clears the corresponding bit in USB_GLB_INT_FLG register. Write of 0 has no effect. Reset type: SYSRSn

### 32.6.2.107 USBDMARIS Register (Offset = 500h) [Reset = 0000000h]

USBDMARIS is shown in [Figure 32-109](#) and described in [Table 32-112](#).

Return to the [Summary Table](#).

USB uDMA Raw Interrupt Status register.

Note: This Register is applicable only when USB is mapped to CM

**Figure 32-109. USBDMARIS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		USB_DMxAC_T X_DONE	USB_DMxAC_R X_DONE	USB_DMAB_T X_DONE	USB_DMAB_R X_DONE	USB_DMAA_T X_DONE	USB_DMAA_R x_DONE
R-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 32-112. USBDMARIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5	USB_DMxAC_TX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMxAC_TX trigger 0: No USB uDMA transfer complete indication of USB_DMxAC_TXtrigger Reset type: PER.RESET
4	USB_DMxAC_RX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMxAC_RX trigger 0: No USB uDMA transfer complete indication of USB_DMxAC_RXtrigger Reset type: PER.RESET
3	USB_DMAB_TX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMAB_TX trigger 0: No USB uDMA transfer complete indication of USB_DMAB_TXtrigger Reset type: PER.RESET
2	USB_DMAB_RX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMAB_RX trigger 0: No USB uDMA transfer complete indication of USB_DMAB_RXtrigger Reset type: PER.RESET
1	USB_DMAA_TX_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMAA_TX trigger 0: No USB uDMA transfer complete indication of USB_DMAA_TXtrigger Reset type: PER.RESET
0	USB_DMAA_Rx_DONE	R	0h	1: USB uDMA transfer complete indication of USB_DMAA_Rx trigger 0: No USB uDMA transfer complete indication of USB_DMAA_Rxtrigger Reset type: PER.RESET

### 32.6.2.108 USBDMAIM Register (Offset = 504h) [Reset = 000003Fh]

USBDMAIM is shown in [Figure 32-110](#) and described in [Table 32-113](#).

Return to the [Summary Table](#).

USB uDMA Interrupt Mask Register

Note: This Register is applicable only when USB is mapped to CM

**Figure 32-110. USBDMAIM Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		USB_DMAC_T X_DONE	USB_DMAC_R X_DONE	USB_DMAB_T X_DONE	USB_DMAB_R X_DONE	USB_DMAA_T X_DONE	USB_DMAA_R x_DONE
R-0h		R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

**Table 32-113. USBDMAIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5	USB_DMAC_TX_DONE	R/W	1h	0: USB_DMAC_TX_DONE does not trigger a USB interrupt. 1: USB_DMAC_TX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET
4	USB_DMAC_RX_DONE	R/W	1h	0: USB_DMAC_RX_DONE does not trigger a USB interrupt. 1: USB_DMAC_RX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET
3	USB_DMAB_TX_DONE	R/W	1h	0: USB_DMAB_TX_DONE does not trigger a USB interrupt. 1: USB_DMAB_TX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET
2	USB_DMAB_RX_DONE	R/W	1h	0: USB_DMAB_RX_DONE does not trigger a USB interrupt. 1: USB_DMAB_RX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET
1	USB_DMAA_TX_DONE	R/W	1h	0: USB_DMAA_TX_DONE does not trigger a USB interrupt. 1: USB_DMAA_TX_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET



**Table 32-113. USBDMAIM Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	USB_DMAA_Rx_DONE	R/W	1h	0: USB_DMAA_Rx_DONE does not trigger a USB interrupt. 1: USB_DMAA_Rx_DONE triggers a USB interrupt. Note: The reset value of this bit is 1 to keep compatibility with Concerto USB software model. Reset type: PER.RESET

### 32.6.2.109 USBDMAISC Register (Offset = 508h) [Reset = 0000003Fh]

USBDMAISC is shown in [Figure 32-111](#) and described in [Table 32-114](#).

Return to the [Summary Table](#).

USB uDMA Interrupt Status and Clear Register

Note: This Register is applicable only when USB is mapped to CM

**Figure 32-111. USBDMAISC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		USB_DMAB_T X_DONE	USB_DMAB_R X_DONE	USB_DMAA_T X_DONE	USB_DMAA_R x_DONE		
R-0h		R/W1S-1h	R/W1S-1h	R/W1S-1h	R/W1S-1h	R/W1S-1h	R/W1S-1h

**Table 32-114. USBDMAISC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5	USB_DMAB_TX_DONE	R/W1S	1h	0: USB_DMAB_TX_DONE has not triggered a USB interrupt. 1: USB_DMAB_TX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET
4	USB_DMAB_RX_DONE	R/W1S	1h	0: USB_DMAB_RX_DONE has not triggered a USB interrupt. 1: USB_DMAB_RX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET
3	USB_DMAA_TX_DONE	R/W1S	1h	0: USB_DMAA_TX_DONE has not triggered a USB interrupt. 1: USB_DMAA_TX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET
2	USB_DMAA_RX_DONE	R/W1S	1h	0: USB_DMAA_RX_DONE has not triggered a USB interrupt. 1: USB_DMAA_RX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET
1	USB_DMAB_TX_DONE	R/W1S	1h	0: USB_DMAB_TX_DONE has not triggered a USB interrupt. 1: USB_DMAB_TX_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET

**Table 32-114. USBDMAISC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	USB_DMAA_Rx_DONE	R/W1S	1h	0: USB_DMAA_Rx_DONE has not triggered a USB interrupt. 1: USB_DMAA_Rx_DONE triggered a USB interrupt. Note: This bit is cleared by writing a 1. Clearing this bit also clears the DMADONE bit in the USBDMARIS register. Reset type: PER.RESET

### 32.6.3 USB Registers to Driverlib Functions

**Table 32-115. USB Registers to Driverlib Functions**

File	Driverlib Function
<b>FADDR</b>	
usb.c	USBDevAddrSet
usb.c	USBDevAddrGet
<b>POWER</b>	
usb.c	USBHostSuspend
usb.c	USBHostReset
usb.c	USBHostResume
usb.c	USBDevConnect
usb.c	USBDevDisconnect
usb.c	USBPHYPowerOff
usb.c	USBPHYPowerOn
<b>TXIS</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusEndpoint
<b>RXIS</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusEndpoint
<b>TXIE</b>	
usb.c	USBIntDisableEndpoint
usb.c	USBIntEnableEndpoint
<b>RXIE</b>	
usb.c	USBIntDisableEndpoint
usb.c	USBIntEnableEndpoint
<b>IS</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusControl
<b>IE</b>	
usb.c	USBIntDisableControl
usb.c	USBIntEnableControl
<b>FRAME</b>	
usb.c	USBFrameNumberGet
<b>EPIDX</b>	
usb.c	USBIndexWrite
usb.c	USBIndexRead
<b>TEST</b>	
-	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>FIFO0</b>	
usb.c	USBEndpointDataGet
usb.c	USBEndpointDataPut
usb.c	USBFIFOAddrGet
<b>FIFO1</b>	
-	
<b>FIFO2</b>	
-	
<b>FIFO3</b>	
-	
<b>FIFO4</b>	
-	
<b>FIFO5</b>	
-	
<b>FIFO6</b>	
-	
<b>FIFO7</b>	
-	
<b>FIFO8</b>	
-	
<b>FIFO9</b>	
-	
<b>FIFO10</b>	
-	
<b>FIFO11</b>	
-	
<b>FIFO12</b>	
-	
<b>FIFO13</b>	
-	
<b>FIFO14</b>	
-	
<b>FIFO15</b>	
-	
<b>DEVCTL</b>	
usb.c	USBHostSpeedGet
usb.c	USBOTGSessionRequest
usb.c	USBModeGet
<b>TXFIFOSZ</b>	
usb.c	USBFIFOConfigSet
usb.c	USBFIFOConfigGet
<b>RXFIFOSZ</b>	
usb.c	USBFIFOConfigSet
usb.c	USBFIFOConfigGet
<b>TXFIFOADD</b>	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
usb.c	USBFIFOConfigSet
usb.c	USBFIFOConfigGet
<b>RXFIFOADD</b>	
usb.c	USBFIFOConfigSet
usb.c	USBFIFOConfigGet
<b>CONTIM</b>	
-	
<b>VPLEN</b>	
-	
<b>FSEOF</b>	
-	
<b>LSEOF</b>	
-	
<b>TXFUNCADDR0</b>	
usb.c	USBHostAddrSet
usb.c	USBHostAddrGet
<b>TXHUBADDR0</b>	
usb.c	USBHostHubAddrSet
usb.c	USBHostHubAddrGet
<b>TXHUBPORT0</b>	
-	
<b>TXFUNCADDR1</b>	
-	
<b>TXHUBADDR1</b>	
-	
<b>TXHUBPORT1</b>	
-	
<b>RXFUNCADDR1</b>	
-	
<b>RXHUBADDR1</b>	
-	
<b>RXHUBPORT1</b>	
-	
<b>TXFUNCADDR2</b>	
-	
<b>TXHUBADDR2</b>	
-	
<b>TXHUBPORT2</b>	
-	
<b>RXFUNCADDR2</b>	
-	
<b>RXHUBADDR2</b>	
-	
<b>RXHUBPORT2</b>	
-	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TXFUNCADDR3</b>	
-	
<b>TXHUBADDR3</b>	
-	
<b>TXHUBPORT3</b>	
-	
<b>RXFUNCADDR3</b>	
-	
<b>RXHUBADDR3</b>	
-	
<b>RXHUBPORT3</b>	
-	
<b>TXFUNCADDR4</b>	
-	
<b>TXHUBADDR4</b>	
-	
<b>TXHUBPORT4</b>	
-	
<b>RXFUNCADDR4</b>	
-	
<b>RXHUBADDR4</b>	
-	
<b>RXHUBPORT4</b>	
-	
<b>TXFUNCADDR5</b>	
-	
<b>TXHUBADDR5</b>	
-	
<b>TXHUBPORT5</b>	
-	
<b>RXFUNCADDR5</b>	
-	
<b>RXHUBADDR5</b>	
-	
<b>RXHUBPORT5</b>	
-	
<b>TXFUNCADDR6</b>	
-	
<b>TXHUBADDR6</b>	
-	
<b>TXHUBPORT6</b>	
-	
<b>RXFUNCADDR6</b>	
-	
<b>RXHUBADDR6</b>	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>RXHUBPORT6</b>	
-	
<b>TXFUNCADDR7</b>	
-	
<b>TXHUBADDR7</b>	
-	
<b>TXHUBPORT7</b>	
-	
<b>RXFUNCADDR7</b>	
-	
<b>RXHUBADDR7</b>	
-	
<b>RXHUBPORT7</b>	
-	
<b>TXFUNCADDR8</b>	
-	
<b>TXHUBADDR8</b>	
-	
<b>TXHUBPORT8</b>	
-	
<b>RXFUNCADDR8</b>	
-	
<b>RXHUBADDR8</b>	
-	
<b>RXHUBPORT8</b>	
-	
<b>TXFUNCADDR9</b>	
-	
<b>TXHUBADDR9</b>	
-	
<b>TXHUBPORT9</b>	
-	
<b>RXFUNCADDR9</b>	
-	
<b>RXHUBADDR9</b>	
-	
<b>RXHUBPORT9</b>	
-	
<b>TXFUNCADDR10</b>	
-	
<b>TXHUBADDR10</b>	
-	
<b>TXHUBPORT10</b>	
-	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
RXFUNCADDR10	
-	
RXHUBADDR10	
-	
RXHUBPORT10	
-	
TXFUNCADDR11	
-	
TXHUBADDR11	
-	
TXHUBPORT11	
-	
RXFUNCADDR11	
-	
RXHUBADDR11	
-	
RXHUBPORT11	
-	
TXFUNCADDR12	
-	
TXHUBADDR12	
-	
TXHUBPORT12	
-	
RXFUNCADDR12	
-	
RXHUBADDR12	
-	
RXHUBPORT12	
-	
TXFUNCADDR13	
-	
TXHUBADDR13	
-	
TXHUBPORT13	
-	
RXFUNCADDR13	
-	
RXHUBADDR13	
-	
RXHUBPORT13	
-	
TXFUNCADDR14	
-	
TXHUBADDR14	



**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>TXHUBPORT14</b>	
-	
<b>RXFUNCADDR14</b>	
-	
<b>RXHUBADDR14</b>	
-	
<b>RXHUBPORT14</b>	
-	
<b>TXFUNCADDR15</b>	
-	
<b>TXHUBADDR15</b>	
-	
<b>TXHUBPORT15</b>	
-	
<b>RXFUNCADDR15</b>	
-	
<b>RXHUBADDR15</b>	
-	
<b>RXHUBPORT15</b>	
-	
<b>CSRL0</b>	
usb.c	USBHostEndpointStatusClear
usb.c	USBDevEndpointStatusClear
usb.c	USBDevEndpointStall
usb.c	USBDevEndpointStallClear
usb.c	USBEndpointDataAvail
usb.c	USBEndpointDataGet
usb.c	USBDevEndpointDataAck
usb.c	USBHostEndpointDataAck
usb.c	USBEndpointDataPut
usb.c	USBEndpointDataSend
usb.c	USBFIFOFlush
usb.c	USBHostRequestIN
usb.c	USBHostRequestINClear
usb.c	USBHostRequestStatus
<b>CSRH0</b>	
usb.c	USBHostEndpointDataToggle
usb.c	USBFIFOFlush
<b>COUNT0</b>	
usb.c	USBEndpointDataAvail
usb.c	USBEndpointDataGet
<b>TYPE0</b>	
usb.c	USBHostEndpointConfig
usb.c	USBHostHubAddrSet

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>NAKLMT</b>	
usb.c	USBHostEndpointConfig
<b>TXMAXP1</b>	
usb.c	USBHostEndpointConfig
usb.c	USBDevEndpointConfigSet
usb.c	USBDevEndpointConfigGet
<b>TXCSRL1</b>	
usb.c	USBEndpointStatus
usb.c	USBHostEndpointStatusClear
usb.c	USBDevEndpointStatusClear
usb.c	USBEndpointDataToggleClear
usb.c	USBDevEndpointStall
usb.c	USBDevEndpointStallClear
usb.c	USBDevEndpointConfigSet
usb.c	USBFIFOFlush
<b>TXCSRH1</b>	
usb.c	USBHostEndpointDataToggle
usb.c	USBHostEndpointConfig
usb.c	USBDevEndpointConfigSet
usb.c	USBDevEndpointConfigGet
usb.c	USBEndpointDMAConfigSet
usb.c	USBEndpointDMAEnable
usb.c	USBEndpointDMADisable
<b>RXMAXP1</b>	
usb.c	USBHostEndpointConfig
usb.c	USBDevEndpointConfigSet
usb.c	USBDevEndpointConfigGet
<b>RXCSRL1</b>	
usb.c	USBEndpointStatus
usb.c	USBHostEndpointStatusClear
usb.c	USBDevEndpointStatusClear
usb.c	USBEndpointDataToggleClear
usb.c	USBDevEndpointStall
usb.c	USBDevEndpointStallClear
usb.c	USBDevEndpointConfigSet
usb.c	USBEndpointDataAvail
usb.c	USBEndpointDataGet
usb.c	USBDevEndpointDataAck
usb.c	USBHostEndpointDataAck
usb.c	USBFIFOFlush
usb.c	USBHostRequestIN
usb.c	USBHostRequestINClear
<b>RXCSRH1</b>	
usb.c	USBHostEndpointDataToggle
usb.c	USBHostEndpointConfig

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
usb.c	USBDevEndpointConfigSet
usb.c	USBDevEndpointConfigGet
usb.c	USBEndpointDMAConfigSet
usb.c	USBEndpointDMAEnable
usb.c	USBEndpointDMADisable
<b>RXCOUNT1</b>	
-	
<b>TXTYPE1</b>	
usb.c	USBHostEndpointConfig
<b>TXINTERVAL1</b>	
usb.c	USBHostEndpointConfig
<b>RXTYPE1</b>	
usb.c	USBHostEndpointConfig
<b>RXINTERVAL1</b>	
usb.c	USBHostEndpointConfig
<b>TXMAXP2</b>	
-	
<b>TXCSRL2</b>	
-	
<b>TXCSRH2</b>	
-	
<b>RXMAXP2</b>	
-	
<b>RXCSRL2</b>	
-	
<b>RXCSRH2</b>	
-	
<b>RXCOUNT2</b>	
-	
<b>TXTYPE2</b>	
-	
<b>TXINTERVAL2</b>	
-	
<b>RXTYPE2</b>	
-	
<b>RXINTERVAL2</b>	
-	
<b>TXMAXP3</b>	
-	
<b>TXCSRL3</b>	
-	
<b>TXCSRH3</b>	
-	
<b>RXMAXP3</b>	
-	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>RXCSSL3</b>	
-	
<b>RXCSRH3</b>	
-	
<b>RXCOUNT3</b>	
-	
<b>TXTYPE3</b>	
-	
<b>TXINTERVAL3</b>	
-	
<b>RXTYPE3</b>	
-	
<b>RXINTERVAL3</b>	
-	
<b>TXMAXP4</b>	
-	
<b>TXCSSL4</b>	
-	
<b>TXCSRH4</b>	
-	
<b>RXMAXP4</b>	
-	
<b>RXCSSL4</b>	
-	
<b>RXCSRH4</b>	
-	
<b>RXCOUNT4</b>	
-	
<b>TXTYPE4</b>	
-	
<b>TXINTERVAL4</b>	
-	
<b>RXTYPE4</b>	
-	
<b>RXINTERVAL4</b>	
-	
<b>TXMAXP5</b>	
-	
<b>TXCSSL5</b>	
-	
<b>TXCSRH5</b>	
-	
<b>RXMAXP5</b>	
-	
<b>RXCSSL5</b>	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>RXCSRH5</b>	
-	
<b>RXCOUNT5</b>	
-	
<b>TXTYPE5</b>	
-	
<b>TXINTERVAL5</b>	
-	
<b>RXTYPE5</b>	
-	
<b>RXINTERVAL5</b>	
-	
<b>TXMAXP6</b>	
-	
<b>TXCSRL6</b>	
-	
<b>TXCSRH6</b>	
-	
<b>RXMAXP6</b>	
-	
<b>RXCSRL6</b>	
-	
<b>RXCSRH6</b>	
-	
<b>RXCOUNT6</b>	
-	
<b>TXTYPE6</b>	
-	
<b>TXINTERVAL6</b>	
-	
<b>RXTYPE6</b>	
-	
<b>RXINTERVAL6</b>	
-	
<b>TXMAXP7</b>	
-	
<b>TXCSRL7</b>	
-	
<b>TXCSRH7</b>	
-	
<b>RXMAXP7</b>	
-	
<b>RXCSRL7</b>	
-	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
RXCSRH7	
-	
RXCOUNT7	
-	
TXTYPE7	
-	
TXINTERVAL7	
-	
RXTYPE7	
-	
RXINTERVAL7	
-	
TXMAXP8	
-	
TXCSRL8	
-	
TXCSRH8	
-	
RXMAXP8	
-	
RXCSRL8	
-	
RXCSRH8	
-	
RXCOUNT8	
-	
TXTYPE8	
-	
TXINTERVAL8	
-	
RXTYPE8	
-	
RXINTERVAL8	
-	
TXMAXP9	
-	
TXCSRL9	
-	
TXCSRH9	
-	
RXMAXP9	
-	
RXCSRL9	
-	
RXCSRH9	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>RXCOUNT9</b>	
-	
<b>TXTYPE9</b>	
-	
<b>TXINTERVAL9</b>	
-	
<b>RXTYPE9</b>	
-	
<b>RXINTERVAL9</b>	
-	
<b>TXMAXP10</b>	
-	
<b>TXCSRL10</b>	
-	
<b>TXCSRH10</b>	
-	
<b>RXMAXP10</b>	
-	
<b>RXCSRL10</b>	
-	
<b>RXCSRH10</b>	
-	
<b>RXCOUNT10</b>	
-	
<b>TXTYPE10</b>	
-	
<b>TXINTERVAL10</b>	
-	
<b>RXTYPE10</b>	
-	
<b>RXINTERVAL10</b>	
-	
<b>TXMAXP11</b>	
-	
<b>TXCSRL11</b>	
-	
<b>TXCSRH11</b>	
-	
<b>RXMAXP11</b>	
-	
<b>RXCSRL11</b>	
-	
<b>RXCSRH11</b>	
-	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
RXCOUNT11	
-	
TXTYPE11	
-	
TXINTERVAL11	
-	
RXTYPE11	
-	
RXINTERVAL11	
-	
TXMAXP12	
-	
TXCSRL12	
-	
TXCSRH12	
-	
RXMAXP12	
-	
RXCSRL12	
-	
RXCSRH12	
-	
RXCOUNT12	
-	
TXTYPE12	
-	
TXINTERVAL12	
-	
RXTYPE12	
-	
RXINTERVAL12	
-	
TXMAXP13	
-	
TXCSRL13	
-	
TXCSRH13	
-	
RXMAXP13	
-	
RXCSRL13	
-	
RXCSRH13	
-	
RXCOUNT13	



**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>TXTYPE13</b>	
-	
<b>TXINTERVAL13</b>	
-	
<b>RXTYPE13</b>	
-	
<b>RXINTERVAL13</b>	
-	
<b>TXMAXP14</b>	
-	
<b>TXCSRL14</b>	
-	
<b>TXCSRH14</b>	
-	
<b>RXMAXP14</b>	
-	
<b>RXCSRL14</b>	
-	
<b>RXCSRH14</b>	
-	
<b>RXCOUNT14</b>	
-	
<b>TXTYPE14</b>	
-	
<b>TXINTERVAL14</b>	
-	
<b>RXTYPE14</b>	
-	
<b>RXINTERVAL14</b>	
-	
<b>TXMAXP15</b>	
-	
<b>TXCSRL15</b>	
-	
<b>TXCSRH15</b>	
-	
<b>RXMAXP15</b>	
-	
<b>RXCSRL15</b>	
-	
<b>RXCSRH15</b>	
-	
<b>RXCOUNT15</b>	
-	

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TXTYPE15</b>	
-	
<b>TXINTERVAL15</b>	
-	
<b>RXTYPE15</b>	
-	
<b>RXINTERVAL15</b>	
-	
<b>RQPKTCOUNT1</b>	
usb.c	USBEndpointPacketCountSet
<b>RQPKTCOUNT2</b>	
-	
<b>RQPKTCOUNT3</b>	
-	
<b>RQPKTCOUNT4</b>	
-	
<b>RQPKTCOUNT5</b>	
-	
<b>RQPKTCOUNT6</b>	
-	
<b>RQPKTCOUNT7</b>	
-	
<b>RQPKTCOUNT8</b>	
-	
<b>RQPKTCOUNT9</b>	
-	
<b>RQPKTCOUNT10</b>	
-	
<b>RQPKTCOUNT11</b>	
-	
<b>RQPKTCOUNT12</b>	
-	
<b>RQPKTCOUNT13</b>	
-	
<b>RQPKTCOUNT14</b>	
-	
<b>RQPKTCOUNT15</b>	
-	
<b>RXDPKTBUFDIS</b>	
-	
<b>TXDPKTBUFDIS</b>	
-	
<b>EPC</b>	
usb.c	USBIntDisableControl
usb.c	USBIntEnableControl

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
usb.c	USBIntStatus
usb.c	USBIntStatusControl
usb.c	USBHostPwrConfig
usb.c	USBHostPwrFaultEnable
usb.c	USBHostPwrFaultDisable
usb.c	USBHostPwrEnable
usb.c	USBHostPwrDisable
<b>EPCRIS</b>	
-	
<b>EPCIM</b>	
usb.c	USBIntDisableControl
usb.c	USBIntEnableControl
<b>EPCISC</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusControl
<b>DRRIS</b>	
-	
<b>DRIM</b>	
-	
<b>DRISC</b>	
-	
<b>GPCS</b>	
usb.c	USBHostMode
usb.c	USBDevMode
usb.c	USBOTGMode
<b>VDC</b>	
usb.c	USBHostPwrConfig
<b>VDCRIS</b>	
-	
<b>VDCIM</b>	
-	
<b>VDCISC</b>	
-	
<b>IDVRIS</b>	
-	
<b>IDVIM</b>	
usb.c	USBIntDisableControl
usb.c	USBIntEnableControl
<b>IDVISC</b>	
usb.c	USBIntStatus
usb.c	USBIntStatusControl
<b>DMASEL</b>	
usb.c	USBEndpointDMAChannel
<b>GLBINTEN</b>	
usb.c	USBEnableGlobalInterrupt

**Table 32-115. USB Registers to Driverlib Functions (continued)**

File	Driverlib Function
usb.c	USBDisableGlobalInterrupt
<b>GLBINTFLG</b>	
usb.c	USBGlobalInterruptFlagStatus
usb.c	USBClearGlobalInterruptFlag
<b>GLBINTFLGCL</b>	
usb.c	USBClearGlobalInterruptFlag
<b>PP</b>	
-	

Chapter 33

# Advanced Encryption Standard (AES) Accelerator

---



This section describes the Advanced Encryption Standard (AES) cryptographic hardware-accelerated module.

<b>33.1 Introduction</b> .....	<b>5051</b>
<b>33.2 AES Operating Modes</b> .....	<b>5055</b>
<b>33.3 Extended and Combined Modes of Operations</b> .....	<b>5065</b>
<b>33.4 AES Module Programming Guide</b> .....	<b>5066</b>
<b>33.5 Software</b> .....	<b>5071</b>
<b>33.6 AES Registers</b> .....	<b>5072</b>

### 33.1 Introduction

This section introduces the Advanced Encryption Standard (AES), and describes the AES main functions and connections in the device.

The AES module provides hardware-accelerated data encryption and decryption operations based on a binary key. The AES is a symmetric cipher module that supports a 128-, 192-, or 256-bit key in hardware for encryption and decryption. The AES module is based on a symmetric algorithm, which means that the encryption and decryption keys are identical. To encrypt data means to convert the data from plain text to an unintelligible form called cipher text. Decrypting cipher text converts previously encrypted data to the original plain text form. The main features of the AES accelerator are:

AES encrypt and decrypt operations are supported by:


- Galois/Counter mode (GCM), with basic GHASH operation
- Counter mode with CBC-MAC (CCM)
- XTS mode

The following feedback operating modes are available:

- Electronic code book mode (ECB)
- Cipher block chaining mode (CBC)
- Counter mode (CTR)
- Cipher feedback mode (CFB), 128-bit
- F8 mode
- Key sizes: 128, 192, and 256 bits
- Support for CBC\_MAC and Fedora 9 (F9) authentication modes
- Basic GHASH operation (when selecting no encryption)
- Key scheduling in hardware
- Support for  $\mu$ DMA transfers
- Fully synchronous design

#### 33.1.1 AES Block Diagram

Figure 33-1 shows the AES block diagram. A single-core or dual-interface architecture is used.



**Figure 33-1. AES Block Diagram**

AES is an efficient implementation of the Rijndael cipher (the AES algorithm) and a 128-bit polynomial multiplication (referred to here as GHASH, according to the AES-GCM specification). Rijndael is a block cipher in which each data block is 128 bits. The polynomial multiplication multiplies two 128-bit vectors using the smallest 128-bit irreducible polynomial, represented by the following 128-bit string: {0 120}||10000111. The two implementations are combined into the AES wide-bus engine.

Depending on the availability of context and data, the AES wide-bus engine is automatically triggered to process the data. The AES wide-bus engine is directly connected to the context and data registers, so that the AES engine can immediately start processing when all data is available. The AES wide-bus engine also interfaces to the I/O control FSM/ $\mu$ DMA request interface.

AES comprises the following major functional blocks:

- Global control FSM and  $\mu$ DMA interface
- Register interface module
- The AES wide-bus engine

The AES wide-bus engine, which is the major top-level component, comprises the following functional blocks:

- Mode control FSM: Manages the data flow to and from the AES wide-bus engine and starts each encryption or decryption operation
- Feedback modes: The logic that implements the various feedback modes supported by AES.
- GHASH core: The polynomial multiplication algorithm used for AES-GCM
- AES key scheduler: Generates AES encryption and decryption (round) keys
- AES encryption core: The AES encryption algorithm
- AES decryption core: The AES decryption algorithm
- Substitution-boxes (S-Boxes): Contain AES S-Box  $GF(2^8)$  implementations

AES encryption requires a specific number of rounds, depending on the key length. The supported key lengths are 128-, 192-, and 256-bit, which require 10, 12, and 14 rounds, respectively, or 32-, 38-, and 44-clock cycles, respectively, because {number of clock cycles} =  $2 + 3 \times$  {number of rounds}.

The larger key lengths provide greater encryption strength at the expense of additional rounds, and therefore reduced throughput. The overall throughput of the AES executing polynomial multiplication is adjusted based on the overall cryptographic performance. The AES module contains one ECB core and a dedicated 32-cycle polynomial multiplication module for performing GHASH operations. Polynomial multiplication operates in parallel with the AES core, if data is available for both modules.

Depending on the key size (128, 192, or 256 bits), this core requires 32-, 38-, or 44-clock cycles to process one 128-bit data block. While one data block processes, the next block can be preloaded immediately. When a block is preloaded, the previous block must finish before additional data can be loaded. Therefore, when the pipeline is full, sequential data blocks can be passed every 32-, 38-, or 44-clock cycles.

### 33.1.1.1 Interfaces

The interface signals to the AES module can be grouped into the following categories:

- Clock enable
- DMA and interrupt interface, used to request new context and packet data or to indicate available result data (encrypted or decrypted data, or authentication result)
- Functional register interface

### 33.1.1.2 AES Subsystem

The AES subsystem interfaces with the DMA module as shown in [Table 33-1](#). Input/output context and data ports from the AES directly feed to the DMA trigger source. Two interrupt registers are included, AES\_GLB\_INT\_FLG and AES\_GLB\_INT\_CLR. AES\_GLB\_INT\_FLG, that provide the status of the secure interrupt generated by the AES while AES\_GLB\_INT\_CLR clears the flag. AES only allows word access. Non-word access (not 32-bit access) generates an interrupt and is aggregated in SYS\_ERR.

**Table 33-1. AES Subsystem DMA Interface**

Request	DMA Trigger Source
Context Output	AES_ContextIn
Context Input	AES_ContextOut
Data Output	AES_DataOut
Data Input	AES_DataIn

### 33.1.1.3 AES Wide-Bus Engine

The AES wide-bus engine performs the cryptographic operations. The composition of the AES core follows:

#### AES Key Scheduler

The AES key scheduler generates the round keys. During each round, a new subkey is generated from the input key to be XORed with the data. Round keys are generated arbitrarily and parallel to data processing to minimize register requirements.

For encryption operations, the key sequencer transfers the initial key data to the AES core. For decryption operations, the key scheduler must provide the final subkey to the AES core so the AES can generate the subkeys in reverse order.

#### AES Encryption Core

The AES encryption core implements the Rijndael algorithm as specified in [FIPS-197]. This core operates on the input block and performs the required substitution, shift, and mix operations. For each round, the encryption core receives the proper round key from the AES key scheduler. A fundamental component of the AES algorithm is the S-Box. The S-Box provides a unique 8-bit output for each 8-bit input. This implementation of the AES encryption core has a 64-bit data path.

#### AES Decryption Core

The architecture of the AES decryption core is generally the same as the architecture of the encryption core. One difference is that the generation of round keys for decryption requires an initial conversion of the input key (always supplied by the host in the form of an encryption key) to the corresponding decryption key. This conversion is done by performing a dummy encryption operation and storing the final round key as a decryption key. The key scheduler is then reversed to generate the round keys for the decryption operation. Consequently, for each sequence of decryption operations under the same key, a single throughput reduction equal to the time to encrypt a single block occurs. Once a decryption key is generated, subsequent decryption operations with the same key use this generated decryption key directly.

#### AES Feedback Mode Block

The AES feedback mode block buffers the feedback parameters and controls the various feedback modes. For more information about the ECB, CBC, CTR, and CFB modes of operation, see the NIST-SP800-38A specification.

CTR implements the standard incrementing function, as described in the NIST-SP800-38A specification, with  $m$  set to 16 or a multiple of 32.

AES-XTS mode requires a polynomial multiplication for initialization vector (IV) generation of the AES operation. This multiplication can be simplified when the first result is available due to the definition and use of the block number within a unit. The input for the polynomial multiplication is not directly  $j$ , but  $\alpha^j$ , where  $\alpha = x^2$  in the  $GF(2^{128})$  domain.

In addition, f8 encryption/decryption mode and f9 and (X)CBC-MAC authentication modes are available.



## GHASH Block

The data sequencer manages the data flow to and from the AES core. For data input, the data sequencer monitors the input buffer until a 16-byte block is available. If the AES core is idle, the data sequencer writes this data block to the internal working registers of the AES core, thus clearing the buffer for the next block.

After completing an encryption or decryption operation, the data sequencer writes the AES output to the output buffer. If the output buffer is full at the time of completion, the AES core is held until the buffer clears. Although the data sequencer is designed to support uninterrupted packet encryption, the host must properly manage the input and output packet buffers to achieve designed performance.

### 33.1.2 AES Algorithm

The AES algorithm generates block ciphers. The AES block size is 16 bytes. The AES keys can be coded on 128, 192, or 256 bits. The larger key sizes provide a higher level of security, but at the cost of a moderate decrease in throughput.

For the AES algorithm:

- The length of the input and output blocks is 128 bits. The block length is represented by  $N_b = 4$ , which reflects the number of 32-bit words.
- The length of the cipher key ( $K$ ) is 128, 192, or 256 bits. The key length is represented by  $N_k = 4, 6, \text{ or } 8$ , which reflects the number of 32-bit words in the cipher key.
- The number of rounds to be performed during the execution of the algorithm depends on the key size. The number of rounds is represented by  $N_r$ , where  $N_r = 10$  when  $N_k = 4$  (128-bit key);  $N_r = 12$  when  $N_k = 6$  (192-bit key); and  $N_r = 14$  when  $N_k = 8$  (256-bit key).

Table 33-2 lists the combinations of keys, blocks, and rounds.

**Table 33-2. Key-Block-Round Combinations**

Key	Key Length ( $N_k$ )	Block Size ( $N_b$ )	Number of Rounds ( $N_r$ )
128 bits	4	4	10
192 bits	6	4	12
256 bits	8	4	14

The AES algorithm for cipher and inverse cipher uses a round function composed of four different byte-oriented transformations:

- Byte substitution using a substitution table (S-Box): This transformation is a nonlinear byte substitution that operates independently on each byte of the state (the state is an intermediate processed block of 128 bits inside the AES; the state is arranged as an array of  $[4 \times N_k]$  bytes) using an S-Box. This S-Box transformation is reversible.
- Shifting rows of the state array by different offsets: In this transformation, the bytes in the last three rows of the state are cyclically shifted over different numbers of bytes (offsets). The first row ( $\textcircled{0}$ ) is not shifted.
- Mixing the data within each column of the state array: This transformation operates on the state column-by-column, treating each column as a 4-term polynomial. The columns are considered polynomials over  $GF(2^8)$  and multiplied modulo  $x^4 + 1$  with a fixed polynomial  $a(x)$ .
- Adding a round key to the state: In this transformation, a round key is added to the state by a simple bitwise XOR operation. Each round key consists of  $N_b$  words from the key schedule.

The AES algorithm takes the cipher key ( $K$ ) and performs a key expansion routine to generate a key schedule. The key expansion generates a total of  $N_b \times (N_r + 1)$  words: The algorithm requires an initial set of  $N_b$  words, and each  $N_r$  round requires  $N_b$  words of key data. The resulting key schedule consists of a linear array of 4-byte words, denoted  $[w_i]$ , with  $i$  in the range  $0 \leq i \leq N_b \times (N_r + 1)$ .

### 33.2 AES Operating Modes

#### 33.2.1 GCM Operation

Figure 33-2 shows one round of a GCM operation for encryption and decryption. A 32-bit counter is used as IV (as it is for CTR mode). The data is encrypted in the same way as in CTR mode, by XORing the cryptographic core output with the input. After the encryption/decryption, the ciphertext is XORed with the intermediate authentication result. The XORed result is used as input for the polynomial multiplication to create the next (intermediate) authentication result. For more information about the GCM protocol, see Section 33.3.1.





Figure 33-2. AES - GCM Operation

### 33.2.2 CCM Operation

Figure 33-3 shows one round of a CCM (counter with CBC-MAC) operation for encryption and decryption. A 32-bit counter is used as IV (as it is for CTR mode). The data is encrypted in the same way as in CTR mode, by XORing the cryptographic core output with the input. Immediately after the encryption operation, the plaintext is XORed with the intermediate authentication result. The XOR result is used as input for a second encryption operation to calculate the next (intermediate) authentication result.



**Figure 33-3. AES - CCM Operation**

### 33.2.3 XTS Operation

Figure 33-4 shows the XTS mode of operation for encryption and decryption. The input to the cryptographic core is XORed with the IV; the output of the cryptographic core is XORed with the same IV. For decryption, the cryptographic core operates in reverse, but the XOR operations are the same.





Figure 33-4. AES - XTS Operation

**Note**

The IV is created with an initial encryption, followed by an LFSR operation for each new block.

### 33.2.4 ECB Feedback Mode

Figure 33-5 shows the basic ECB feedback mode of operation, where the input data is passed directly to the basic cryptographic core and the output is passed directly to the output buffer. For decryption, the cryptographic core operates in reverse: the decryption data path is used for data processing, whereas encryption uses the encryption data path.



**Figure 33-5. AES - ECB Feedback Mode**

### 33.2.5 CBC Feedback Mode

Figure 33-6 shows the CBC feedback mode of operation, where the input data is XORed with the IV before it is passed to the basic cryptographic core. The output of the cryptographic core passes directly to the output buffer and becomes the next IV.

The operation is reversed for decryption, resulting in an XOR at the output of the cryptographic core. The input cipher text of the current operation is the IV for the next operation.





Figure 33-6. AES - CBC Feedback Mode

### 33.2.6 CTR and ICM Feedback Modes

Figure 33-7 shows the counter feedback (CTR/ICM) mode of operation. This operation encrypts the IV. The output of the cryptographic core (encrypted IV) is XORed with the data, thus creating the output result.

The IV is built out of two components: a fixed part and a counter part. The counter part is incremented with each block. The counter width is selectable per context and can be 16, 32, 64, 96, or 128 bits wide. In this mode, encryption and decryption use the same operation.



**Figure 33-7. AES Encryption With CTR/ICM Mode**

#### Note

The value for  $n$  can be 1, 2, 3, or 4 for CTR mode and is  $\frac{1}{2}$  for ICM mode.

### 33.2.7 CFB Mode

Figure 33-8 shows the full block (128 bits) CFB mode of operation for encryption and decryption. The input for the cryptographic core is the IV; the result is XORed with the data. The result is fed back through the IV register as the next input for the cryptographic core. The decryption operation is reversed, but the cryptographic core still performs encryption.





Figure 33-8. AES - CFB Feedback Mode



### 33.2.8 F8 Mode

Figure 33-9 shows the F8 feedback mode of operation for encryption and decryption. The input to the cryptographic core is the result of the XOR operation of the previous cryptographic core output, a constant IV, and a block counter. The output of the cryptographic core is XORed with the input to create the result. In this mode, encryption and decryption use the same operations.



**Figure 33-9. AES - F8 Mode**

### 33.2.9 F9 Operation

Figure 33-10 shows the F9 authentication mode of operation, where the input to the cryptographic core is XORed with the IV, and the output is XORed with the previous result to create the next result. The cryptographic core output is fed back as IV for the next block. The result is the output of the last XOR operation of the cryptographic core output.





Figure 33-10. AES - F9 Operation

### 33.2.10 CBC-MAC Operation

Figure 33-11 shows the CBC-MAC authentication mode of operation, where the input to the cryptographic core is XORed with the IV. The cryptographic core output is then fed back as IV for the next block. The last data input block is XORed with an additional input value stored in the temporary buffer; this can be any precalculated value and is dependent on the alignment of the last input block. The result is the cryptographic core output of the last encryption operation.



**Figure 33-11. AES - CBC-MAC Authentication Mode**

### 33.3 Extended and Combined Modes of Operations

This section describes the protocols (or autonomous precalculations) supported by the AES wide-bus engine.

#### 33.3.1 GCM Protocol Operation

A GCM protocol operation is a combined operation consisting of encryption or decryption, and authentication. A part of the input data stream can be authenticated only, while normally most of the input data is encrypted or decrypted and authenticated. The authentication-only data must always be in front of the data requiring encryption. Within GCM, the authentication-only data is called the additional authentication data (AAD). The AAD is fetched independently of other data.

The intermediate (temporary) result data is used as input to the remaining authentication operation. Because the authentication operation does not require the cryptographic core but only the polynomial multiplication, encryption, decryption, and authentication can be performed in parallel. After encryption of the last data block, additional polynomial multiplication and encryption are required to authenticate a 128-bit-long vector and finally encrypt the authentication result.

#### 33.3.2 CCM Protocol Operation

The CCM protocol operation is a combined operation consisting of encryption or decryption, and authentication. The authentication and encryption or decryption operations use the cryptographic core; these operations are executed sequentially on the AES core. A part of the data stream can require authentication only. The authentication-only data must always be in front of the data requiring encryption.

Authentication starts with the encryption of a predefined block B0. This block consists of flags, nonce, and message length. The next blocks contain the authentication data length concatenated with the authentication-only data. After processing the authentication-only data, the encryption or decryption operations are performed, each followed by the related authentication of the plaintext data block (which equals the input in the case of encryption, and the output in the case of decryption). The final authentication result must be encrypted using the output of the encryption of the IV block A0. This block contains the IV (consisting of flags and nonce) concatenated with the counter, which is zero for A0.

#### 33.3.3 Hardware Requests

The AES module can assert a DMA request for context in, context out, input data, or output data read. The AES DMA Interrupt Mask (AES\_DMAIM) register can be set to generate interrupts during the following events:

- Context In DMA request (Cin)
- Context Out DMA request (Cout)
- Data In DMA request (Din)
- Data Out DMA request (Dout)

The AES module can be programmed to assert an interrupt when the DMA has completed the last transfer.

If context and data transfers are to be handled through software, then the AES Interrupt Enable (AES\_IRQENABLE) register can be used to enable interrupt triggering when context out, context in, data in, or data out is ready. The AES Interrupt Status (AES\_IRQSTATUS) register indicates when an interrupt is triggered, as listed in [Table 33-3](#).

**Table 33-3. Interrupts and Events**

Event	Description
AES_IRQSTATUS[3]: CONTEXT_OUT	Context output interrupt
AES_IRQSTATUS[2]: DATA_OUT	Data output interrupt
AES_IRQSTATUS[1]: DATA_IN	Data input interrupt
AES_IRQSTATUS[0]: CONTEXT_IN	Context input interrupt

## 33.4 AES Module Programming Guide

### 33.4.1 AES Low-Level Programming Models

This section describes the low-level hardware programming sequences for configuring and using the AES module.

#### 33.4.1.1 Global Initialization

The following list describes the requirements for initializing the AES and associated modules.

1. Specify the size of the keys by programming the KEY\_SIZE bit field in the AES\_CTRL register.
2. Load the AES Key 1 (AES\_KEY1\_n) register.
3. Load the AES Key 2 (AES\_KEY2\_n) register if it is used by the configuration mode.
4. Configure the AES for the appropriate encryption or decryption mode (see [Section 33.4.1.2](#)).
5. Select encryption or decryption by programming the DIRECTION bit in the AES Control (AES\_CTRL) register.

#### 33.4.1.2 AES Operating Modes Configuration

The following sections list the initialization subsequences for the available encryption and decryption modes:

##### Subsequence: Initialize CCM AES Core Mode

The steps to initialize CCM mode follow:

1. Define the width of the length field and the length of the authentication field by programming the CCM\_L and CCM\_M bit fields in the AES\_CTRL register.
2. Enable counter mode by setting the CTR bit in the AES\_CTRL register.
3. Load the authentication data length in the AUTH field of the AES Authentication Data Length (AES\_AUTH\_LENGTH) register.
4. Select the IV counter by programming the CTR\_WIDTH field in the AES\_CTRL register.
5. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

##### Subsequence: Initialize GCM AES Core Mode

The steps to enable GCM mode follow:

1. Enable counter mode by setting the CTR bit in the AES\_CTRL register.
2. Load the authentication data length in the AUTH field of the AES Authentication Data Length (AES\_AUTH\_LENGTH) register.
3. Select the IV counter by programming the CTR\_WIDTH field in the AES\_CTRL register.
4. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

##### Subsequence: Initialize CBC-MAC AES Core Mode

The steps to initialize CBC-MAC mode follow:

1. Enable CBC-MAC mode by setting the CBCMAC bit in the AES\_CTRL register.
2. Select encryption mode by setting the DIRECTION bit in the AES\_CTRL register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize F9 AES Core Mode**

The steps to configure the AES for F9 mode follow:

1. Enable F9 mode by setting the F9 bit in the AES\_CTRL register.
2. Set the key size to 128 bits by programming the KEY\_SIZE field to 0x1 in the AES\_CTRL register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize F8 AES Core Mode**

The steps to configure the AES for F8 mode follow:

1. Enable F8 mode by setting the F8 bit in the AES\_CTRL register.
2. Select the counter width by programming the CTR\_WIDTH field in the AES\_CTRL register.
3. Set the key size to 128 bits by setting the KEY\_SIZE field to 0x1 in the AES\_CTRL register.
4. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize XTS AES Core Mode**

The steps to configure XTS mode follow:

1. Enable XTS mode by configuring the XTS field in the AES\_CTRL register.
2. If the XTS field in the AES\_CTRL register indicates that the AAD length is required, load the AAD length in the AES\_AUTH\_LENGTH register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize CFB AES Core Mode**

The steps to initialize the AES code for CFB mode follow:

1. Enable CFB mode by setting the CFB bit in the AES\_CTRL register.
2. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize ICM AES Core Mode**

The steps to initialize the AES code for ICM mode follow:

1. Enable ICM mode by setting the ICM bit in the AES\_CTRL register.
2. Configure for a 16-bit counter by programming the CTR\_WIDTH field to 0x0 in the AES\_CTRL register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize CTR AES Core Mode**

The steps to initialize CTR mode follow:

1. Enable CTR mode by setting the CTR bit in the AES\_CTRL register.
2. Select counter width by programming the CTR\_WIDTH in the AES\_CTRL register.
3. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

**Subsequence: Initialize CBC AES Core Mode**

The steps to configure CBC mode follow:


1. Enable CBC mode by setting the MODE bit in the AES\_CTRL register.
2. Load the AES Initialization Vector Input n (AES\_IV\_IN\_n) registers.

### 33.4.1.3 AES Mode Configurations

#### AES Polling Mode

Main Sequence: AES Polling Mode – [Figure 33-12](#) shows AES polling mode. The registers used in AES polling mode follow:

- AES Data RW Plaintext/Ciphertext 0 (AES\_DATA\_IN\_OUT\_0) registers
- AES Control (AES\_CTRL) register
- AES Hash Tag Out 0 (AES\_TAG\_OUT\_0) register



**Figure 33-12. AES Polling Mode**

## AES Interrupt Mode

The application can use software interrupts to control the flow of Context In, Context Out, Data In, and Data Out requests. To enable these interrupts

1. First, initialize the device by following the initialization sequences described in [Section 33.4.1.1](#) and [Section 33.4.1.2](#).
2. When the device has been initialized, the application can enable the AES module interrupts through the AES Interrupt Enable (AES\_IRQENABLE) register.
3. Load the input buffers, AES\_DATA\_IN\_OUT\_n, with data.

---

### Note

If the application uses interrupt mode, an interrupt is generated for each block of processed data. To support larger data flow, mode must be used and the bits in the AES\_IRQENABLE register must be cleared.

---

## AES DMA Mode

When AES DMA mode is enabled, the AES\_IRQENABLE register must be cleared. To enable the to transfer data, follow these steps:

The input buffer registers, AES\_DATA\_IN\_OUT\_n, are now loaded.




### 33.4.1.4 AES Events Servicing

#### Interrupt Servicing

This section describes the event servicing of the module. [Figure 33-13](#) shows the AES interrupt service. The registers used during event servicing follow:

- AES\_IRQSTATUS
- AES\_KEY1\_n
- AES\_KEY2\_n
- AES\_IV\_IN\_n
- AES\_DATA\_IN\_OUT\_n
- AES\_TAG\_OUT\_n
- AES\_IRQENABLE



**Figure 33-13. AES Interrupt Service**

## 33.5 Software

### 33.5.1 AES Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/aes

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 33.5.1.1 AES ECB Encryption Example

FILE: aes\_ex1\_ecb\_encrypt.c

This example encrypts block cipher-text using AES128 in ECB mode. It does the encryption first without DMA and then with DMA. The results are checked after each operation.

##### *External Connections*

- None

##### *Watch Variables*

- *errCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

#### 33.5.1.2 AES ECB De-cryption Example

FILE: aes\_ex2\_ecb\_decrypt.c

This example de-crypts block cipher-text using AES128 in ECB mode. It does the de-cryption first without DMA and then with DMA. The results are checked after each operation.

##### *External Connections*

- None

##### *Watch Variables*

- *errCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

#### 33.5.1.3 AES GCM Encryption Example

FILE: aes\_ex3\_gcm\_encrypt.c

This example encrypts block cipher-text using AES128 in GCM mode. It does the encryption first without DMA and then with DMA. The results are checked after each operation.

##### *External Connections*

- None

##### *Watch Variables*

- *errorCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

#### 33.5.1.4 AES GCM Decryption Example

FILE: aes\_ex4\_gcm\_decrypt.c

This example decrypts block cipher-text using AES128 in GCM mode. It does the decryption first without DMA and then with DMA. The results are checked after each operation.

##### *External Connections*

- None

##### *Watch Variables*

- *errorCountGlobal* - Error Counter. It should be zero.
- *testStatusGlobal* - Test status. It should be equal to PASS.

## 33.6 AES Registers

The following sections are register descriptions for the AES Subsystem and AES Peripheral Core.

### 33.6.1 AES Base Address Table

**Table 33-4. AES Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
AesaRegs	<a href="#">AES_REGS</a>	AESA_BASE	0x0004_2000	YES	YES	-	YES	YES	YES
AesaSsRegs	<a href="#">AES_SS_REGS</a>	AESA_SS_BASE	0x0004_2C00	YES	YES	-	YES	YES	YES

### 33.6.2 AES\_REGS Registers

Table 33-5 lists the memory-mapped registers for the AES\_REGS registers. All register offset addresses not listed in Table 33-5 should be considered as reserved locations and the register contents should not be modified.

**Table 33-5. AES\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	AES_KEY2_6	XTS Second Key or CBC-MAC Third Key		<a href="#">Go</a>
4h	AES_KEY2_7	XTS Second Key or CBC-MAC Third Key		<a href="#">Go</a>
8h	AES_KEY2_4	XTS/CCM Second Key or CBC-MAC Third Key		<a href="#">Go</a>
Ch	AES_KEY2_5	XTS Second Key or CBC-MAC Third Key		<a href="#">Go</a>
10h	AES_KEY2_2	XTS/CCM/CBC-MAC Second Key or Hash Key Input		<a href="#">Go</a>
14h	AES_KEY2_3	XTS/CCM/CBC-MAC Second Key or Hash Key Input		<a href="#">Go</a>
18h	AES_KEY2_0	XTS/CCM/CBC-MAC Second Key or Hash Key Input		<a href="#">Go</a>
1Ch	AES_KEY2_1	XTS/CCM/CBC-MAC Second Key or Hash Key Input		<a href="#">Go</a>
20h	AES_KEY1_6	Key		<a href="#">Go</a>
24h	AES_KEY1_7	Key		<a href="#">Go</a>
28h	AES_KEY1_4	Key		<a href="#">Go</a>
2Ch	AES_KEY1_5	Key		<a href="#">Go</a>
30h	AES_KEY1_2	Key		<a href="#">Go</a>
34h	AES_KEY1_3	Key		<a href="#">Go</a>
38h	AES_KEY1_0	Key		<a href="#">Go</a>
3Ch	AES_KEY1_1	Key		<a href="#">Go</a>
40h	AES_IV_IN_OUT_0	Initialization Vector 0		<a href="#">Go</a>
44h	AES_IV_IN_OUT_1	Initialization Vector 1		<a href="#">Go</a>
48h	AES_IV_IN_OUT_2	Initialization Vector 2		<a href="#">Go</a>
4Ch	AES_IV_IN_OUT_3	Initialization Vector 3		<a href="#">Go</a>
50h	AES_CTRL	Input/Output Buffer Control and Mode Selection		<a href="#">Go</a>
54h	AES_C_LENGTH_0	Crypto Data Length 0		<a href="#">Go</a>
58h	AES_C_LENGTH_1	Crypto Data Length 1		<a href="#">Go</a>
5Ch	AES_AUTH_LENGTH	AAD Data Length		<a href="#">Go</a>
60h	AES_DATA_IN_OUT_0	Data Word 0		<a href="#">Go</a>
64h	AES_DATA_IN_OUT_1	Data Word 1		<a href="#">Go</a>
68h	AES_DATA_IN_OUT_2	Data Word 2		<a href="#">Go</a>
6Ch	AES_DATA_IN_OUT_3	Data Word 3		<a href="#">Go</a>
70h	AES_TAG_OUT_0	Hash Result 0		<a href="#">Go</a>
74h	AES_TAG_OUT_1	Hash Result 1		<a href="#">Go</a>
78h	AES_TAG_OUT_2	Hash Result 2		<a href="#">Go</a>
7Ch	AES_TAG_OUT_3	Hash Result 3		<a href="#">Go</a>
80h	AES_REV	Module Revision Number		<a href="#">Go</a>
84h	AES_SYSCONFIG	System Configuration		<a href="#">Go</a>
88h	AES_SYSSTATUS	Reset Status		<a href="#">Go</a>
8Ch	AES_IRQSTATUS	Interrupt Status		<a href="#">Go</a>
90h	AES_IRQENABLE	Interrupt Enable		<a href="#">Go</a>
94h	AES_DIRTY_BITS	Accessed / Dirty Bits		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 33-6](#) shows the codes that are used for access types in this section.

**Table 33-6. AES\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 33.6.2.1 AES\_KEY2\_6 Register (Offset = 0h) [Reset = 0000000h]

AES\_KEY2\_6 is shown in [Figure 33-14](#) and described in [Table 33-7](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-14. AES\_KEY2\_6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-7. AES\_KEY2\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>Key Data</p> <p>This register contains the 32-bit key data for the AES module.</p> <p>Initial key for XTS operations</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size.</p> <p>For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine.</p> <p>OR</p> <p>Pre-calculated CBC-MAC third key (K3), used to perform a final XOR operation on the last input data block.</p> <p>OR</p> <p>This register is used to store intermediate values and must be initialized with zeroes when writing a new GCM context.</p> <p>OR</p> <p>Used in f8/f9 algorithm</p> <p>Reset type: PER.RESET</p>

### 33.6.2.2 AES\_KEY2\_7 Register (Offset = 4h) [Reset = 0000000h]

AES\_KEY2\_7 is shown in [Figure 33-15](#) and described in [Table 33-8](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for CBC-MAC and 256-bit XTS

**Figure 33-15. AES\_KEY2\_7 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-8. AES\_KEY2\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC third key (K3), used to perform a final XOR operation on the last input data block. Reset type: PER.RESET

### 33.6.2.3 AES\_KEY2\_4 Register (Offset = 8h) [Reset = 0000000h]

AES\_KEY2\_4 is shown in [Figure 33-16](#) and described in [Table 33-9](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW for CBC-MAC

**Figure 33-16. AES\_KEY2\_4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-9. AES\_KEY2\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>Key Data</p> <p>This register contains the 32-bit key data for the AES module.</p> <p>Initial key for XTS operations</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size.</p> <p>For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine.</p> <p>OR</p> <p>Pre-calculated CBC-MAC third key (K3), used to perform a final XOR operation on the last input data block.</p> <p>Reset type: PER.RESET</p>



### 33.6.2.4 AES\_KEY2\_5 Register (Offset = Ch) [Reset = 0000000h]

AES\_KEY2\_5 is shown in [Figure 33-17](#) and described in [Table 33-10](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for 192-bit XTS

**Figure 33-17. AES\_KEY2\_5 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-10. AES\_KEY2\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC third key (K3), used to perform a final XOR operation on the last input data block. Reset type: PER.RESET

### 33.6.2.5 AES\_KEY2\_2 Register (Offset = 10h) [Reset = 0000000h]

AES\_KEY2\_2 is shown in [Figure 33-18](#) and described in [Table 33-11](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-18. AES\_KEY2\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-11. AES\_KEY2\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC second key (K2), used to perform a final XOR operation on the last input data block. OR Hash key, can be calculated internal or written via these registers. Only used for GHASH (GCM) modes. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR These 128-bits are used to store the CKKM / IKKM value for f8 OR These 128-bits are used to store the CKKM / IKKM value for f9 Reset type: PER.RESET</p>

### 33.6.2.6 AES\_KEY2\_3 Register (Offset = 14h) [Reset = 0000000h]

AES\_KEY2\_3 is shown in [Figure 33-19](#) and described in [Table 33-12](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for CCM, CBC-MAC, Hash Key, and 128-bit XTS

**Figure 33-19. AES\_KEY2\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-12. AES\_KEY2\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC second key (K2), used to perform a final XOR operation on the last input data block. OR Hash key, can be calculated internal or written via these registers. Only used for GHASH (GCM) modes. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR These 128-bits are used to store the CKKM / IKKM value for f8 OR These 128-bits are used to store the CKKM / IKKM value for f9 Reset type: PER.RESET

### 33.6.2.7 AES\_KEY2\_0 Register (Offset = 18h) [Reset = 0000000h]

AES\_KEY2\_0 is shown in [Figure 33-20](#) and described in [Table 33-13](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW for XTS, CCM, CBC-MAC, and Hash Key

**Figure 33-20. AES\_KEY2\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-13. AES\_KEY2\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC second key (K2), used to perform a final XOR operation on the last input data block. OR Hash key, can be calculated internal or written via these registers. Only used for GHASH (GCM) modes. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR These 128-bits are used to store the CKKM / IKKM value for f8 OR These 128-bits are used to store the CKKM / IKKM value for f9 Reset type: PER.RESET</p>

### 33.6.2.8 AES\_KEY2\_1 Register (Offset = 1Ch) [Reset = 0000000h]

AES\_KEY2\_1 is shown in [Figure 33-21](#) and described in [Table 33-14](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-21. AES\_KEY2\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-14. AES\_KEY2\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	Key Data This register contains the 32-bit key data for the AES module. Initial key for XTS operations For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. The key size equals the AES_KEY1 size. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR Pre-calculated CBC-MAC second key (K2), used to perform a final XOR operation on the last input data block. OR Hash key, can be calculated internal or written via these registers. Only used for GHASH (GCM) modes. For a Host write operation, these registers must be written with the new values to be subsequently transferred to the AES Engine. OR These 128-bits are used to store the CKKM / IKKM value for f8 OR These 128-bits are used to store the CKKM / IKKM value for f9 Reset type: PER.RESET

### 33.6.2.9 AES\_KEY1\_6 Register (Offset = 20h) [Reset = 0000000h]

AES\_KEY1\_6 is shown in [Figure 33-22](#) and described in [Table 33-15](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-22. AES\_KEY1\_6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-15. AES\_KEY1\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>AES Key register.</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.10 AES\_KEY1\_7 Register (Offset = 24h) [Reset = 0000000h]

AES\_KEY1\_7 is shown in [Figure 33-23](#) and described in [Table 33-16](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for 256-bit key

**Figure 33-23. AES\_KEY1\_7 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-16. AES\_KEY1\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	AES Key register. For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. For a Host read operation, these registers return all-zeroes. The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below. Reset type: PER.RESET

### 33.6.2.11 AES\_KEY1\_4 Register (Offset = 28h) [Reset = 0000000h]

AES\_KEY1\_4 is shown in [Figure 33-24](#) and described in [Table 33-17](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-24. AES\_KEY1\_4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-17. AES\_KEY1\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>AES Key register.</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below.</p> <p>Reset type: PER.RESET</p>



### 33.6.2.12 AES\_KEY1\_5 Register (Offset = 2Ch) [Reset = 0000000h]

AES\_KEY1\_5 is shown in [Figure 33-25](#) and described in [Table 33-18](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for 192-bit key

**Figure 33-25. AES\_KEY1\_5 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-18. AES\_KEY1\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	AES Key register. For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. For a Host read operation, these registers return all-zeroes. The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below. Reset type: PER.RESET

### 33.6.2.13 AES\_KEY1\_2 Register (Offset = 30h) [Reset = 0000000h]

AES\_KEY1\_2 is shown in [Figure 33-26](#) and described in [Table 33-19](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-26. AES\_KEY1\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-19. AES\_KEY1\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>AES Key register.</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.14 AES\_KEY1\_3 Register (Offset = 34h) [Reset = 0000000h]

AES\_KEY1\_3 is shown in [Figure 33-27](#) and described in [Table 33-20](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW for 128-bit key

**Figure 33-27. AES\_KEY1\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-20. AES\_KEY1\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	AES Key register. For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. For a Host read operation, these registers return all-zeroes. The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below. Reset type: PER.RESET

### 33.6.2.15 AES\_KEY1\_0 Register (Offset = 38h) [Reset = 0000000h]

AES\_KEY1\_0 is shown in [Figure 33-28](#) and described in [Table 33-21](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW

**Figure 33-28. AES\_KEY1\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-21. AES\_KEY1\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	<p>AES Key register.</p> <p>For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.16 AES\_KEY1\_1 Register (Offset = 3Ch) [Reset = 0000000h]

AES\_KEY1\_1 is shown in [Figure 33-29](#) and described in [Table 33-22](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-29. AES\_KEY1\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KEY																															
R-0/W-0h																															

**Table 33-22. AES\_KEY1\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	KEY	R-0/W	0h	AES Key register. For a Host write operation, these registers must be written with the 128, 192 or 256-bit key for a subsequent AES operation. For a Host read operation, these registers return all-zeroes. The Host will typically write these registers in order, beginning with the AES_KEY_0 register. The key size (see the AES_MODE register) determines which key registers need to be populated, as indicated in the table below. Reset type: PER.RESET

### 33.6.2.17 AES\_IV\_IN\_OUT\_0 Register (Offset = 40h) [Reset = 0000000h]

AES\_IV\_IN\_OUT\_0 is shown in [Figure 33-30](#) and described in [Table 33-23](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW

**Figure 33-30. AES\_IV\_IN\_OUT\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 33-23. AES\_IV\_IN\_OUT\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine if CTR/ICM mode is selected.</p> <p>OR</p> <p>For XTS mode, this register must be written with the tweak location <i>i</i> of the data unit or (intermediate) tweak value (T<sub>j</sub>),</p> <p>For a Host read operation, the IV_OUT register holds the next tweak value that is used for the next data block provided via the DATA_IN registers. This value can be re-used for continuation with the next block. It must be provide together with a 'j' of '0' via the IV_IN registers.</p> <p>OR</p> <p>For f8 this field must be written with zeroes.</p> <p>OR (In case of GCM)</p> <p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>Note that bits [127:96] of the IV represent the initial counter value (which is '1' for GCM) and must therefore be initialized to 0x01000000.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine.</p> <p>OR</p> <p>For CCM this field must be written with A0, this value consist of the concatenation of: A0-flags (5-bits of zero and 3-bits 'L'), Nonce and counter value. 'L' must be a copy from the 'L' value of the AES_CTRL register. This 'L' indicates the width of the Nonce and counter. The loaded counter must be initialized to zero. The total width of A0 is 128-bit.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.18 AES\_IV\_IN\_OUT\_1 Register (Offset = 44h) [Reset = 0000000h]

AES\_IV\_IN\_OUT\_1 is shown in [Figure 33-31](#) and described in [Table 33-24](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-31. AES\_IV\_IN\_OUT\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 33-24. AES\_IV\_IN\_OUT\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine if CTR/ICM mode is selected.</p> <p>OR</p> <p>For XTS mode, this register must be written with the tweak location <i>i</i> of the data unit or (intermediate) tweak value (T<sub>j</sub>),</p> <p>For a Host read operation, the IV_OUT register holds the next tweak value that is used for the next data block provided via the DATA_IN registers. This value can be re-used for continuation with the next block. It must be provide together with a 'j' of '0' via the IV_IN registers.</p> <p>OR</p> <p>For f8 this field must be written with zeroes.</p> <p>OR (In case of GCM)</p> <p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>Note that bits [127:96] of the IV represent the initial counter value (which is '1' for GCM) and must therefore be initialized to 0x01000000.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine.</p> <p>OR</p> <p>For CCM this field must be written with A0, this value consist of the concatenation of: A0-flags (5-bits of zero and 3-bits 'L'), Nonce and counter value. 'L' must be a copy from the 'L' value of the AES_CTRL register. This 'L' indicates the width of the Nonce and counter. The loaded counter must be initialized to zero. The total width of A0 is 128-bit.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.19 AES\_IV\_IN\_OUT\_2 Register (Offset = 48h) [Reset = 0000000h]

AES\_IV\_IN\_OUT\_2 is shown in [Figure 33-32](#) and described in [Table 33-25](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-32. AES\_IV\_IN\_OUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 33-25. AES\_IV\_IN\_OUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine if CTR/ICM mode is selected.</p> <p>OR</p> <p>For XTS mode, this register must be written with the tweak location <i>i</i> of the data unit or (intermediate) tweak value (T<sub>j</sub>),</p> <p>For a Host read operation, the IV_OUT register holds the next tweak value that is used for the next data block provided via the DATA_IN registers. This value can be re-used for continuation with the next block. It must be provide together with a 'j' of '0' via the IV_IN registers.</p> <p>OR</p> <p>For f8 this field must be written with zeroes.</p> <p>OR (In case of GCM)</p> <p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>Note that bits [127:96] of the IV represent the initial counter value (which is '1' for GCM) and must therefore be initialized to 0x01000000.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine.</p> <p>OR</p> <p>For CCM this field must be written with A0, this value consist of the concatenation of: A0-flags (5-bits of zero and 3-bits 'L'), Nonce and counter value. 'L' must be a copy from the 'L' value of the AES_CTRL register. This 'L' indicates the width of the Nonce and counter. The loaded counter must be initialized to zero. The total width of A0 is 128-bit.</p> <p>Reset type: PER.RESET</p>



### 33.6.2.20 AES\_IV\_IN\_OUT\_3 Register (Offset = 4Ch) [Reset = 0000000h]

AES\_IV\_IN\_OUT\_3 is shown in [Figure 33-33](#) and described in [Table 33-26](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW

**Figure 33-33. AES\_IV\_IN\_OUT\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 33-26. AES\_IV\_IN\_OUT\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine if CTR/ICM mode is selected.</p> <p>OR</p> <p>For XTS mode, this register must be written with the tweak location <i>i</i> of the data unit or (intermediate) tweak value (T<sub>j</sub>),</p> <p>For a Host read operation, the IV_OUT register holds the next tweak value that is used for the next data block provided via the DATA_IN registers. This value can be re-used for continuation with the next block. It must be provide together with a 'j' of '0' via the IV_IN registers.</p> <p>OR</p> <p>For f8 this field must be written with zeroes.</p> <p>OR (In case of GCM)</p> <p>For a Host write operation, these registers must be written with the new 128-bit IV to be subsequently transferred to the AES Engine. For a Host read operation, these registers contain the latest 128-bit IV output by the AES Engine.</p> <p>Note that bits [127:96] of the IV represent the initial counter value (which is '1' for GCM) and must therefore be initialized to 0x01000000.</p> <p>This value is incremented with 0x1, after first use when a new data block is submitted to the engine.</p> <p>OR</p> <p>For CCM this field must be written with A0, this value consist of the concatenation of: A0-flags (5-bits of zero and 3-bits 'L'), Nonce and counter value. 'L' must be a copy from the 'L' value of the AES_CTRL register. This 'L' indicates the width of the Nonce and counter. The loaded counter must be initialized to zero. The total width of A0 is 128-bit.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.21 AES\_CTRL Register (Offset = 50h) [Reset = 8000000h]

AES\_CTRL is shown in [Figure 33-34](#) and described in [Table 33-27](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-34. AES\_CTRL Register**

31	30	29	28	27	26	25	24
CTXTRDY	SVCTXTRDY	SAVE_CONTE XT	RESERVED				CCM_M
R-1h	R-0h	R/W-0h	R-0h				R/W-0h
23	22	21	20	19	18	17	16
CCM_M		CCM_L			CCM	GCM	
R/W-0h		R/W-0h			R/W-0h	R/W-0h	
15	14	13	12	11	10	9	8
CBCMAC	F9	F8	XTS		CFB	ICM	CTR_WIDTH
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CTR_WIDTH	CTR	MODE	KEY_SIZE		DIRECTION	INPUT_READY	OUTPUT_REA DY
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	R-0h	R-0h

**Table 33-27. AES\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CTXTRDY	R	1h	Context Data Registers Ready Value Description 0 The context data registers are not ready to be overwritten. 1 The context data registers can be overwritten and the host is permitted to write the next context. Reset type: PER.RESET
30	SVCTXTRDY	R	0h	AES TAG/IV Block(s) Ready This bit is only asserted if the SAVE_CONTEXT bit is set to 1. This bit is mutual exclusive with the CTXTRDY bit. Value Description 0 AES authentication TAG and/or IV block(s) is/are not available. 1 Indicates the AES authentication TAG and /or IV block(s) is/are available for the host to retrieve. Reset type: PER.RESET
29	SAVE_CONTEXT	R/W	0h	TAG or Result IV Save If this bit is set, the CONTEXT_OUT interrupt bit is set in the AES_IRQSTATUS register if the operation is finished and related signals are enabled. Value Description 0 No effect. 1 Indicates an authentication TAG of result IV needs to be stored as a result context. Reset type: PER.RESET
28-25	RESERVED	R	0h	Reserved

**Table 33-27. AES\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24-22	CCM_M	R/W	0h	Counter with CBC-MAC (CCM) Defines M which indicates the length of the authentication field for CCM operations the authentication field length equals two times the sum of CCM-M plus one. The AES Engine always returns a 128-bit authentication field, of which the M least significant bytes are valid. All values are supported. Reset type: PER.RESET
21-19	CCM_L	R/W	0h	Indicates the width of the length field for CCM operations the length field in bytes equals the value of CMM-L plus one. Supported values for L are: Value Description 0x0 width = 0 0x1 width = 2 0x2 reserved 0x3 width = 4 0x4 - 0x6 reserved 0x7 width = 8 Reset type: PER.RESET
18	CCM	R/W	0h	AES-CCM Mode Enable Value Description 0 AES-CCM mode is not enabled. 1 AES-CCM mode enabled. This is a combined mode, using AES for both authentication and encryption. No additional mode selection is required. Reset type: PER.RESET
17-16	GCM	R/W	0h	AES-GCM Mode Enable This is a combined mode, using the Galois field-multiplier $GF(2^{128})$ for authentication and AES-CTR mode for encryption the bits specify the GCM mode. Value Description 0x0 No operation 0x1 GHASH with H loaded and Y0-encrypted forced to zero 0x2 GHASH with H loaded and Y0-encrypted calculated internally 0x3 Autonomous GHASH (both H and Y0-encrypted calculated internally) Reset type: PER.RESET
15	CBCMAC	R/W	0h	AES-CBC MAC Enable The DIRECTION bit must be set to 1 for this mode. Value Description 0 AES-CBC MAC mode is not enabled. 1 AES-CBC MAC mode enabled. Reset type: PER.RESET
14	F9	R/W	0h	AES f9 Mode Enable The AES key size must be set to 128-bit for this mode. Value Description 0 f9 mode is not enabled 1 f9 mode is enabled. Reset type: PER.RESET
13	F8	R/W	0h	AES f8 Mode Enable, The KEY_SIZE must be set to 128-bit for this mode. Value Description 0 AES f8 mode is not enabled. 1 AES f8 mode is enabled. Reset type: PER.RESET

**Table 33-27. AES\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12-11	XTS	R/W	0h	AES-XTS Operation Enable The bits specify the XTS mode. Value Description 0x0 No operation 0x1 Previous/intermediate tweak value and j loaded (value is loaded via IV, j is loaded via the AAD length register) 0x2 Key2, n and j are loaded (n is loaded via IV, j is loaded via the AAD length register) 0x3 Key2 and n are loaded j=0 (n is loaded via IV) Reset type: PER.RESET
10	CFB	R/W	0h	Full block AES cipher feedback mode (CFB128) Enable Value Description 0 AES-CFB mode is not enabled. 1 AES-CFB mode is enabled. Reset type: PER.RESET
9	ICM	R/W	0h	AES Integer Counter Mode (ICM) Enable This is a counter mode with a 16-bit wide counter. Value Description 0 AES-ICM mode is not enabled. 1 AES-ICM mode is enabled. Reset type: PER.RESET
8-7	CTR_WIDTH	R/W	0h	AES-CTR Mode Counter Width Value Description 0x0 Counter is 32 bits 0x1 Counter is 64 bits 0x2 Counter is 96 bits 0x3 Counter is 128 bits Reset type: PER.RESET
6	CTR	R/W	0h	Counter Mode This bit must also be set for GCM and CCM mode, when encryption/decryption is required. Value Description 0 Counter mode is not enabled. 1 Counter mode is enabled. Reset type: PER.RESET
5	MODE	R/W	0h	ECB/CBC Mode Value Description 0 ECB mode 1 CBC mode Reset type: PER.RESET
4-3	KEY_SIZE	R/W	0h	Key Size Value Description 0x0 reserved 0x1 Key is 128 bits 0x2 Key is 192 bits 0x3 Key is 256 bits Reset type: PER.RESET

**Table 33-27. AES\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	DIRECTION	R/W	0h	Encryption/Decryption Selection If set to =1, an encrypt operation is performed. If set to 0, a decrypt operation is performed. DIRECTION Value Description 0 Decryption is selected. 1 Encryption is selected. Reset type: PER.RESET
1	INPUT_READY	R	0h	Input Ready Status Value Description 0 Input buffer is not empty. 1 Indicates that the 16-byte input buffer is empty, and the host is permitted to write the next block of data. Reset type: PER.RESET
0	OUTPUT_READY	R	0h	Output Ready Status Value Description 0 No AES output block is available. 1 An AES output block is available for the host to retrieve. Reset type: PER.RESET

### 33.6.2.22 AES\_C\_LENGTH\_0 Register (Offset = 54h) [Reset = 0000000h]

AES\_C\_LENGTH\_0 is shown in [Figure 33-35](#) and described in [Table 33-28](#).

Return to the [Summary Table](#).

Secure Host Interface Bank LSW

**Figure 33-35. AES\_C\_LENGTH\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LENGTH																															
R-0/W-0h																															

**Table 33-28. AES\_C\_LENGTH\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	LENGTH	R-0/W	0h	<p>Bits [60:0] of the crypto length registers (LSW and MSW) store the cryptographic data length in bytes for all modes. Once processing with this context is started, this length decrements to zero. Data lengths up to <math>(2^{61} - 1)</math> bytes are allowed.</p> <p>For GCM, any value up to <math>2^{36} - 32</math> bytes can be used. This is because a 32-bit counter mode is used the maximum number of 128-bit blocks is <math>2^{32} - 2</math>, resulting in a maximum number of bytes of <math>2^{36} - 32</math>.</p> <p>A write to this register triggers the engine to start using this context. This is valid for all modes except GCM and CCM.</p> <p>Note that for the combined modes, this length does not include the authentication only data the authentication length is specified in the AES_AUTH_LENGTH register below.</p> <p>All modes must have a length <math>&gt; 0</math>. For the combined modes, it is allowed to have one of the lengths equal to zero.</p> <p>For the basic encryption modes (ECB/CBC/CTR/ICM/CFB128) it is allowed to program zero to the length field in that case the length is assumed infinite.</p> <p>All data must be byte (8-bit) aligned for stream cipher modes bit aligned data streams are not supported by the AES Engine.</p> <p>For block cipher modes, the data length must be programmed in multiples of the block cipher size, 16 bytes.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.23 AES\_C\_LENGTH\_1 Register (Offset = 58h) [Reset = 0000000h]

AES\_C\_LENGTH\_1 is shown in [Figure 33-36](#) and described in [Table 33-29](#).

Return to the [Summary Table](#).

Secure Host Interface Bank MSW

**Figure 33-36. AES\_C\_LENGTH\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LENGTH																															
R-0/W-0h																															

**Table 33-29. AES\_C\_LENGTH\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	LENGTH	R-0/W	0h	<p>Bits [60:0] of the crypto length registers (LSW and MSW) store the cryptographic data length in bytes for all modes. Once processing with this context is started, this length decrements to zero. Data lengths up to <math>(2^{61} - 1)</math> bytes are allowed.</p> <p>For GCM, any value up to <math>2^{36} - 32</math> bytes can be used. This is because a 32-bit counter mode is used the maximum number of 128-bit blocks is <math>2^{32} - 2</math>, resulting in a maximum number of bytes of <math>2^{36} - 32</math>.</p> <p>A write to this register triggers the engine to start using this context. This is valid for all modes except GCM and CCM.</p> <p>Note that for the combined modes, this length does not include the authentication only data the authentication length is specified in the AES_AUTH_LENGTH register below.</p> <p>All modes must have a length <math>&gt; 0</math>. For the combined modes, it is allowed to have one of the lengths equal to zero.</p> <p>For the basic encryption modes (ECB/CBC/CTR/ICM/CFB128) it is allowed to program zero to the length field in that case the length is assumed infinite.</p> <p>All data must be byte (8-bit) aligned for stream cipher modes bit aligned data streams are not supported by the AES Engine.</p> <p>For block cipher modes, the data length must be programmed in multiples of the block cipher size, 16 bytes.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.24 AES\_AUTH\_LENGTH Register (Offset = 5Ch) [Reset = 0000000h]

AES\_AUTH\_LENGTH is shown in [Figure 33-37](#) and described in [Table 33-30](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-37. AES\_AUTH\_LENGTH Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AUTH																															
R-0/W-0h																															

**Table 33-30. AES\_AUTH\_LENGTH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	AUTH	R-0/W	0h	<p>Bits [31:0] of the authentication length register store the authentication data length in bytes for combined modes only (GCM or CCM)</p> <p>Supported AAD-lengths for CCM are from 0 to <math>(2^{16} - 2^8)</math> bytes. For GCM any value up to <math>(2^{32} - 1)</math> bytes can be used. Once processing with this context is started, this length decrements to zero.</p> <p>A write to this register triggers the engine to start using this context for GCM and CCM.</p> <p>For XTS this register is optionally used to load 'j'. Loading of 'j' is only required if 'j' != 0. 'j' is a 28-bit value and must be written to bits [31-4] of this register. 'j' represents the sequential number of the 128-bit block inside the data unit. For the first block in a unit, this value is zero. It is not required to provide a 'j' for each new data block within a unit. Note that it is possible to start with a 'j' unequal to zero refer to Table 4 for more details.</p> <p>For a Host read operation, these registers return all-zeroes.</p> <p>Reset type: PER.RESET</p>



### 33.6.2.25 AES\_DATA\_IN\_OUT\_0 Register (Offset = 60h) [Reset = 0000000h]

AES\_DATA\_IN\_OUT\_0 is shown in [Figure 33-38](#) and described in [Table 33-31](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-38. AES\_DATA\_IN\_OUT\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 33-31. AES\_DATA\_IN\_OUT\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	The Data Input/Output Registers buffer the input/output data blocks to/from the AES Engine. Notice that the data input buffer (AES_DATA_IN_n) and data output buffer (AES_DATA_OUT_n) are mapped to the same address locations. Writes to these addresses load the Input Buffer while reads pull from the Output Buffer. Therefore, for write access, the data input buffer is written for read access, the data output buffer is read. The data input buffer must be written prior to starting an operation. The data output buffer contains valid data on completion of an operation. All writes from, and reads to, these registers are tracked independently per direction and HIB. Therefore, any 128-bit data block can be split over multiple 32-bit word transfers, which can be mixed with other transfers over the external interface. Reset type: PER.RESET

### 33.6.2.26 AES\_DATA\_IN\_OUT\_1 Register (Offset = 64h) [Reset = 0000000h]

AES\_DATA\_IN\_OUT\_1 is shown in [Figure 33-39](#) and described in [Table 33-32](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-39. AES\_DATA\_IN\_OUT\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 33-32. AES\_DATA\_IN\_OUT\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>The Data Input/Output Registers buffer the input/output data blocks to/from the AES Engine. Notice that the data input buffer (AES_DATA_IN_n) and data output buffer (AES_DATA_OUT_n) are mapped to the same address locations. Writes to these addresses load the Input Buffer while reads pull from the Output Buffer. Therefore, for write access, the data input buffer is written for read access, the data output buffer is read. The data input buffer must be written prior to starting an operation. The data output buffer contains valid data on completion of an operation. All writes from, and reads to, these registers are tracked independently per direction and HIB. Therefore, any 128-bit data block can be split over multiple 32-bit word transfers, which can be mixed with other transfers over the external interface.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.27 AES\_DATA\_IN\_OUT\_2 Register (Offset = 68h) [Reset = 0000000h]

AES\_DATA\_IN\_OUT\_2 is shown in [Figure 33-40](#) and described in [Table 33-33](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-40. AES\_DATA\_IN\_OUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 33-33. AES\_DATA\_IN\_OUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	The Data Input/Output Registers buffer the input/output data blocks to/from the AES Engine. Notice that the data input buffer (AES_DATA_IN_n) and data output buffer (AES_DATA_OUT_n) are mapped to the same address locations. Writes to these addresses load the Input Buffer while reads pull from the Output Buffer. Therefore, for write access, the data input buffer is written for read access, the data output buffer is read. The data input buffer must be written prior to starting an operation. The data output buffer contains valid data on completion of an operation. All writes from, and reads to, these registers are tracked independently per direction and HIB. Therefore, any 128-bit data block can be split over multiple 32-bit word transfers, which can be mixed with other transfers over the external interface. Reset type: PER.RESET

### 33.6.2.28 AES\_DATA\_IN\_OUT\_3 Register (Offset = 6Ch) [Reset = 0000000h]

AES\_DATA\_IN\_OUT\_3 is shown in [Figure 33-41](#) and described in [Table 33-34](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-41. AES\_DATA\_IN\_OUT\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DATA																															
R/W-0h																															

**Table 33-34. AES\_DATA\_IN\_OUT\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATA	R/W	0h	<p>The Data Input/Output Registers buffer the input/output data blocks to/from the AES Engine. Notice that the data input buffer (AES_DATA_IN_n) and data output buffer (AES_DATA_OUT_n) are mapped to the same address locations. Writes to these addresses load the Input Buffer while reads pull from the Output Buffer. Therefore, for write access, the data input buffer is written for read access, the data output buffer is read. The data input buffer must be written prior to starting an operation. The data output buffer contains valid data on completion of an operation. All writes from, and reads to, these registers are tracked independently per direction and HIB. Therefore, any 128-bit data block can be split over multiple 32-bit word transfers, which can be mixed with other transfers over the external interface.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.29 AES\_TAG\_OUT\_0 Register (Offset = 70h) [Reset = 00000000h]

AES\_TAG\_OUT\_0 is shown in [Figure 33-42](#) and described in [Table 33-35](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-42. AES\_TAG\_OUT\_0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HASH																															
R-0h																															

**Table 33-35. AES\_TAG\_OUT\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HASH	R	0h	Bits [31:0] of the AES TAG registers store the authentication value for the combined and authentication only modes. For a Host read operation, these registers contain the last 128-bit TAG output of the AES Engine the TAG is available until the next context is written. This register will only contain valid data if the TAG is available, when the 'store_ready' bit from AES_CTRL register is set. During processing or for operations/modes that do not return a TAG, reads from this register returns data from the IV register. For operations that do return a TAG in the IV register (e.g. XTS), the IV register must be accessed directly. Reset type: PER.RESET

### 33.6.2.30 AES\_TAG\_OUT\_1 Register (Offset = 74h) [Reset = 00000000h]

AES\_TAG\_OUT\_1 is shown in [Figure 33-43](#) and described in [Table 33-36](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-43. AES\_TAG\_OUT\_1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HASH																															
R-0h																															

**Table 33-36. AES\_TAG\_OUT\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HASH	R	0h	<p>Bits [31:0] of the AES TAG registers store the authentication value for the combined and authentication only modes.</p> <p>For a Host read operation, these registers contain the last 128-bit TAG output of the AES Engine</p> <p>the TAG is available until the next context is written.</p> <p>This register will only contain valid data if the TAG is available, when the 'store_ready' bit from AES_CTRL register is set. During processing or for operations/modes that do not return a TAG, reads from this register returns data from the IV register. For operations that do return a TAG in the IV register (e.g. XTS), the IV register must be accessed directly.</p> <p>Reset type: PER.RESET</p>

### 33.6.2.31 AES\_TAG\_OUT\_2 Register (Offset = 78h) [Reset = 0000000h]

AES\_TAG\_OUT\_2 is shown in [Figure 33-44](#) and described in [Table 33-37](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-44. AES\_TAG\_OUT\_2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HASH																															
R-0h																															

**Table 33-37. AES\_TAG\_OUT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HASH	R	0h	Bits [31:0] of the AES TAG registers store the authentication value for the combined and authentication only modes. For a Host read operation, these registers contain the last 128-bit TAG output of the AES Engine the TAG is available until the next context is written. This register will only contain valid data if the TAG is available, when the 'store_ready' bit from AES_CTRL register is set. During processing or for operations/modes that do not return a TAG, reads from this register returns data from the IV register. For operations that do return a TAG in the IV register (e.g. XTS), the IV register must be accessed directly. Reset type: PER.RESET

### 33.6.2.32 AES\_TAG\_OUT\_3 Register (Offset = 7Ch) [Reset = 0000000h]

AES\_TAG\_OUT\_3 is shown in [Figure 33-45](#) and described in [Table 33-38](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-45. AES\_TAG\_OUT\_3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HASH																															
R-0h																															

**Table 33-38. AES\_TAG\_OUT\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	HASH	R	0h	<p>Bits [31:0] of the AES TAG registers store the authentication value for the combined and authentication only modes.</p> <p>For a Host read operation, these registers contain the last 128-bit TAG output of the AES Engine</p> <p>the TAG is available until the next context is written.</p> <p>This register will only contain valid data if the TAG is available, when the 'store_ready' bit from AES_CTRL register is set. During processing or for operations/modes that do not return a TAG, reads from this register returns data from the IV register. For operations that do return a TAG in the IV register (e.g. XTS), the IV register must be accessed directly.</p> <p>Reset type: PER.RESET</p>



### 33.6.2.33 AES\_REV Register (Offset = 80h) [Reset = 40000B02h]

AES\_REV is shown in [Figure 33-46](#) and described in [Table 33-39](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-46. AES\_REV Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REVISION																															
R-40000B02h																															

**Table 33-39. AES\_REV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	REVISION	R	40000B02h	Revision number: 31-30:SCHEME = 0b01 29-28:Reserved=0b00 27-16:FUNC = 0x000 15-11:RTL Revision = 0b00001 10-8:MAJOR = 0b011 7-2:CUSTOM = 0b000000 1-0:MINOR = 0b10 Reset type: PER.RESET

### 33.6.2.34 AES\_SYSCONFIG Register (Offset = 84h) [Reset = 0000001h]

AES\_SYSCONFIG is shown in [Figure 33-47](#) and described in [Table 33-40](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-47. AES\_SYSCONFIG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED			RESERVED	RESERVED	RESERVED	MAP_CONTEXT_OUT_ON_DATA_OUT	DMA_REQ_CONTEXT_OUT_EN
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
DMA_REQ_CONTEXT_IN_EN	DMA_REQ_DATA_OUT_EN	DMA_REQ_DATA_IN_EN	RESERVED	SIDLE		SOFTRESET	AUTOIDLE
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	R/W-1h

**Table 33-40. AES\_SYSCONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-13	RESERVED	R	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	MAP_CONTEXT_OUT_ON_DATA_OUT	R/W	0h	If set to '1' the two context out requests (dma_req_context_out_en, Bit [8] above, and context_out interrupt enable, Bit [3] of AES_IRQENABLE register) are mapped on the corresponding data output request bit. In this case, the original 'context out' bit values are ignored. Therefore, when this bit is enabled and the dma_req_data_out_en (Bit [6]) is enabled, this DMA request is used for the context output and data output. Similarly if the data_out interrupt enable (Bit [2] of AES_IRQENABLE register) is enabled, this interrupt is used for context output and data output. Note that when context and data output request or interrupt are mapped on each other, the context output is always requested after the last data output. Reset type: PER.RESET
8	DMA_REQ_CONTEXT_OUT_EN	R/W	0h	DMA Request Context Out Enable If set to 1, the DMA context output request is enabled (for context data out, for example, TAG for authentication modes). Value Description 0 DMA disabled for context output request. 1 DMA enabled for context output request. Reset type: PER.RESET
7	DMA_REQ_CONTEXT_IN_EN	R/W	0h	DMA Request Context In Enable Value Description 0 DMA disabled for context input request. 1 DMA enabled for context input request. Reset type: PER.RESET

**Table 33-40. AES\_SYSCONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	DMA_REQ_DATA_OUT_EN	R/W	0h	DMA Request Data Out Enable Value Description 0 DMA disabled for data output request. 1 DMA enabled for data output request. Reset type: PER.RESET
5	DMA_REQ_DATA_IN_EN	R/W	0h	DMA Request Data In Enable Value Description 0 DMA disabled for data input request. 1 DMA enabled for data input request. Reset type: PER.RESET
4	RESERVED	R/W	0h	Reserved
3-2	SIDLE	R/W	0h	Secondary Idle Mode Value Description 0x0 Force-idle mode 0x1 No-idle 0x2 Smart-idle 0x3 reserved Reset type: PER.RESET
1	SOFTRESET	R/W	0h	Soft reset Value Description 0 No operation 1 Start soft reset sequence Reset type: PER.RESET
0	AUTOIDLE	R/W	1h	If set to 1, the internal clocks are switched off when there is no processing to be done. This bit is only available on the sHIB. Reset type: PER.RESET

**33.6.2.35 AES\_SYSSTATUS Register (Offset = 88h) [Reset = 0000001h]**

 AES\_SYSSTATUS is shown in [Figure 33-48](#) and described in [Table 33-41](#).

 Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-48. AES\_SYSSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESETDONE
R-0h							R-1h

**Table 33-41. AES\_SYSSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	RESETDONE	R	1h	Reset Done Value Description 0 Reset is not complete. 1 Reset is has completed. Reset type: PER.RESET

### 33.6.2.36 AES\_IRQSTATUS Register (Offset = 8Ch) [Reset = 0000000h]

AES\_IRQSTATUS is shown in [Figure 33-49](#) and described in [Table 33-42](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-49. AES\_IRQSTATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				CONTEXT_OUT	DATA_OUT	DATA_IN	CONTEXT_IN
R-0h				R-0h	R-0h	R-0h	R-0h

**Table 33-42. AES\_IRQSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	CONTEXT_OUT	R	0h	Context Output Interrupt Status Value Description 0 Authentication tag (and IV) interrupt(s) is/are not active. 1 Authentication tag (and IV) interrupt(s) is/are active and the interrupt output has been triggered. Reset type: PER.RESET
2	DATA_OUT	R	0h	Data Out Interrupt Status Value Description 0 The data out interrupt is not active. 1 The data out interrupt is active and the interrupt output has been triggered. Reset type: PER.RESET
1	DATA_IN	R	0h	Data In Interrupt Status Value Description 0 The data in interrupt is not active. 1 The data in interrupt is active and the interrupt output has been triggered. Reset type: PER.RESET
0	CONTEXT_IN	R	0h	Context In Interrupt Status Value Description 0 The context in interrupt is not active. 1 The context in interrupt is active and the interrupt output has been triggered. Reset type: PER.RESET

### 33.6.2.37 AES\_IRQENABLE Register (Offset = 90h) [Reset = 0000000h]

AES\_IRQENABLE is shown in [Figure 33-50](#) and described in [Table 33-43](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-50. AES\_IRQENABLE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				CONTEXT_OUT	DATA_OUT	DATA_IN	CONTEXT_IN
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 33-43. AES\_IRQENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	CONTEXT_OUT	R/W	0h	Context Out Interrupt Enable Value Description 0 Authentication tag (and IV) interrupt(s) is/are disabled. 1 Authentication tag (and IV) interrupt(s) is/are enabled. Reset type: PER.RESET
2	DATA_OUT	R/W	0h	Data Out Interrupt Enable Value Description 0 The data out interrupt is disabled. 1 The data out interrupt is enabled. Reset type: PER.RESET
1	DATA_IN	R/W	0h	Data In Interrupt Enable Value Description 0 The data in interrupt is disabled. 1 The data in interrupt is enabled. Reset type: PER.RESET
0	CONTEXT_IN	R/W	0h	Context In Interrupt Enable Value Description 0 The context in interrupt is disabled. 1 The context in interrupt is enabled. Reset type: PER.RESET

### 33.6.2.38 AES\_DIRTY\_BITS Register (Offset = 94h) [Reset = 0000000h]

AES\_DIRTY\_BITS is shown in [Figure 33-51](#) and described in [Table 33-44](#).

Return to the [Summary Table](#).

Secure Host Interface Bank

**Figure 33-51. AES\_DIRTY\_BITS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				RESERVED	RESERVED	S_DIRTY	S_ACCESS
R-0h				R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h

**Table 33-44. AES\_DIRTY\_BITS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	RESERVED	R/W1S	0h	Reserved
2	RESERVED	R/W1S	0h	Reserved
1	S_DIRTY	R/W1S	0h	AES Dirty Bit This bit must be written to a 1 to clear. Value Description 0 No AES registers have been written. 1 Indicates when any of the AES_x registers have been written (except for the AES_DIRTYBITS register). Reset type: PER.RESET
0	S_ACCESS	R/W1S	0h	AES Access Bit This bit must be written to a 1 to clear. Value Description 0 No AES registers have been read. 1 Indicates when any of the AES_x registers have been read (except for the AES_DIRTYBITS register). Reset type: PER.RESET

### 33.6.3 AES\_SS\_REGS Registers

Table 33-45 lists the memory-mapped registers for the AES\_SS\_REGS registers. All register offset addresses not listed in Table 33-45 should be considered as reserved locations and the register contents should not be modified.

**Table 33-45. AES\_SS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
4h	AES_GLB_INT_FLG	AES Global Interrupt Flag Register		<a href="#">Go</a>
8h	AES_GLB_INT_CLR	AES Global Interrupt Clear Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 33-46 shows the codes that are used for access types in this section.

**Table 33-46. AES\_SS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 33.6.3.1 AES\_GLB\_INT\_FLG Register (Offset = 4h) [Reset = 0000000h]

AES\_GLB\_INT\_FLG is shown in [Figure 33-52](#) and described in [Table 33-47](#).

Return to the [Summary Table](#).

The AES\_GLB\_INT\_FLG register contains the current status of the AES interrupt

**Figure 33-52. AES\_GLB\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INT_FLG
R-0h							R-0h

**Table 33-47. AES\_GLB\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	INT_FLG	R	0h	Global Interrupt Flag for AES INT. This bit determines whether the SINTREQUEST is generated by AES This bit can be cleared by writing a 1 to the corresponding bit in the AES_GLB_INT_CLR register. Reset type: SYSRSn

### 33.6.3.2 AES\_GLB\_INT\_CLR Register (Offset = 8h) [Reset = 0000000h]

AES\_GLB\_INT\_CLR is shown in [Figure 33-53](#) and described in [Table 33-48](#).

Return to the [Summary Table](#).

The AES\_GLB\_INT\_CLR register is used to clear the interrupt flags in AES\_GLB\_INT\_FLG register.

**Figure 33-53. AES\_GLB\_INT\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INT_FLG_CLR
R-0h							R/W1C-0h

**Table 33-48. AES\_GLB\_INT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	INT_FLG_CLR	R/W1C	0h	Global Interrupt flag clear for AES INT. This bit is used to clear the corresponding bit in the AES_GLB_INT_FLG register. Write 1 to clear the INT_FLG bit. Writing 0 has no effect. Reset type: SYSRSn

### 33.6.4 Register to Driverlib Function Mapping

#### 33.6.4.1 AES Registers to Driverlib Functions

**Table 33-49. AES Registers to Driverlib Functions**

File	Driverlib Function
<b>KEY2_6</b>	
aes.c	AES_setKey2
aes.c	AES_setKey3
<b>KEY2_7</b>	
aes.c	AES_setKey2
aes.c	AES_setKey3
<b>KEY2_4</b>	
aes.c	AES_setKey2
aes.c	AES_setKey3
<b>KEY2_5</b>	
aes.c	AES_setKey2
aes.c	AES_setKey3
<b>KEY2_2</b>	
aes.c	AES_setKey2
<b>KEY2_3</b>	
aes.c	AES_setKey2
<b>KEY2_0</b>	
aes.c	AES_setKey2
<b>KEY2_1</b>	
aes.c	AES_setKey2
<b>KEY1_6</b>	
aes.c	AES_setKey1
<b>KEY1_7</b>	
aes.c	AES_setKey1
<b>KEY1_4</b>	
aes.c	AES_setKey1
<b>KEY1_5</b>	
aes.c	AES_setKey1
<b>KEY1_2</b>	
aes.c	AES_setKey1
<b>KEY1_3</b>	
aes.c	AES_setKey1
<b>KEY1_0</b>	
aes.c	AES_setKey1
<b>KEY1_1</b>	
aes.c	AES_setKey1
<b>IV_IN_OUT_0</b>	
aes.c	AES_setInitializationVector
aes.c	AES_readInitializationVector
<b>IV_IN_OUT_1</b>	
aes.c	AES_setInitializationVector
aes.c	AES_readInitializationVector

**Table 33-49. AES Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>IV_IN_OUT_2</b>	
aes.c	AES_setInitializationVector
aes.c	AES_readInitializationVector
<b>IV_IN_OUT_3</b>	
aes.c	AES_setInitializationVector
aes.c	AES_readInitializationVector
<b>CTRL</b>	
aes.c	AES_configureModule
aes.c	AES_readTag
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>C_LENGTH_0</b>	
aes.h	AES_setDataLength
<b>C_LENGTH_1</b>	
aes.h	AES_setDataLength
<b>AUTH_LENGTH</b>	
aes.h	AES_setAuthDataLength
<b>DATA_IN_OUT_0</b>	
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>DATA_IN_OUT_1</b>	
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>DATA_IN_OUT_2</b>	
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>DATA_IN_OUT_3</b>	
aes.c	AES_readDataNonBlocking
aes.c	AES_readDataBlocking
aes.c	AES_writeDataNonBlocking
aes.c	AES_writeDataBlocking
<b>TAG_OUT_0</b>	
aes.c	AES_readTag
<b>TAG_OUT_1</b>	
aes.c	AES_readTag
<b>TAG_OUT_2</b>	
aes.c	AES_readTag

**Table 33-49. AES Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>TAG_OUT_3</b>	
aes.c	AES_readTag
<b>REV</b>	
-	
<b>SYSCONFIG</b>	
aes.h	AES_performSoftReset
aes.h	AES_enableDMARequest
aes.h	AES_disableDMARequest
<b>SYSSTATUS</b>	
aes.h	AES_performSoftReset
<b>IRQSTATUS</b>	
aes.c	AES_getInterruptStatus
<b>IRQENABLE</b>	
aes.c	AES_getInterruptStatus
aes.h	AES_enableInterrupt
aes.h	AES_disableInterrupt
<b>DIRTY_BITS</b>	
-	

#### 33.6.4.2 AES\_SS Registers to Driverlib Functions

**Table 33-50. AES\_SS Registers to Driverlib Functions**

File	Driverlib Function
<b>AES_GLB_INT_FLG</b>	
aes.h	AES_enableGlobalInterrupt
aes.h	AES_disableGlobalInterrupt
aes.h	AES_getGlobalInterruptStatus
<b>AES_GLB_INT_CLR</b>	
aes.h	AES_clearGlobalInterrupt

Chapter 34  
**Embedded Pattern Generator (EPG)**

---



This chapter describes the Embedded Pattern Generator (EPG) module.

<b>34.1 Introduction</b> .....	<b>5124</b>
<b>34.2 Clock Generator Modules</b> .....	<b>5126</b>
<b>34.3 Signal Generator Module</b> .....	<b>5128</b>
<b>34.4 EPG Peripheral Signal Mux Selection</b> .....	<b>5131</b>
<b>34.5 Application Software Notes</b> .....	<b>5134</b>
<b>34.6 EPG Example Use Cases</b> .....	<b>5135</b>
<b>34.7 EPG Interrupt</b> .....	<b>5141</b>
<b>34.8 Software</b> .....	<b>5141</b>
<b>34.9 EPG Registers</b> .....	<b>5142</b>

## 34.1 Introduction

The Embedded Pattern Generator (EPG) module is a customizable pattern and clock generator that can serve many test and application scenarios that require a simple pattern generator or a periodic clock generator. The EPG module can also be used to capture an incoming serial stream of data.

### 34.1.1 Features


Features of the EPG module are:

- Clock generation:
  - Independent clock generation and clock division
  - Synchronous clock generation with programmable offsets
  - Can generate clocks to act as source for external modulator and internal demodulator for the SDFM
- Pattern generation:
  - Independent serial data stream generation
  - Serial data stream and the associated clock generation
  - Ability to skew clock with respect to serial data
  - Synchronous data stream with programmable offset with respect to one another
  - Can generate waveforms for loopback test of communication peripherals
  - Useful as diagnostics test if not already built-in

The EPG output signals are connected to GPIOs or other peripherals inside the device. The EPG inputs act as shift register inputs to capture incoming serial data streams. This allows the EPG to be configured as a custom serial module. The EPG is also capable of generating interrupts that are used to supply the pattern generators with new data or signal the completion of a generated pattern.

### 34.1.2 EPG Block Diagram

Figure 34-1 shows the EPG overview block diagram.



**Figure 34-1. EPG Overview Block Diagram**

Figure 34-2 shows the EPG block diagram.




Figure 34-2. EPG Detailed Block Diagram

**Note**

The number of available EPGx SIGGEN modules for each device can be different. This diagram shows an EPG with 2 SIGGEN modules (SIGGEN0 and SIGGEN1). Refer to the EPG\_REGS register description to see how many SIGGEN modules are available for a specific device.

The EPG input clock (EPGCLK) is sourced from PERx.SYSCLK.

**34.1.3 EPG Related Collateral**

**Foundational Materials**

- [C2000 Academy - EPG](#)
- [C2000 Embedded Pattern Generator \(Video\)](#)

**Getting Started Materials**

- [Designing With the C2000™ Embedded Pattern Generator \(EPG\) Application Report](#)



### 34.2 Clock Generator Modules

The clock generator modules use the EPG input clock and generate four output clocks, see [Figure 34-3](#). Each of the four output clocks (CLKOUT0 to CLKOUT3) has a DCLK and a GCLK version. The EPG clock division results in a gated, GCLK, version of the EPG input clock which are named CLKOUT0\_GCLK to CLKOUT3\_GCLK. The other version, DCLK (CLKOUT0\_DCLK to CLKOUT3\_DCLK), have the same period but with an approximately 50% duty cycle. The clock generation takes place using the divider settings CLKDIVx\_CTL0.PRD, and clock offset settings CLKDIVx\_CLK.CLK<sub>y</sub>OFFSET. The RUNCLOCK signal generated by the clock stop logic determines when the clock generation is started and stopped.

The clock divider counter is a simple up counter, which has a period determined by CLKDIVx\_CTL0.PRD. This divider counter begins counting when RUNCLOCK is set. The CLKOUT0 to CLKOUT4 GCLKs are gated versions of the CLKIN (EPG input clock). The clock gates are enabled when the counter value matches the corresponding clock offsets. In the case where RUNCLOCK is cleared, the clock gates are disabled and the counter is set to zero.

**Note**

The CLKDIVx\_CTL0.PRD register can only be written when GCTL0.EN is 0.




Figure 34-3. EPG Clock Generator

#### 34.2.1 DCLK (50% duty cycle clock)

The CLKOUT<sub>y</sub>\_DCLK is generated by setting the clock output for half the clock divider period. When CLKDIVx\_CTL0.PRD is set to zero, CLKOUT<sub>y</sub>\_DCLK is the same as the input clock.

### 34.2.2 Clock Stop

Figure 34-4 shows how the Clock Stop module sets and clears the RUNCLOCK signal.




Figure 34-4. EPG Clock Stop

In signal generator modes, GCTL0.SIGGENx\_EN bit is cleared when BIT\_LENGTH shifts (or rotates) is completed. This makes sure that data is not shifted out. In addition, clock generation (generation of CLKOUT0 to CLKOUT3) also is stopped to make sure that sampling of input data does not continue after BIT\_LENGTH shifts when GCTL0.SIGGENx\_EN is cleared to 0.

The RUNCLOCK signal has to be high for the clock generation circuitry to be active. When GCTL0.SIGGENx\_EN is cleared, the clock generation can be selected to stop on the falling edge of CLKOUT0 to CLKOUT3.

The clock stop module operates as follow:

- RUNCLOCK is asserted as soon as both GCTL0.SIGGENx\_EN and GCTL0.EN are set.
- RUN\_CLOCK\_FF is set when both GCTL0.SIGGENx\_EN and GCTL0.EN are set and CLKDIVx\_CTL0.PRD is not zero.
- When GCTL0.SIGGENx\_EN is cleared, RUN\_CLOCK\_FF is not cleared immediately. This makes sure that RUNCLOCK remains set and the clock generation circuitry remains enabled.
- When SIGGENx.DATA0 and SIGGENx.DATA1 are not filled with data before the next shift sequence (repeat shift modes) and signal generator is waiting for data to be written, clocks are stopped.
- The RUN\_CLOCK\_FF can be cleared on the falling edge of CLKOUT0 to CLKOUT3 based on the configuration of CLKSTOP field.
- Clearing GCTL0.EN clears RUN\_CLOCK\_FF unconditionally.

### 34.3 Signal Generator Module

The signal generator module is the main component of the EPG and generates the data stream that follows custom patterns. Figure 34-5 shows the main components. This module has 8 output ports DATATRANOUT0 to DATATRANOUT7. The two registers SIGGENx\_DATA1 and SIGGENx\_DATA0 constitute a 64-bit bus named DATA[63:0]. DATATRANIN[63:0], which is used for all the data transform operations, can be DATA[63:0] or bit reversed DATA (when SIGGENx\_CTL0.BRIN bit is set). The DATATRANOUT0 to DATATRANOUT7 are connected to DATATRANIN0 to DATATRANIN7 when the signal generator is not in BIT\_BANG mode. In BIT\_BANG mode, DATATRANOUT0 to DATATRANOUT7 are connected to DATATRANIN0, DATATRANIN8, and DATATRANIN16 to DATATRANIN56.

In addition to generating data outputs, one of the 8 EPGIN inputs can act as data input to SIGGENx\_DATAy registers. In Figure 34-5, the EPGIN\_MUX block illustrates the mechanism used to capture the input data stream. This enables one to capture a data input stream using EPG module.

Data transformation is done on the DATATRANIN bus, and is determined by the configured mode (SIGGENx\_CTL0.MODE), provided GCTL0.EN and GCTL0.SIGGENx\_EN are both set. If either of these enable bits are 0, then the data output of the transform block is the same as the input. The transformed output is bit reversed when SIGGENx\_CTL0.BROUT bit is set. Conditions under which the DATA active register (SIGGENx\_DATA0\_ACTIVE and SIGGENx\_DATA1\_ACTIVE) are:

- Loaded from SIGGENx\_DATA1 and SIGGENx\_DATA0
- Directly updated on a memory mapped write to SIGGENx\_DATA1 and SIGGENx\_DATA0
- Holds the current data

**Table 34-1. SIGGENx Active Register Loading**

Condition	SIGGENx_DATA1_ACTIVE DATA ACTIVE Register [63:32]	SIGGENx_DATA0_ACTIVE DATA ACTIVE Register [31:0]
Memory mapped write to SIGGENx_DATA0 register and GCTL0.SIGGENx_EN is 0	No updates	Updated with the value written to SIGGENx_DATA0 register
Memory mapped write to SIGGENx_DATA1 register and GCTL0.SIGGENx_EN is 0.	Updated with the value written to SIGGENx_DATA1 register	No updates
"BITLENGTH" number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH <= 32, and Either SIGGENx_DATA0 or SIGGENx_DATA1 has been updated	Copy SIGGENx_DATA1 register content	Copy SIGGENx_DATA0 register content
"BITLENGTH" number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH >= 32, and Both SIGGENx_DATA0 and SIGGENx_DATA1 have been updated	Copy SIGGENx_DATA1 register contents	Copy SIGGENx_DATA0 register contents
"BITLENGTH" number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH <= 32, and Neither SIGGENx_DATA0, nor SIGGENx_DATA1 has been updated	Hold the current value, no shifts	Hold the current value, no shifts
"BITLENGTH" number of shifts are done, and Mode is SHIFT_RIGHT_REPEAT or SHIFT_LEFT_REPEAT, and BITLENGTH >= 32, and Neither SIGGENx_DATA0, nor SIGGENx_DATA1 has not been updated	Hold the current value, no shifts	Hold the current value, no shifts
All other conditions	Updates based on current mode of operation	Updates based on current mode of operation




Figure 34-5. EPG Signal Generator Detailed Overview

Following are the possible data transformations:

**Bit-bang mode:** In this mode, DATATRAN[63:0] is the same as DATATRANIN[63:0].

**Shift right once mode:** In this mode, DATATRAN[63:0] = {0,DATATRANIN[63:1]}. After SIGENx\_CTL0.BITLENGTH shifts, SIGENx\_CTL0.EN is cleared.

**Shift right repeat mode:** In this mode, DATATRAN[63:0] = {0,DATATRANIN[63:1]}. After SIGENx\_CTL0.BITLENGTH shifts, load the data as per [Table 34-1](#).

**Rotate right once mode:** In this mode, DATATRAN[63:0] = {DATATRANIN[0],DATATRANIN[63:1]}. After SIGENx\_CTL0.BITLENGTH shifts, active register is loaded from the {DATA1,DATA0} register, and SIGENx\_CTL0.EN is cleared.

**Rotate right repeat:** This mode is same as rotate right once, except that SIGENx\_CTL0.EN is not cleared upon SIGENx\_CTL0.BITLENGTH rotates.

**Shift left once mode:** In this mode, DATATRAN[63:0] = {DATATRANIN[62:1],0}. After SIGENx\_CTL0.BITLENGTH shifts, SIGENx\_CTL0.EN is cleared.

**Shift left repeat mode:** In this mode, DATATRAN[63:0] = {DATATRANIN[62:1],0}. After SIGENx\_CTL0.BITLENGTH shifts, load the data as per [Table 34-1](#).

**Rotate left once mode:** In this mode, DATATRAN[63:0] = {DATATRANIN[62:1],DATATRANIN[63]}. After SIGENx\_CTL0.BITLENGTH shifts, active register is loaded from the {DATA1,DATA0} register, and SIGENx\_CTL0.EN is cleared.

**Rotate left repeat:** This mode is same as rotate left once, except that SIGENx\_CTL0.EN is not cleared upon SIGENx\_CTL0.BITLENGTH rotates.

---

#### Note

SIGGENx\_CTL0.MODE and SIGGENx\_CTL.BITWIDTH must only be updated when GCTL0.SIGGENx\_EN is 0.

---

### 34.4 EPG Peripheral Signal Mux Selection

EPG DATAINx signals are connected to input signal sources from other peripherals. The EPG DATAINx signal sources are listed in [Table 34-2](#).

**Table 34-2. EPG Data Input Connections**

EPG1 Data Connection (DATAIN/DATAOUT)	Signal Name
0	CANA_RX
1	MCANA_RX
2	LINA_RX
3	LINB_RX
4	FSIRXA_D0
5	FSIRXA_D1
6	FSIRXB_D0
7	FSIRXB_D1
8	FSIRXA_CLK
9	SPIA_CLK
10	SPIA_PICO
11	SPIA_POCI
12	SPIA_PTE
13	SPIB_CLK
14	SPIB_PICO
15	SPIB_POCI
16	SPIB_PTE
17	I2CA_SDA
18	I2CA_SCL
19	I2CB_SDA
20	I2CB_SCL
21	SD1_C1
22	SD1_C2
23	SD1_C3
24	SD1_C4
25	SD2_C1
26	SD2_C2
27	SD2_C3
28	SD2_C4
29	SD3_C1
30	SD3_C2
31	SD3_C3
32	SD3_C4
33	SD4_C1
34	SD4_C2

**Table 34-2. EPG Data Input Connections (continued)**

EPG1 Data Connection (DATAIN/DATAOUT)	Signal Name
35	SD4_C3
36	SD4_C4
37	SCIA_RX
38	SCIB_RX
39	EQEP1A
40	EQEP1B
41	EQEP1I
42	EQEP1S
43	EQEP2A
44	EQEP2B
45	EQEP2I
46	EQEP2S
47	FSIRXC_CLK
48	FSIRXC_D0
49	FSIRXC_D1
50	FSIRXB_CLK
51	UARTA_RX
52	UARTB_RX
53	ECAP1
54	ECAP2
55	ECAP3
56	ECAP4
57	ECAP5
58	ECAP6
59	ECAP7
60-62	Reserved
63	MCANB_RX

EPGOUT0 to EPGOUT7 can override peripheral input signals connected to DATAINx. For example, the peripheral CAN RX input signal can be overwritten by EPGOUTx. DATAINx can be passed to DATAOUTx untouched, if EPG is not required, or the DATAINx can be replaced with EPGOUTy ( $y = x\%8$ ). The EPGMXSEL0 and EPGMXSEL1 registers must be configured to select the source of the DATAOUTx signals. Also, EPGOUTx signals can be connected to GPIOs through the Output XBARs and CLB Output XBARs, while EPGINx signals can be connected to the Input XBARs.




Figure 34-6. EPG Peripheral Signal Muxing

Table 34-3. EPG Input Connections

EPG1 Input Port	Source Signal
0	INPUTXBAR13
1	INPUTXBAR14
2	INPUTXBAR15
3	INPUTXBAR16
4	Reserved
5	Reserved
6	Reserved
7	Reserved



**Table 34-4. EPG Output Connections**

EPG1 Output Port	Destination Signal
0	OUTPUTXBAR
1	OUTPUTXBAR
2	OUTPUTXBAR
3	OUTPUTXBAR
4	Reserved
5	Reserved
6	Reserved
7	Reserved

### 34.5 Application Software Notes

The following points are important considerations when utilizing the EPG:

- SIGGENx\_CTL0.MODE and SIGGENx\_CTL0.BITLENGTH can only be written to when SIGGENx\_CTL0.EN is 0
- CLKDIVx\_CTL0.PRD register can be written, when GCTL0.EN is 0
- GCTL0.EN can be enabled before GCTL0.SIGGENx\_EN

## 34.6 EPG Example Use Cases

This section provides example register configurations for different EPG use cases.

### Note

Some examples can require more than one SIGGEN module. Check the device registers or data sheet for the number of available SIGGEN modules.

### 34.6.1 EPG Example: Synchronous Clocks with Offset

[Example 34-1](#) register configuration generates 4 clocks, all synchronous to one another with edges offset by 2 clock cycles. In [Example 34-1](#), a clock divide value of 12 is used.

#### Example 34-1. Synchronous Clocks with Offset Register Configuration

Register	Value	Selected Mode
<b>Epg1MuxRegs</b>		
EPGMXSEL0.SEL0	0x1	Select EPGOUT0 to drive DATAOUT[0]
EPGMXSEL0.SEL1	0x1	Select EPGOUT1 to drive DATAOUT[1]
EPGMXSEL0.SEL2	0x1	Select EPGOUT2 to drive DATAOUT[2]
EPGMXSEL0.SEL3	0x1	Select EPGOUT3 to drive DATAOUT[3]
<b>Epg1Regs</b>		
<b>Global Settings</b>		
GCTL0.EPGOUT0SEL	0x0	Selects signal mux output on EPGOUT0
GCTL0.EPGOUT1SEL	0x0	Selects signal mux output on EPGOUT1
GCTL0.EPGOUT2SEL	0x0	Selects signal mux output on EPGOUT2
GCTL0.EPGOUT3SEL	0x0	Selects signal mux output on EPGOUT3
GCTL3.EPGOUT0_SIGOUTSEL	0x0	Select SIGGEN0.OUT[0] on EPGOUT0
GCTL3.EPGOUT1_SIGOUTSEL	0x1	Select SIGGEN0.OUT[1] on EPGOUT1
GCTL3.EPGOUT2_SIGOUTSEL	0x2	Select SIGGEN0.OUT[2] on EPGOUT2
GCTL3.EPGOUT3_SIGOUTSEL	0x3	Select SIGGEN0.OUT[3] on EPGOUT3
GCTL1.SIGGEN0_CLKSEL	0x0	Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0
<b>CLKGEN0 Setting</b>		
CLKDIV0_CTL0.PRD	0x0	Divide by 1
CLKDIV0_CLKOFFSET.CLK0OFFSET	0x0	No offset
<b>SIGGEN0 Mode and Bit Length Configuration</b>		
SIGGEN0_CTL0.BITLENGTH	0xC	Configure bit length to 12 to get a divide-by-12 clock.
SIGGEN0_CTL0.MODE	0x3	Configure the mode to rotate right repeat mode to generate a periodic waveform.
SIGGEN0_DATA0[11:0]	0000 0111 1110	Initialize the 12 bits to 6 ones and 6 zeroes, which makes sure of a 50% duty cycle clock.
SIGGEN0_DATA0[27:16]	0001 1111 1000	Create a 2-cycle offset with respect to first clock.
SIGGEN0_DATA1[11:0]	0111 1110 0000	Create a 4-cycle offset with respect to first clock.
SIGGEN0_DATA1[27:16]	1111 1000 0001	Create a 6-cycle offset with respect to first clock.

### 34.6.2 EPG Example: Serial Data Bit Stream (LSB first)

**Example 34-2** register configuration shifts out a data word, the data rate is set to divide by 8 and the LSB is shifted out first. After 32 shifts are completed, an interrupt is generated for further sequencing.

#### **Example 34-2. Serial Data Bit Stream (LSB first) Register Configuration**

Register	Value	Selected Mode
<b>Epg1MuxRegs</b>		
EPGMXSEL0.SEL0	0x1	Select EPGOUT0 to drive DATAOUT[0]
<b>Epg1Regs</b>		
<b>Global Settings</b>		
GCTL1.SIGGEN0_CLKSEL	0x0	Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0
<b>CLKGEN0 Setting</b>		
CLKDIV0_CTL0.PRD	0x7	Divide by 8
CLKDIV0_CLKOFFSET.CLK0OFFSET	0x0	No offset
<b>SIGGEN0 Mode and Bit Length Configuration</b>		
SIGGEN0_CTL0.BITLENGTH	0x20	Do 32 shifts.
SIGGEN0_CTL0.MODE	0x1	Configure the mode to shift right once mode. Generates an interrupt after 32 shifts.
SIGGEN0_DATA0[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA0[31:16]	0xCCCC	Data to be shifted out
SIGGEN0_DATA1[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA1[31:16]	0x55AA	Data to be shifted out

### 34.6.3 EPG Example: Serial Data Bit Stream (MSB first)

**Example 34-3** register configuration shifts out a data word, the data rate is set to divide by 8 and MSB is shifted out first. After 32 shifts are complete, an interrupt is generated for further sequencing.

#### Example 34-3. Serial Data Bit Stream (MSB first) Register Configuration

Register	Value	Selected Mode
<b>Epg1MuxRegs</b>		
EPGMXSEL0.SEL0	0x1	Select EPGOUT0 to drive DATAOUT[0]
<b>Epg1Regs</b>		
<b>Global Settings</b>		
GCTL0.EPGOUT0SEL	0x0	Selects signal mux output on EPGOUT0
GCTL3.EPGOUT0_SIGOUTSEL	0x4	Select SIGGEN0.OUT[4] on EPGOUT0, on 64-bit reversal, 31 bit appears on 32 bit (hence, configuring to 4).
GCTL1.SIGGEN0_CLKSEL	0x0	Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0
<b>CLKGEN0 Setting</b>		
CLKDIV0_CTL0.PRD	0x7	Divide by 8
CLKDIV0_CLKOFFSET.CLK0OFFSET	0x0	No offset
<b>SIGGEN0 Mode and Bit Length Configuration</b>		
SIGGEN0_CTL0.BITLENGTH	0x20	Do 32 shifts.
SIGGEN0_CTL0.MODE	0x1	Configure the mode to shift right once mode. Generates an interrupt after 32 shifts.
SIGGEN0_CTL0.BRIN	0x1	Reverse the bits to the data transform block to make sure that the MSB is transmitted first.
SIGGEN0_CTL0.BROUT	0x1	Reverse the data back and store in the register
SIGGEN0_DATA0[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA0[31:16]	0xCCCC	Data to be shifted out
SIGGEN0_DATA1[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA1[31:16]	0x55AA	Data to be shifted out

### 34.6.4 EPG Example: Clock and Data Pair

**Example 34-4** register configuration shifts out a data word, also an associated clock is generated to latch the data (EPGOUT1), the data rate is set to divide by 8 and MSB is shifted out first. After 32 shifts are complete, an interrupt is generated for further sequencing.

#### Example 34-4. Clock and Data Pair Register Configuration

Register	Value	Selected Mode
<b>Epg1MuxRegs</b>		
EPGMXSEL0.SEL0	0x1	Select EPGOUT0 to drive DATAOUT[0]
EPGMXSEL0.SEL1	0x1	Select EPGOUT1 to drive DATAOUT[1]
<b>Epg1Regs</b>		
<b>Global Settings</b>		
GCTL0.EPGOUT0SEL	0x0	Selects signal mux output on EPGOUT0
GCTL3.EPGOUT0_SIGOUTSEL	0x4	Select SIGGEN0.OUT[4] on EPGOUT0, on 64-bit reversal, 31 bit appears on 32 bit (hence, configuring to 4).
GCTL0.EPGOUT1SEL	0x0	Selects signal mux output on EPGOUT1
GCTL3.EPGOUT1_SIGOUTSEL	0x8	Select SIGGEN1.OUT[0] on EPGOUT1.
GCTL1.SIGGEN0_CLKSEL	0x0	Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0
GCTL1.SIGGEN1_CLKSEL	0x4	Select CLKOUT0 of CLKGEN1 as the clock source of SIGGEN1
<b>CLKGEN0 Setting</b>		
CLKDIV0_CTL0.PRD	0x7	Divide by 8
CLKDIV0_CLKOFFSET.CLK0OFFSET	0x0	No offset
CLKDIV1_CTL0.PRD	0x3	Divide by 4
<b>SIGGEN0 Mode and Bit Length Configuration</b>		
SIGGEN0_CTL0.BITLENGTH	0x20	Do 32 shifts.
SIGGEN0_CTL0.MODE	0x1	Configure the mode to shift right once mode. Generates an interrupt after 32 shifts.
SIGGEN0_CTL0.BRIN	0x1	Reverse the bits to the data transform block to make sure that the MSB is transmitted first.
SIGGEN0_CTL0.BROUT	0x1	Reverse the data back and store in the register
SIGGEN0_DATA0[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA0[31:16]	0xCCCC	Data to be shifted out
SIGGEN0_DATA1[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA1[31:16]	0x55AA	Data to be shifted out
<b>SIGGEN1 Mode and Bit Length Configuration</b>		
SIGGEN1_CTL0.BITLENGTH	0x2	Set bit length to 2 to generate a 50% duty clock.
SIGGEN1_CTL0.MODE	0x3	Configure the mode to rotate right repeat mode. Generates a 50% duty cycle clock.
SIGGEN1_DATA0[15:0]	0x2	Data to be shifted out

### 34.6.5 EPG Example: Clock and Skewed Data Pair

Example 34-5 register configuration shows the data shifted out is skewed by few a EPG input clock cycles.

#### Example 34-5. Clock and Skewed Data Pair Register Configuration

Register	Value	Selected Mode
<b>Epg1MuxRegs</b>		
EPGMXSEL0.SEL0	0x1	Select EPGOUT0 to drive DATAOUT[0]
EPGMXSEL0.SEL1	0x1	Select EPGOUT1 to drive DATAOUT[1]
<b>Epg1Regs</b>		
<b>Global Settings</b>		
GCTL0.EPGOUT0SEL	0x0	Selects signal mux output on EPGOUT0
GCTL3.EPGOUT0_SIGOUTSEL	0x4	Select SIGGEN0.OUT[4] on EPGOUT0, on 64-bit reversal, 31 bit appears on 32 bit (hence, configuring to 4).
GCTL0.EPGOUT1SEL	0x0	Selects signal mux output on EPGOUT1
GCTL3.EPGOUT1_SIGOUTSEL	0x8	Select SIGGEN1.OUT[0] on EPGOUT1.
GCTL1.SIGGEN0_CLKSEL	0x0	Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0
GCTL1.SIGGEN1_CLKSEL	0x4	Select CLKOUT0 of CLKGEN1 as the clock source of SIGGEN1
<b>CLKGEN0 Setting</b>		
CLKDIV0_CTL0.PRD	0x7	Divide by 8
CLKDIV0_CLKOFFSET.CLK0OFFSET	0x2	Offset of 2 cycles.
CLKDIV1_CTL0.PRD	0x3	Divide by 4
<b>SIGGEN0 Mode and Bit Length Configuration</b>		
SIGGEN0_CTL0.BITLENGTH	0x20	Do 32 shifts.
SIGGEN0_CTL0.MODE	0x1	Configure the mode to shift right once mode. Generates an interrupt after 32 shifts.
SIGGEN0_CTL0.BRIN	0x1	Reverse the bits to the data transform block to make sure that the MSB is transmitted first.
SIGGEN0_CTL0.BROUT	0x1	Reverse the data back and store in the register
SIGGEN0_DATA0[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA0[31:16]	0xCCCC	Data to be shifted out
SIGGEN0_DATA1[15:0]	0xAA55	Data to be shifted out
SIGGEN0_DATA1[31:16]	0x55AA	Data to be shifted out
<b>SIGGEN1 Mode and Bit Length Configuration</b>		
SIGGEN1_DATA0[15:0]	0x2	Data to be shifted out
SIGGEN1_CTL0.BITLENGTH	0x2	Set bit length to 2 to generate a 50% duty clock.
SIGGEN1_CTL0.MODE	0x3	Configure the mode to rotate right repeat mode. Generates a 50% duty cycle clock.

### 34.6.6 EPG Example: Capturing Serial Data with a Known Baud Rate

**Example 34-6** register configuration captures a 32-bit data stream. The data is generated from SIGGEN0 and captured in SIGGEN1 (EPGOUT0 looped back as EPGIN0). The clock to SIGGEN1 is offset by a few cycles to reliably capture the data.

#### Example 34-6. Capturing Serial Data with a Known Baud Rate Register Configuration

Register	Value	Selected Mode
<b>Epg1MuxRegs</b>		
EPGMXSEL0.SEL0	0x1	Select EPGOUT0 to drive DATAOUT[0]
EPGMXSEL0.SEL1	0x1	Select EPGOUT1 to drive DATAOUT[1]
<b>Epg1Regs</b>		
<b>Global Settings</b>		
GCTL0.EPGOUT0SEL	0x0	Selects signal mux output on EPGOUT0
GCTL3.EPGOUT0_SIGOUTSEL	0x4	Select SIGGEN0.OUT[4] on EPGOUT0, on 64-bit reversal, 31 bit appears on 32 bit (hence, configuring to 4).
GCTL0.EPGOUT1SEL	0x0	Selects signal mux output on EPGOUT1
GCTL3.EPGOUT1_SIGOUTSEL	0x8	Select SIGGEN1.OUT[0] on EPGOUT1.
GCTL1.SIGGEN0_CLKSEL	0x0	Select CLKOUT0 of CLKGEN0 as the clock source of SIGGEN0
GCTL1.SIGGEN1_CLKSEL	0x4	Select CLKOUT0 of CLKGEN1 as the clock source of SIGGEN1
<b>CLKGEN0 Setting</b>		
CLKDIV0_CTL0.PRD	0x7	Divide by 8
CLKDIV0_CLKOFFSET.CLK0OFFSET	0x0	No offset
CLKDIV1_CTL0.PRD	0x7	Divide by 8
CLKDIV1_CLKOFFSET.CLK0OFFSET	0x2	Offset the capture clock by a few cycles to capture the data reliably.
<b>SIGGEN0 Mode and Bit Length Configuration</b>		
SIGGEN0_CTL0.BITLENGTH	0x20	Do 32 shifts, data out looped back to EPGIN[0] to demonstrate the data capture function.
SIGGEN0_CTL0.MODE	0x1	Configure the mode to shift right once mode. Generates an interrupt after 32 shifts.
SIGGEN0_CTL0.BRIN	0x0	Reverse the bits to the data transform block to make sure that the MSB is transmitted first.
SIGGEN0_CTL0.BROUT	0x0	Reverse the data back and store in the register
SIGGEN_DATA0[15:0]	0xAA55	Data to be shifted out
SIGGEN_DATA0[31:16]	0xCCCC	Data to be shifted out
SIGGEN_DATA1[15:0]	0xAA55	Data to be shifted out
SIGGEN_DATA1[31:16]	0x55AA	Data to be shifted out
<b>SIGGEN1 Mode and Bit Length Configuration</b>		
SIGGEN1_CTL0.BITLENGTH	0x32	Set bit length to 2 to generate a 50% duty clock.
SIGGEN1_CTL0.MODE	0x4	Configure the mode to shift left once mode. To capture the data pattern on EPGIN[0].
SIGGEN1_CTL1.DATA0_INSEL	0x1	Select EPGIN[0] as the data input of bit 0.
SIGGEN1_DATA0	0x0	Clear the data contents. Holds 0xAA55 3333 at the end of 32 shifts.

### 34.7 EPG Interrupt

EPG interrupt can be generated on “BIT\_LENGTH” shifts or rotates, or “BIT\_LENGTH/2” shifts or rotates. Interrupts can be generated in any of the signal generator modes.

The GINTSTS, GINTEN, GINTCLR, and GINTFRC registers are used to configure the EPG interrupt, as shown in Figure 34-7.




Figure 34-7. EPG Interrupt

### 34.8 Software

#### 34.8.1 EPG Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/epg

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

##### 34.8.1.1 EPG Generating Synchronous Clocks - SINGLE\_CORE

FILE: epg\_ex1\_generate\_clocks.c

This example shows how to generate 2 synchronous clocks with edges being offset by 2 clock cycles. It configures Signal Generator to shift a periodic data. Generated Clock has period EPG CLOCK/6.

##### External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.

##### Watch Variables

- sigGenActiveData - Active Data of signal generator transform output

##### 34.8.1.2 EPG Generating Two Offset Clocks - SINGLE\_CORE

FILE: epg\_ex2\_generate\_two\_offset\_clocks.c

This example generates two offset clocks using the CLKGEN (CLKDIV) modules. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

##### External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.



### 34.8.1.3 EPG Generating Two Offset Clocks With SIGGEN - SINGLE\_CORE

FILE: `epg_ex3_generate_two_offset_clocks_with_siggen.c`

This example generates two offset clocks using the SIGGEN module. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

#### External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.

### 34.8.1.4 EPG Generate Serial Data - SINGLE\_CORE

FILE: `epg_ex4_generate_serial_data.c`

This example generates SPICLK and SPI DATA signals using the SIGGEN module. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

#### External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.

### 34.8.1.5 EPG Generate Serial Data Shift Mode - SINGLE\_CORE

FILE: `epg_ex5_generate_serial_data_shift_mode.c`

This example generates SPICLK and SPI DATA signals using the SIGGEN module in SHIFT mode. For more information on this example, visit: [Designing With the C2000 Embedded Pattern Generator \(EPG\)](#)

#### External Connections

- None. Signal is generated on GPIO 24, 3. Can be visualized through oscilloscope.

## 34.9 EPG Registers

The following sections are register descriptions for the Embedded Pattern Generator (EPG) module.

### 34.9.1 EPG Base Address Table

**Table 34-5. EPG Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
EPGRegs	<a href="#">EPG_REGS</a>	EPG_BASE	0x0005_EC00	YES	-	-	YES	-	YES
EPGMuxRegs	<a href="#">EPG_MUX_REGS</a>	EPGMUX_BASE	0x0005_ECD0	YES	-	-	YES	-	YES

### 34.9.2 EPG\_REGS Registers

Table 34-6 lists the memory-mapped registers for the EPG\_REGS registers. All register offset addresses not listed in Table 34-6 should be considered as reserved locations and the register contents should not be modified.

**Table 34-6. EPG\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	GCTL0	EPG Global control register 0		<a href="#">Go</a>
2h	GCTL1	EPG Global control register 1		<a href="#">Go</a>
4h	GCTL2	EPG Global control register 2		<a href="#">Go</a>
6h	GCTL3	EPG Global control register 3		<a href="#">Go</a>
8h	EPGLOCK	EPG LOCK Register		<a href="#">Go</a>
Ah	EPGCOMMIT	EPG COMMIT register		<a href="#">Go</a>
Ch	GINTSTS	EPG Global interrupt status register.		<a href="#">Go</a>
Eh	GINTEN	EPG Global interrupt enable register.		<a href="#">Go</a>
10h	GINTCLR	EPG Global interrupt clear register.		<a href="#">Go</a>
12h	GINTFRC	EPG Global interrupt force register.		<a href="#">Go</a>
18h	CLKDIV0_CTL0	Clock divider 0's control register 0		<a href="#">Go</a>
1Eh	CLKDIV0_CLKOFFSET	Clock divider 0's clock offset value		<a href="#">Go</a>
24h	CLKDIV1_CTL0	Clock divider 1's control register 0		<a href="#">Go</a>
2Ah	CLKDIV1_CLKOFFSET	Clock divider 1's clock offset value		<a href="#">Go</a>
30h	SIGGEN0_CTL0	Signal generator 0's control register 0		<a href="#">Go</a>
32h	SIGGEN0_CTL1	Signal generator 0's control register 1		<a href="#">Go</a>
38h	SIGGEN0_DATA0	Signal generator 0's data register 0		<a href="#">Go</a>
3Ah	SIGGEN0_DATA1	Signal generator 0's data register 1		<a href="#">Go</a>
3Ch	SIGGEN0_DATA0_ACTIVE	Signal generator 0's data active register 0		<a href="#">Go</a>
3Eh	SIGGEN0_DATA1_ACTIVE	Signal generator 0's data active register 1		<a href="#">Go</a>
50h	REVISION	IP Revision tie-off value		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 34-7 shows the codes that are used for access types in this section.

**Table 34-7. EPG\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
W1S	W1S	Write 1 to set
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		

**Table 34-7. EPG\_REGS Access Type Codes (continued)**

Access Type	Code	Description
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 34.9.2.1 GCTL0 Register (Offset = 0h) [Reset = 0000000h]

GCTL0 is shown in [Figure 34-8](#) and described in [Table 34-8](#).

Return to the [Summary Table](#).

EPG Global control register 0

**Figure 34-8. GCTL0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
EPGOUT23SEL	EPGOUT22SEL	EPGOUT21SEL	EPGOUT20SEL	EPGOUT17SEL	EPGOUT16SEL	EPGOUT15SEL	EPGOUT13SEL
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED					SIGGEN1_EN	SIGGEN0_EN	EN
R-0h					R/W-0h	R/W-0h	R/W-0h

**Table 34-8. GCTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	EPGOUT23SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
14	EPGOUT22SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
13	EPGOUT21SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
12	EPGOUT20SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
11	EPGOUT17SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
10	EPGOUT16SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
9	EPGOUT15SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
8	EPGOUT13SEL	R/W	0h	0 : Selects signal mux output 1 : Selects clock mux output Reset type: SYSRSn
7-3	RESERVED	R	0h	Reserved
2	SIGGEN1_EN	R/W	0h	0 : Signal generator 1 is disabled. 1 : Signal generator 1 is enabled, signal generator functions as per the mode definition. Reset type: SYSRSn

**Table 34-8. GCTL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	SIGGEN0_EN	R/W	0h	0 : Signal generator 0 is disabled. 1 : Signal generator 0 is enabled, signal generator functions as per the mode definition. Reset type: SYSRSn
0	EN	R/W	0h	0 : EPG module is disabled 1 : EPG module is enabled, clock generators and signal generators are functional. Reset type: SYSRSn

### 34.9.2.2 GCTL1 Register (Offset = 2h) [Reset = 0000000h]

GCTL1 is shown in [Figure 34-9](#) and described in [Table 34-9](#).

Return to the [Summary Table](#).

EPG Global control register 1

**Figure 34-9. GCTL1 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	RESERVED			RESERVED	SIGGEN0_CLKSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		

**Table 34-9. GCTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6-4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2-0	SIGGEN0_CLKSEL	R/W	0h	Clock source select of SIGGEN0: 0x0 : CLKGEN0.CLKOUT0_GCLK 0x1 : CLKGEN0.CLKOUT1_GCLK 0x2 : CLKGEN0.CLKOUT2_GCLK 0x3 : CLKGEN0.CLKOUT3_GCLK 0x4 : CLKGEN1.CLKOUT0_GCLK 0x5 : CLKGEN1.CLKOUT1_GCLK 0x6 : CLKGEN1.CLKOUT2_GCLK 0x7 : CLKGEN1.CLKOUT3_GCLK Reset type: SYSRSn

### 34.9.2.3 GCTL2 Register (Offset = 4h) [Reset = 0000000h]

GCTL2 is shown in [Figure 34-10](#) and described in [Table 34-10](#).

Return to the [Summary Table](#).

EPG Global control register 2

**Figure 34-10. GCTL2 Register**

31	30	29	28	27	26	25	24
RESERVED	EPGOUT7_CLKOUTSEL			RESERVED	EPGOUT6_CLKOUTSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		
23	22	21	20	19	18	17	16
RESERVED	EPGOUT5_CLKOUTSEL			RESERVED	EPGOUT4_CLKOUTSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		
15	14	13	12	11	10	9	8
RESERVED	EPGOUT3_CLKOUTSEL			RESERVED	EPGOUT2_CLKOUTSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		
7	6	5	4	3	2	1	0
RESERVED	EPGOUT1_CLKOUTSEL			RESERVED	EPGOUT0_CLKOUTSEL		
R/W-0h	R/W-0h			R/W-0h	R/W-0h		

**Table 34-10. GCTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R/W	0h	Reserved
30-28	EPGOUT7_CLKOUTSEL	R/W	0h	Output 7 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
27	RESERVED	R/W	0h	Reserved
26-24	EPGOUT6_CLKOUTSEL	R/W	0h	Output 6 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
23	RESERVED	R/W	0h	Reserved
22-20	EPGOUT5_CLKOUTSEL	R/W	0h	Output 5 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn

**Table 34-10. GCTL2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	RESERVED	R/W	0h	Reserved
18-16	EPGOUT4_CLKOUTSEL	R/W	0h	Output 4 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
15	RESERVED	R/W	0h	Reserved
14-12	EPGOUT3_CLKOUTSEL	R/W	0h	Output 3 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
11	RESERVED	R/W	0h	Reserved
10-8	EPGOUT2_CLKOUTSEL	R/W	0h	Output 2 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
7	RESERVED	R/W	0h	Reserved
6-4	EPGOUT1_CLKOUTSEL	R/W	0h	Output 1 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn
3	RESERVED	R/W	0h	Reserved
2-0	EPGOUT0_CLKOUTSEL	R/W	0h	Output 0 signal source select: 0x0 : CLKGEN0.CLKOUT0_DCLK 0x1 : CLKGEN0.CLKOUT1_DCLK 0x2 : CLKGEN0.CLKOUT2_DCLK 0x3 : CLKGEN0.CLKOUT3_DCLK 0x4 : CLKGEN1.CLKOUT0_DCLK 0x5 : CLKGEN1.CLKOUT1_DCLK 0x6 : CLKGEN1.CLKOUT2_DCLK 0x7 : CLKGEN1.CLKOUT3_DCLK Reset type: SYSRSn



### 34.9.2.4 GCTL3 Register (Offset = 6h) [Reset = 0000000h]

GCTL3 is shown in [Figure 34-11](#) and described in [Table 34-11](#).

Return to the [Summary Table](#).

EPG Global control register 3

**Figure 34-11. GCTL3 Register**

31	30	29	28	27	26	25	24
EPGOUT7_SIGOUTSEL				EPGOUT6_SIGOUTSEL			
R/W-0h				R/W-0h			
23	22	21	20	19	18	17	16
EPGOUT5_SIGOUTSEL				EPGOUT4_SIGOUTSEL			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
EPGOUT3_SIGOUTSEL				EPGOUT2_SIGOUTSEL			
R/W-0h				R/W-0h			
7	6	5	4	3	2	1	0
EPGOUT1_SIGOUTSEL				EPGOUT0_SIGOUTSEL			
R/W-0h				R/W-0h			

**Table 34-11. GCTL3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	EPGOUT7_SIGOUTSEL	R/W	0h	Output 7 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn

**Table 34-11. GCTL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27-24	EPGOUT6_SIGOUTSEL	R/W	0h	Output 6 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn
23-20	EPGOUT5_SIGOUTSEL	R/W	0h	Output 5 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn
19-16	EPGOUT4_SIGOUTSEL	R/W	0h	Output 4 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn

**Table 34-11. GCTL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15-12	EPGOUT3_SIGOUTSEL	R/W	0h	Output 3 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn
11-8	EPGOUT2_SIGOUTSEL	R/W	0h	Output 2 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn
7-4	EPGOUT1_SIGOUTSEL	R/W	0h	Output 1 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn

**Table 34-11. GCTL3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	EPGOUT0_SIGOUTSEL	R/W	0h	Output 0 source select: 0x0 : SIGGEN0.DATATRANOUT0 0x1 : SIGGEN0.DATATRANOUT1 0x2 : SIGGEN0.DATATRANOUT2 0x3 : SIGGEN0.DATATRANOUT3 0x4 : SIGGEN0.DATATRANOUT4 0x5 : SIGGEN0.DATATRANOUT5 0x6 : SIGGEN0.DATATRANOUT6 0x7 : SIGGEN0.DATATRANOUT7 0x8 : SIGGEN1.DATATRANOUT0 0x9 : SIGGEN1.DATATRANOUT1 0xA : SIGGEN1.DATATRANOUT2 0xB : SIGGEN1.DATATRANOUT3 0xC : SIGGEN1.DATATRANOUT4 0xD : SIGGEN1.DATATRANOUT5 0xE : SIGGEN1.DATATRANOUT6 0xF : SIGGEN1.DATATRANOUT7 Reset type: SYSRSn

### 34.9.2.5 EPGLOCK Register (Offset = 8h) [Reset = 0000000h]

EPGLOCK is shown in [Figure 34-12](#) and described in [Table 34-12](#).

Return to the [Summary Table](#).

EPG LOCK Register

**Figure 34-12. EPGLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						RESERVED	RESERVED
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
SIGGEN0_CTL1	SIGGEN0_CTL0	CLKDIV1_CTL0	CLKDIV0_CTL0	GCTL3	GCTL2	GCTL1	GCTL0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 34-12. EPGLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	SIGGEN0_CTL1	R/W	0h	0: Writes to SIGGEN0_CTL1 register is allowed. 1: Writes to SIGGEN0_CTL1 register is not allowed. Reset type: SYSRSn
6	SIGGEN0_CTL0	R/W	0h	0: Writes to SIGGEN0_CTL0 register is allowed. 1: Writes to SIGGEN0_CTL0 register is not allowed. Reset type: SYSRSn
5	CLKDIV1_CTL0	R/W	0h	0: Writes to CLKDIV1_CTL0 register is allowed. 1: Writes to CLKDIV1_CTL0 register is not allowed. Reset type: SYSRSn
4	CLKDIV0_CTL0	R/W	0h	0: Writes to CLKDIV0_CTL0 register is allowed. 1: Writes to CLKDIV0_CTL0 register is not allowed. Reset type: SYSRSn
3	GCTL3	R/W	0h	0: Writes to GCTL3 register is allowed. 1: Writes to GCTL3 register is not allowed. Reset type: SYSRSn
2	GCTL2	R/W	0h	0: Writes to GCTL2 register is allowed. 1: Writes to GCTL2 register is not allowed. Reset type: SYSRSn
1	GCTL1	R/W	0h	0: Writes to GCTL1 register is allowed. 1: Writes to GCTL1 register is not allowed. Reset type: SYSRSn
0	GCTL0	R/W	0h	0: Writes to GCTL0 register is allowed. 1: Writes to GCTL0 register is not allowed. Reset type: SYSRSn

### 34.9.2.6 EPGCOMMIT Register (Offset = Ah) [Reset = 0000000h]

EPGCOMMIT is shown in [Figure 34-13](#) and described in [Table 34-13](#).

Return to the [Summary Table](#).

EPG COMMIT register

**Figure 34-13. EPGCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						RESERVED	RESERVED
R-0h						R/WOnce-0h	R/WOnce-0h
7	6	5	4	3	2	1	0
SIGGEN0_CTL 1	SIGGEN0_CTL 0	CLKDIV1_CTL0	CLKDIV0_CTL0	GCTL3	GCTL2	GCTL1	GCTL0
R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h	R/WOnce-0h

**Table 34-13. EPGCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	RESERVED	R/WOnce	0h	Reserved
8	RESERVED	R/WOnce	0h	Reserved
7	SIGGEN0_CTL1	R/WOnce	0h	0: Writes to EPGLOCK.SIGGEN0_CTL1 field is allowed. 1: Writes to EPGLOCK.SIGGEN0_CTL1 field is not allowed. Reset type: SYSRSn
6	SIGGEN0_CTL0	R/WOnce	0h	0: Writes to EPGLOCK.SIGGEN0_CTL0 field is allowed. 1: Writes to EPGLOCK.SIGGEN0_CTL0 field is not allowed. Reset type: SYSRSn
5	CLKDIV1_CTL0	R/WOnce	0h	0: Writes to EPGLOCK.CLKDIV1_CTL0 field is allowed. 1: Writes to EPGLOCK.CLKDIV1_CTL0 field is not allowed. Reset type: SYSRSn
4	CLKDIV0_CTL0	R/WOnce	0h	0: Writes to EPGLOCK.CLKDIV0_CTL0 field is allowed. 1: Writes to EPGLOCK.CLKDIV0_CTL0 field is not allowed. Reset type: SYSRSn
3	GCTL3	R/WOnce	0h	0: Writes to EPGLOCK.GCTL3 field is allowed. 1: Writes to EPGLOCK.GCTL3 field is not allowed. Reset type: SYSRSn
2	GCTL2	R/WOnce	0h	0: Writes to EPGLOCK.GCTL2 field is allowed. 1: Writes to EPGLOCK.GCTL2 field is not allowed. Reset type: SYSRSn
1	GCTL1	R/WOnce	0h	0: Writes to EPGLOCK.GCTL1 field is allowed. 1: Writes to EPGLOCK.GCTL1 field is not allowed. Reset type: SYSRSn
0	GCTL0	R/WOnce	0h	0: Writes to EPGLOCK.GCTL0 field is allowed. 1: Writes to EPGLOCK.GCTL0 field is not allowed. Reset type: SYSRSn

### 34.9.2.7 GINTSTS Register (Offset = Ch) [Reset = 0000000h]

GINTSTS is shown in [Figure 34-14](#) and described in [Table 34-14](#).

Return to the [Summary Table](#).

EPG Global interrupt status register.

**Figure 34-14. GINTSTS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	SIGGEN0_FILL	SIGGEN0_DON E	INT
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h

**Table 34-14. GINTSTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	SIGGEN0_FILL	R	0h	0: Do not fill data in SIGGEN0 1: Fill data in SIGGEN0 This status bit does not get set in BIT_BANG mode. In all other modes, the SIGGEN0_FILL bit is set high after the signal generator has completed BITLENGTH/2 shifts. Note: For odd values of BITLENGTH, BITLENGTH/2 is rounded down to the nearest integer. Reset type: SYSRSn
1	SIGGEN0_DONE	R	0h	0: Operation of SIGGEN0 is in progress 1: Operation of SIGGEN0 has completed This status bit does not get set in BIT_BANG mode. In all other modes, the SIGGEN0_DONE bit is set high after the signal generator has completed BITLENGTH shifts. Reset type: SYSRSn
0	INT	R	0h	Global interrupt flag. This bit is set when an interrupt is fired, and cleared by writing 1 to GINTCLR.INT. While the INT status bit is set, new EPG interrupts cannot be generated until the bit has been cleared. Reset type: SYSRSn

### 34.9.2.8 GINTEN Register (Offset = Eh) [Reset = 0000000h]

GINTEN is shown in [Figure 34-15](#) and described in [Table 34-15](#).

Return to the [Summary Table](#).

EPG Global interrupt enable register.

**Figure 34-15. GINTEN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	SIGGEN0_FILL	SIGGEN0_DON E	RESERVED
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

**Table 34-15. GINTEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	SIGGEN0_FILL	R/W	0h	0: Disable interrupt generation when SIGGEN0_FILL bits is set. 1: Enable interrupt generation when SIGGEN0_FILL bits is set. Reset type: SYSRSn
1	SIGGEN0_DONE	R/W	0h	0: Disable interrupt generation when SIGGEN0_DONE bits is set. 1: Enable interrupt generation when SIGGEN0_DONE bits is set. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved



### 34.9.2.9 GINTCLR Register (Offset = 10h) [Reset = 0000000h]

GINTCLR is shown in [Figure 34-16](#) and described in [Table 34-16](#).

Return to the [Summary Table](#).

EPG Global interrupt clear register.

**Figure 34-16. GINTCLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	SIGGEN0_FILL	SIGGEN0_DON E	INT
R-0h			R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h	R-0/W1C-0h

**Table 34-16. GINTCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	RESERVED	R-0/W1C	0h	Reserved
3	RESERVED	R-0/W1C	0h	Reserved
2	SIGGEN0_FILL	R-0/W1C	0h	0: No effect 1: Clear SIGGEN0_FILL flag bit. Reset type: SYSRSn
1	SIGGEN0_DONE	R-0/W1C	0h	0: No effect 1: Clear SIGGEN0_DONE flag bit. Reset type: SYSRSn
0	INT	R-0/W1C	0h	0: No effect 1: Clear INT flag bit. Reset type: SYSRSn

### 34.9.2.10 GINTFRC Register (Offset = 12h) [Reset = 0000000h]

GINTFRC is shown in [Figure 34-17](#) and described in [Table 34-17](#).

Return to the [Summary Table](#).

EPG Global interrupt force register.

**Figure 34-17. GINTFRC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED			RESERVED	RESERVED	SIGGEN0_FILL	SIGGEN0_DON E	RESERVED
R-0h			R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0h

**Table 34-17. GINTFRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4	RESERVED	R-0/W1S	0h	Reserved
3	RESERVED	R-0/W1S	0h	Reserved
2	SIGGEN0_FILL	R-0/W1S	0h	0: No effect 1: set SIGGEN0_FILL flag bit. Reset type: SYSRSn
1	SIGGEN0_DONE	R-0/W1S	0h	0: No effect 1: set SIGGEN0_DONE flag bit. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved

### 34.9.2.11 CLKDIV0\_CTL0 Register (Offset = 18h) [Reset = 0000000h]

CLKDIV0\_CTL0 is shown in [Figure 34-18](#) and described in [Table 34-18](#).

Return to the [Summary Table](#).

Clock divider 0's control register 0

**Figure 34-18. CLKDIV0\_CTL0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED												CLKSTOP			
R-0h												R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRD															
R/W-0h															

**Table 34-18. CLKDIV0\_CTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	RESERVED	R	0h	Reserved
18-16	CLKSTOP	R/W	0h	Determines on which of the CLKOUTs edge clock generation is stopped following a clear of SIGGEN0_CTL0.EN. 000 : Stop on CLKOUT0 010 : Stop on CLKOUT1 100 : Stop on CLKOUT2 110 : Stop on CLKOUT3 Reset type: SYSRSn
15-0	PRD	R/W	0h	Clock divider period: Clock divider counter counts up to period (PRD) and snaps back to 0. Reset type: SYSRSn

### 34.9.2.12 CLKDIV0\_CLKOFFSET Register (Offset = 1Eh) [Reset = 0000000h]

CLKDIV0\_CLKOFFSET is shown in [Figure 34-19](#) and described in [Table 34-19](#).

Return to the [Summary Table](#).

Clock divider 0's clock offset value

**Figure 34-19. CLKDIV0\_CLKOFFSET Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CLK3OFFSET								CLK2OFFSET							
R/W-0h								R/W-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLK1OFFSET								CLK0OFFSET							
R/W-0h								R/W-0h							

**Table 34-19. CLKDIV0\_CLKOFFSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	CLK3OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 3 (CLKOUT3) is delayed. Reset type: SYSRSn
23-16	CLK2OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 2 (CLKOUT2) is delayed. Reset type: SYSRSn
15-8	CLK1OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 1 (CLKOUT1) is delayed. Reset type: SYSRSn
7-0	CLK0OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 0 (CLKOUT0) is delayed. Reset type: SYSRSn

### 34.9.2.13 CLKDIV1\_CTL0 Register (Offset = 24h) [Reset = 0000000h]

CLKDIV1\_CTL0 is shown in [Figure 34-20](#) and described in [Table 34-20](#).

Return to the [Summary Table](#).

Clock divider 1's control register 0

**Figure 34-20. CLKDIV1\_CTL0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED												CLKSTOP			
R-0h												R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRD															
R/W-0h															

**Table 34-20. CLKDIV1\_CTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	RESERVED	R	0h	Reserved
18-16	CLKSTOP	R/W	0h	Determines on which of the CLKOUTs edge clock generation is stopped following a clear of SIGGEN1_CTL0.EN. 000 : Stop on CLKOUT0 010 : Stop on CLKOUT1 100 : Stop on CLKOUT2 110 : Stop on CLKOUT3 Reset type: SYSRSn
15-0	PRD	R/W	0h	Clock divider period: Clock divider counter counts up to period (PRD) and snaps back to 0. Reset type: SYSRSn

### 34.9.2.14 CLKDIV1\_CLKOFFSET Register (Offset = 2Ah) [Reset = 0000000h]

CLKDIV1\_CLKOFFSET is shown in [Figure 34-21](#) and described in [Table 34-21](#).

Return to the [Summary Table](#).

Clock divider 1's clock offset value

**Figure 34-21. CLKDIV1\_CLKOFFSET Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CLK3OFFSET								CLK2OFFSET							
R/W-0h								R/W-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLK1OFFSET								CLK0OFFSET							
R/W-0h								R/W-0h							

**Table 34-21. CLKDIV1\_CLKOFFSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	CLK3OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 3 (CLKOUT3) is delayed. Reset type: SYSRSn
23-16	CLK2OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 2 (CLKOUT2) is delayed. Reset type: SYSRSn
15-8	CLK1OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 1 (CLKOUT1) is delayed. Reset type: SYSRSn
7-0	CLK0OFFSET	R/W	0h	Number of source clock cycles by which the divided clock output 0 (CLKOUT0) is delayed. Reset type: SYSRSn

### 34.9.2.15 SIGGEN0\_CTL0 Register (Offset = 30h) [Reset = 0000000h]

SIGGEN0\_CTL0 is shown in [Figure 34-22](#) and described in [Table 34-22](#).

Return to the [Summary Table](#).

Signal generator 0's control register 0

**Figure 34-22. SIGGEN0\_CTL0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
BITLENGTH							
R/W-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	BROUT	BRIN	RESERVED	MODE			
R-0h	R/W-0h	R/W-0h	R-0h	R/W-0h			

**Table 34-22. SIGGEN0\_CTL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	BITLENGTH	R/W	0h	Defines the number bits which participates in the shift rotate operations. Reset type: SYSRSn
15-7	RESERVED	R	0h	Reserved
6	BROUT	R/W	0h	0 : No bit reversal on data output from data transform block 1 : Perform bit reversal on data output from data transform block Reset type: SYSRSn
5	BRIN	R/W	0h	0 : No bit reversal on data input of data transform block 1 : Perform bit reversal on data input of data transform block Reset type: SYSRSn
4	RESERVED	R	0h	Reserved

**Table 34-22. SIGGEN0\_CTL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	MODE	R/W	0h	<p>0 : BIT_BANG mode, The value written into DATA0 and DATA1 registers appear on the signal generator outputs as is.</p> <p>1 : SHIFT_RIGHT_ONCE mode, The data value written into (DATA1,DATA0) registers are shifted right by 1 on every clock. Shifting operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>2 : ROTATE_RIGHT_ONCE, The data value written into (DATA1,DATA0) registers are rotated right by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>3 : ROTATE_RIGHT_REPEAT, The data value written into (DATA1,DATA0) registers are rotated right by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations continue until SIGGEN0_CTL0.EN bit is cleared.</p> <p>4 : SHIFT_LEFT_ONCE mode, The data value written into (DATA1,DATA0) registers are shifted left by 1 on every clock. Shifting operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>5 : ROTATE_LEFT_ONCE, The data value written into (DATA1,DATA0) registers are rotated left by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations stops when BITLENGTH shifts are done and SIGGEN0_CTL0.EN bit is cleared.</p> <p>6 : ROTATE_LEFT_REPEAT, The data value written into (DATA1,DATA0) registers are rotated left by 1 on every clock. Rotation happens within (DATA1,DATA0)[BITLENGTH-1:0] Rotate operations continue until SIGGEN0_CTL0.EN bit is cleared.</p> <p>7 : SHIFT_RIGHT_REPEAT mode, The data value written into (DATA1,DATA0) registers are shifted right by 1 on every clock. Shifting operations stops when SIGGEN0_CTL0.EN bit is cleared.</p> <p>8 : SHIFT_LEFT_REPEAT mode, The data value written into (DATA1,DATA0) registers are shifted left by 1 on every clock. Shifting operations stops when SIGGEN0_CTL0.EN bit is cleared.</p> <p>Reset type: SYSRSn</p>



### 34.9.2.16 SIGGEN0\_CTL1 Register (Offset = 32h) [Reset = 0000000h]

SIGGEN0\_CTL1 is shown in [Figure 34-23](#) and described in [Table 34-23](#).

Return to the [Summary Table](#).

Signal generator 0's control register 1

**Figure 34-23. SIGGEN0\_CTL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DATA63_INSEL				RESERVED											
R/W-0h				R-0h											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												DATA0_INSEL			
R-0h												R/W-0h			

**Table 34-23. SIGGEN0\_CTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	DATA63_INSEL	R/W	0h	Source input of bit 63 of Data register. If 0 selects DATA_NEXT[63] else, selects one of the EPGIN inputs. This provides the ability to capture the data. 0x0 : DATA_NEXT[63] 0x1 : EPGIN0 0x2 : EPGIN1 0x3 : EPGIN2 0x4 : EPGIN3 0x5 : EPGIN4 0x6 : EPGIN5 0x7 : EPGIN6 0x8 : EPGIN7 0x9-0xF : 0 Reset type: SYSRSn
27-4	RESERVED	R	0h	Reserved
3-0	DATA0_INSEL	R/W	0h	Source input of bit 0 of Data register. If 0 selects DATA_NEXT[0] else, selects one of the EPGIN inputs. This provides the ability to capture the data. 0x0 : DATA_NEXT[0] 0x1 : EPGIN0 0x2 : EPGIN1 0x3 : EPGIN2 0x4 : EPGIN3 0x5 : EPGIN4 0x6 : EPGIN5 0x7 : EPGIN6 0x8 : EPGIN7 0x9-0xF : 0 Reset type: SYSRSn

### 34.9.2.17 SIGGEN0\_DATA0 Register (Offset = 38h) [Reset = 00000000h]

SIGGEN0\_DATA0 is shown in [Figure 34-24](#) and described in [Table 34-24](#).

Return to the [Summary Table](#).

Signal generator 0's data register 0

**Figure 34-24. SIGGEN0\_DATA0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGGEN_DATA0																															
R/W-0h																															

**Table 34-24. SIGGEN0\_DATA0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SIGGEN_DATA0	R/W	0h	Data used in signal bit stream. {SIGGEN_DATA1,SIGGEN_DATA0} together constitutes a 64 bit data stream, which are modified as per the SIGGENx_CTL0.MODE configuration. Reset type: SYSRSn

### 34.9.2.18 SIGGEN0\_DATA1 Register (Offset = 3Ah) [Reset = 0000000h]

SIGGEN0\_DATA1 is shown in [Figure 34-25](#) and described in [Table 34-25](#).

Return to the [Summary Table](#).

Signal generator 0's data register 1

**Figure 34-25. SIGGEN0\_DATA1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGGEN_DATA1																															
R/W-0h																															

**Table 34-25. SIGGEN0\_DATA1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SIGGEN_DATA1	R/W	0h	Data used in signal bit stream. {SIGGEN_DATA1,SIGGEN_DATA0} together constitutes a 64 bit data stream, which are modified as per the SIGGENx_CTL0.MODE configuration. Reset type: SYSRSn

### 34.9.2.19 SIGGEN0\_DATA0\_ACTIVE Register (Offset = 3Ch) [Reset = 0000000h]

SIGGEN0\_DATA0\_ACTIVE is shown in [Figure 34-26](#) and described in [Table 34-26](#).

Return to the [Summary Table](#).

Signal generator 0's data active register 0

**Figure 34-26. SIGGEN0\_DATA0\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGEN_DATA0																															
R-0h																															

**Table 34-26. SIGGEN0\_DATA0\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SIGEN_DATA0	R	0h	This is the lower 32 bits of the 64 bit active register (used in data transformation) Reset type: SYSRSn

### 34.9.2.20 SIGGEN0\_DATA1\_ACTIVE Register (Offset = 3Eh) [Reset = 0000000h]

SIGGEN0\_DATA1\_ACTIVE is shown in [Figure 34-27](#) and described in [Table 34-27](#).

Return to the [Summary Table](#).

Signal generator 0's data active register 1

**Figure 34-27. SIGGEN0\_DATA1\_ACTIVE Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGGEN_DATA1																															
R-0h																															

**Table 34-27. SIGGEN0\_DATA1\_ACTIVE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	SIGGEN_DATA1	R	0h	This is the upper 32 bits of the 64 bit active register (used in data transformation) Reset type: SYSRSn

### 34.9.2.21 REVISION Register (Offset = 50h) [Reset = 40010801h]

REVISION is shown in [Figure 34-28](#) and described in [Table 34-28](#).

Return to the [Summary Table](#).

IP Revision tie-off value

**Figure 34-28. REVISION Register**

31	30	29	28	27	26	25	24
SCHEME		RESERVED			FUNC		
R-1h		R-0-0h			R-1h		
23	22	21	20	19	18	17	16
FUNC							
R-1h							
15	14	13	12	11	10	9	8
RESERVED					MAJOR		
R-1h					R-0h		
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R-0h		R-1h					

**Table 34-28. REVISION Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	This identifies the scheme revision ID register type implemented for this module Reset type: SYSRSn
29-28	RESERVED	R-0	0h	Reserved
27-16	FUNC	R	1h	Functional Release Number Reflects software-compatibility. If there is no software compatibility, a unique func number is assigned for compatible modules, the same number is maintained. Reset type: SYSRSn
15-11	RESERVED	R	1h	Reserved
10-8	MAJOR	R	0h	Major Revision Number Represents major changes to the module (e.g. entirely new features are added/changed). The major revision number for this module. Reset type: SYSRSn
7-6	CUSTOM	R	0h	Custom Module Number Indicates a special version of the module. May not be supported by standard software. Reset type: SYSRSn
5-0	MINOR	R	1h	Minor Revision Number Represents minor changes to the module (e.g. enhancements to existing features). The minor revision number for this module. Reset type: SYSRSn

### 34.9.3 EPG\_MUX\_REGS Registers

Table 34-29 lists the memory-mapped registers for the EPG\_MUX\_REGS registers. All register offset addresses not listed in Table 34-29 should be considered as reserved locations and the register contents should not be modified.

**Table 34-29. EPG\_MUX\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	EPGMXSEL0	EPG Mux select register 0		<a href="#">Go</a>
Ch	EPGMXSELLOCK	EPG Mux select register lock		<a href="#">Go</a>
Eh	EPGMXSELCOMMIT	EPG Mux select register commit		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 34-30 shows the codes that are used for access types in this section.

**Table 34-30. EPG\_MUX\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
WOnce	W Sonce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 34.9.3.1 EPGMXSEL0 Register (Offset = 0h) [Reset = 0000000h]

EPGMXSEL0 is shown in [Figure 34-29](#) and described in [Table 34-31](#).

Return to the [Summary Table](#).

EPG Mux select register 0

**Figure 34-29. EPGMXSEL0 Register**

31	30	29	28	27	26	25	24
SEL31	SEL30	SEL29	SEL28	SEL27	SEL26	SEL25	SEL24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
SEL23	SEL22	SEL21	SEL20	SEL19	SEL18	SEL17	SEL16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
SEL15	SEL14	SEL13	SEL12	SEL11	SEL10	SEL9	SEL8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
SEL7	SEL6	SEL5	SEL4	SEL3	SEL2	SEL1	SEL0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 34-31. EPGMXSEL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SEL31	R/W	0h	0: DATAIN[31] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn
30	SEL30	R/W	0h	0: DATAIN[30] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn
29	SEL29	R/W	0h	0: DATAIN[29] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn
28	SEL28	R/W	0h	0: DATAIN[28] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn
27	SEL27	R/W	0h	0: DATAIN[27] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn
26	SEL26	R/W	0h	0: DATAIN[26] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn
25	SEL25	R/W	0h	0: DATAIN[25] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn
24	SEL24	R/W	0h	0: DATAIN[24] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn
23	SEL23	R/W	0h	0: DATAIN[23] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn
22	SEL22	R/W	0h	0: DATAIN[22] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn



**Table 34-31. EPGMXSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
21	SEL21	R/W	0h	0: DATAIN[21] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn
20	SEL20	R/W	0h	0: DATAIN[20] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn
19	SEL19	R/W	0h	0: DATAIN[19] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn
18	SEL18	R/W	0h	0: DATAIN[18] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn
17	SEL17	R/W	0h	0: DATAIN[17] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn
16	SEL16	R/W	0h	0: DATAIN[16] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn
15	SEL15	R/W	0h	0: DATAIN[15] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn
14	SEL14	R/W	0h	0: DATAIN[14] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn
13	SEL13	R/W	0h	0: DATAIN[13] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn
12	SEL12	R/W	0h	0: DATAIN[12] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn
11	SEL11	R/W	0h	0: DATAIN[11] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn
10	SEL10	R/W	0h	0: DATAIN[10] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn
9	SEL9	R/W	0h	0: DATAIN[9] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn
8	SEL8	R/W	0h	0: DATAIN[8] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn
7	SEL7	R/W	0h	0: DATAIN[7] is selected 1: EPGOUT[7] is selected Reset type: SYSRSn
6	SEL6	R/W	0h	0: DATAIN[6] is selected 1: EPGOUT[6] is selected Reset type: SYSRSn
5	SEL5	R/W	0h	0: DATAIN[5] is selected 1: EPGOUT[5] is selected Reset type: SYSRSn

**Table 34-31. EPGMXSEL0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	SEL4	R/W	0h	0: DATAIN[4] is selected 1: EPGOUT[4] is selected Reset type: SYSRSn
3	SEL3	R/W	0h	0: DATAIN[3] is selected 1: EPGOUT[3] is selected Reset type: SYSRSn
2	SEL2	R/W	0h	0: DATAIN[2] is selected 1: EPGOUT[2] is selected Reset type: SYSRSn
1	SEL1	R/W	0h	0: DATAIN[1] is selected 1: EPGOUT[1] is selected Reset type: SYSRSn
0	SEL0	R/W	0h	0: DATAIN[0] is selected 1: EPGOUT[0] is selected Reset type: SYSRSn

### 34.9.3.2 EPGMXSELLOCK Register (Offset = Ch) [Reset = 0000000h]

EPGMXSELLOCK is shown in [Figure 34-30](#) and described in [Table 34-32](#).

Return to the [Summary Table](#).

EPG Mux select register lock

**Figure 34-30. EPGMXSELLOCK Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	EPGMXSEL0
R-0h						R/W-0h	R/W-0h

**Table 34-32. EPGMXSELLOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	EPGMXSEL0	R/W	0h	0: Writes to EPGMXSEL0 registers are allowed. 1: Writes to EPGMXSEL0 registers are not allowed. Reset type: SYSRSn

### 34.9.3.3 EPGMXSELCOMMIT Register (Offset = Eh) [Reset = 0000000h]

EPGMXSELCOMMIT is shown in [Figure 34-31](#) and described in [Table 34-33](#).

Return to the [Summary Table](#).

EPG Mux select register commit

**Figure 34-31. EPGMXSELCOMMIT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	EPGMXSEL0
R-0h						R/WOnce-0h	R/WOnce-0h

**Table 34-33. EPGMXSELCOMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/WOnce	0h	Reserved
0	EPGMXSEL0	R/WOnce	0h	0: Writes to EPGMXSELLOCK.EPGMXSEL12 field is allowed. 1: Writes to EPGMXSELLOCK.EPGMXSEL12 field is not allowed. Reset type: SYSRSn

### 34.9.4 EPG Registers to Driverlib Functions

**Table 34-34. EPG Registers to Driverlib Functions**

File	Driverlib Function
<b>GCTL0</b>	
epg.h	EPG_enableGlobal
epg.h	EPG_disableGlobal
epg.h	EPG_selectEPGOutput
epg.h	EPG_enableSignalGen
epg.h	EPG_disableSignalGen
<b>GCTL1</b>	
epg.h	EPG_selectSigGenClkSource
<b>GCTL2</b>	
epg.h	EPG_selectClkOutput
<b>GCTL3</b>	
epg.h	EPG_selectSignalOutput
<b>LOCK</b>	
epg.h	EPG_lockReg
epg.h	EPG_releaseLockReg
<b>COMMIT</b>	
epg.h	EPG_commitRegLock

**Table 34-34. EPG Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>GINTSTS</b>	
epg.h	EPG_getInterruptStatus
<b>GINTEN</b>	
epg.h	EPG_enableInterruptFlag
epg.h	EPG_disableInterruptFlag
<b>GINTCLR</b>	
epg.h	EPG_clearInterruptFlag
<b>GINTFRC</b>	
epg.h	EPG_forceInterruptFlag
<b>CLKDIV0_CTL0</b>	
epg.h	EPG_setClkGenPeriod
epg.h	EPG_setClkGenStopEdge
<b>CLKDIV0_CLKOFFSET</b>	
epg.h	EPG_setClkGenOffset
<b>CLKDIV1_CTL0</b>	
-	See CLKDIV0_CTL0
<b>CLKDIV1_CLKOFFSET</b>	
-	See CLKDIV0_CLKOFFSET
<b>SIGGEN0_CTL0</b>	
epg.h	EPG_setSignalGenMode
epg.h	EPG_enableBitRevOnDataIn
epg.h	EPG_disableBitRevOnDataIn
epg.h	EPG_enableBitRevOnDataOut
epg.h	EPG_disableBitRevOnDataOut
epg.h	EPG_setDataBitLen
<b>SIGGEN0_CTL1</b>	
epg.h	EPG_setData0In
epg.h	EPG_setData63In
<b>SIGGEN0_DATA0</b>	
epg.h	EPG_setData0Word
epg.h	EPG_getData0ActiveReg
<b>SIGGEN0_DATA1</b>	
epg.h	EPG_setData1Word
epg.h	EPG_getData1ActiveReg
<b>SIGGEN0_DATA0_ACTIVE</b>	
epg.h	EPG_getData0ActiveReg
<b>SIGGEN0_DATA1_ACTIVE</b>	
epg.h	EPG_getData1ActiveReg
<b>REVISION</b>	
-	
<b>MXSEL0</b>	
epg.c	EPG_selectEPGDataOut
<b>MXSELLOCK</b>	
epg.h	EPG_lockMXSelReg
epg.h	EPG_releaseLockMXSelReg

**Table 34-34. EPG Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>MXSELCOMMIT</b>	
epg.h	EPG_commitMXSelRegLock

Chapter 35

# Modular Controller Area Network (MCAN)

---



This chapter describes the Modular Controller Area Network (MCAN). MCAN supports both classic CAN and CAN FD protocols.

<b>35.1 MCAN Introduction</b> .....	<b>5181</b>
<b>35.2 MCAN Environment</b> .....	<b>5182</b>
<b>35.3 CAN Network Basics</b> .....	<b>5183</b>
<b>35.4 MCAN Integration</b> .....	<b>5184</b>
<b>35.5 MCAN Functional Description</b> .....	<b>5186</b>
<b>35.6 Software</b> .....	<b>5223</b>
<b>35.7 MCAN Registers</b> .....	<b>5223</b>

### 35.1 MCAN Introduction

The Controller Area Network (CAN) is a serial communications protocol that efficiently supports distributed real-time control with a high level of reliability. CAN has high immunity to electrical interference and the ability to detect various type of errors. In CAN, many short messages are broadcast to the entire network, which provides data consistency in every node of the system.

The MCAN module supports both classic CAN and CAN FD (CAN with flexible data-rate) protocols. The CAN FD feature allows higher throughput and increased payload per data frame. Classic CAN and CAN FD devices can coexist on the same network without any conflict provided that partial network transceivers, which can detect and ignore CAN FD without generating bus errors, are used by the classic CAN devices. The MCAN module is compliant to ISO 11898-1:2015.

#### Note

The availability of the CAN FD feature is dependent on the device's part number. Refer to the device data sheet for more information.

Figure 35-1 shows an overview of the MCAN module.




Figure 35-1. MCAN Module Overview

#### 35.1.1 MCAN Related Collateral

##### Foundational Materials

- [C2000 Academy - MCAN](#)
- [CAN and CAN FD Overview](#) (Video)
- [CAN and CAN FD Protocol](#) (Video)

##### Getting Started Materials

- [Getting Started with the MCAN \(CAN FD\) Module Application Report](#)



### 35.1.2 MCAN Features

The MCAN module implements the following features:

- Conforms with CAN Protocol 2.0 A, B and ISO 11898-1:2015
- Full CAN FD support (up to 64 data bytes)
- AUTOSAR and SAE J1939 support
- Up to 32 dedicated transmit buffers
- Configurable transmit FIFO, up to 32 elements
- Configurable transmit queue, up to 32 elements
- Configurable transmit Event FIFO, up to 32 elements
- Up to 64 dedicated receive buffers
- Two configurable receive FIFOs, up to 64 elements each
- Up to 128 filter elements
- Loop-back mode for self-test
- Maskable interrupt (two configurable interrupt lines, correctable ECC, counter overflow, and clock stop or wakeup)
- Non-maskable interrupt (uncorrectable ECC)
- Two clock domains (CAN clock and host clock)
- ECC check for Message RAM
- Clock stop and wakeup support
- Timestamp counter
- 1-Mbps nominal bit rate, 5-Mbps data bit rate


Non-supported features:

- Host bus firewall
- Clock calibration
- Debug over CAN

### 35.2 MCAN Environment

The CAN network physical layer consists of a two-wire differential bus, usually twisted pair, and provides a high level of interference immunity. An external CAN transceiver IC is needed to access the bus.

Figure 35-2 shows typical MCAN wiring. Table 35-1 describes the external signals of the MCAN module.



**Figure 35-2. MCAN Typical Bus Wiring**

**Table 35-1. MCAN I/O Description**

Module Signal	I/O	Description	Value at Reset
MCAN_RX	Input	Serial data input from external CAN transceiver.	HiZ
MCAN_TX	Output	Serial data output to external CAN transceiver.	HiZ

**Note**

See the *Terminal Configurations and Functions* section in the device data sheet and the *General-Purpose Input/Output (GPIO)* chapter to configure this peripheral to be connected to the device pins.

### 35.3 CAN Network Basics

The network basics are:

- The CAN bus is a 2-wire differential bus using non-return-to-zero (NRZ) encoding and has two states:
  - Recessive state (logical 1)
  - Dominant state (logical 0)
- When the bus is idle, any node can initiate a transmission to any other node (or nodes). When two or more nodes (ECUs) attempt to transmit at the same time, a non-destructive arbitration technique makes sure messages are sent in order of priority and no messages are lost.
- The message transmission is multicast. Data messages transmitted are identifier-based, not address-based.
- The content of the message is labeled by the identifier that is unique throughout the network (for example: RPM, temperature, position, pressure, and so forth).
- All nodes on the network receive the message and each performs an acceptance test on the identifier. If the message is relevant, the message is processed; otherwise, the message is ignored.
- The unique identifier also determines the priority of the message (the lower the numerical value of the identifier, the higher the priority).
- Data is transmitted and received using message frames, consisting of the following basic fields:
  - Arbitration field
  - Control field
  - Data field (up to 8 bytes for classical CAN and up to 64 bytes for CAN FD)
  - CRC field
  - ACK field

For more information, see *ISO 11898-1:2015: CAN data link layer and physical signaling*.

### 35.4 MCAN Integration

Figure 35-3 shows the integration of the MCAN module in the device.




Figure 35-3. MCAN Integration

Table 35-2 and Table 35-3 summarize the integration of the MCAN module in the device.

**Table 35-2. MCAN Clocks and Resets**

Destination Signal Name	Source Signal Name	Description
<b>Clocks</b>		
MCAN_ICLK	SYSCLK	Interface clock for the MCAN module
MCAN_FCLK	MCANxBIT Clock	Bit timing clock for MCAN
<b>Resets</b>		
MCAN_RST	RESET	Asynchronous reset signal to the MCAN module

**Table 35-3. MCAN Hardware Requests**

Interrupt Requests <sup>(1)</sup>		
Source Signal Name	Description	
MCANSS_INT0	MCAN interrupt 0	
MCANSS_INT1	MCAN interrupt 1	
ECC_CORR_PLS_INT	MCAN ECC interrupt	
WAKE_AND_TS_PLS_INT	MCAN timestamp and wakeup interrupt	
MCAN_IRQ_ECC_UNCORR	MCAN ECC uncorrectable interrupt	
Filter Event Connections		
Source Signal Name	Trigger Input	Description
MCAN_FEVT0	EPWM XBAR <sup>(2)</sup> CLB XBAR <sup>(3)</sup> CLA Trigger <sup>(4)</sup>	MCAN RX Filter Event 1
MCAN_FEVT1	EPWM XBAR <sup>(2)</sup> CLB XBAR <sup>(3)</sup> CLA Trigger <sup>(4)</sup>	MCAN RX Filter Event 2
MCAN_FEVT2	EPWM XBAR <sup>(2)</sup> CLB XBAR <sup>(3)</sup> CLA Trigger <sup>(4)</sup>	MCAN RX Filter Event 3

- (1) See the PIE Channel Mapping section in the *System Control and Interrupts* chapter for interrupt assignments.  
 (2) See the ePWM XBAR Mux Configuration table in the *Crossbar (X-BAR)* chapter for the trigger position.  
 (3) See the CLB X-BAR Mux Configuration table in the *Crossbar (X-BAR)* chapter for the trigger position.  
 (4) See the Configuration Options table in the *Control Law Accelerator (CLA)* chapter for the trigger value.

### Note

For more information about the CLA\_triggers, see the *Control Law Accelerator (CLA)* chapter.

For more information about the CLB XBAR, see the *Configurable Logic Block (CLB)* chapter.

For more information about the ePWM XBAR module, see the *Enhanced Pulse Width Modulator (ePWM)* chapter.

### 35.5 MCAN Functional Description


The MCAN module performs CAN protocol communication according to ISO 11898-1:2015. The data bit rate can be programmed to values up to 5Mbps. Additional transceiver hardware is required for the connection to the physical layer (CAN bus).

For communication on a CAN network, individual message frames can be configured. The message frames and identifier masks are stored in the Message RAM.

All functions concerning the handling of messages are implemented in the Message Handler.

The register set of the MCAN module can be accessed directly using the module interface. These registers are used to control and configure the CAN core and the Message Handler, and to access the Message RAM.

Figure 35-4 shows the MCAN module block diagram, followed by the description of the MCAN module blocks.



**Figure 35-4. MCAN Block Diagram**

- **CAN Core:** The CAN core consists of the CAN protocol controller and the Rx/Tx shift register. The CAN handles all ISO 11898-1:2015 protocol functions and supports 11-bit and 29-bit identifiers.
- **Message Handler:** the Message Handler (Rx Handler and Tx Handler) is a state machine that controls the data transfer between the single-ported Message RAM and the CAN core's Rx/Tx shift register. The Message Handler also handles the acceptance filtering and Interrupt generation as programmed in the control registers.
- **Message RAM:** the main purpose of the Message RAM is to store Rx/Tx messages, Tx Event elements, and Message ID Filter elements (for more information, see [Section 35.5.16](#)).
- **Message RAM Interface:** enables a connection between the Message RAM and the other blocks in the MCAN module.
- **Registers and Message Object Access:** Data consistency is provided by indirect accesses to the message objects. During normal operation, all software and DMA accesses to the Message RAM are done through interface registers. The interface registers have the same word-length as the Message RAM.
- **Module Interface:** The MCAN module registers are accessed by the user's software through a 32-bit peripheral bus interface.
- **Clocking:** Two clocks are provided to the MCAN module: the peripheral synchronous clock (interface clock - MCAN\_ICLK) and the peripheral asynchronous clock (functional clock - MCAN\_FCLK).
- **Extension Interface:** All selected internal status and control signals are routed to this interface (except for the indication signals of configuration change enable bit (MCAN\_CCCR.CCE) and Interrupt Register bits (MCAN\_IR).

### 35.5.1 Module Clocking Requirements

Two clocks are provided to the MCAN module:

- Host Clock : peripheral synchronous clock (MCAN\_ICLK) as the general module clock source, and
- CAN Clock: peripheral asynchronous clock (MCAN\_FCLK) provided to the CAN core for generating the CAN bit timing.

Within the MCAN module, there is a synchronization mechanism implemented to make sure there is safe data transfer between the two clock domains. There is synchronization between the signals from the Host clock domain to the CAN clock domain and conversely, and between the reset signal (MCAN\_RST) to the Host clock domain and to the CAN clock domain.

---

#### Note

MCAN\_ICLK must always be higher or equal to MCAN\_FCLK, to achieve a stable functionality of the MCAN module:  $f_{ICLK} \geq f_{FCLK}$

---

The CAN-FD supports higher speeds of operation and as such has more stringent timing requirements than the classic CAN. For performance, TI recommends using the lowest N-divider value that maintains a working PLL REF\_CLK for the system. Lower N-divider values increase the loop bandwidth of the PLL, which in turn improves timing margins for CAN-FD.

### 35.5.2 Interrupt Requests

The MCAN module generates interrupt requests and is configured using the Host CPU. The Suspend mode prevents the interrupt requests from propagating to the Host CPU. The MCAN core has two interrupt lines and 30 internal interrupt sources. Each source can be configured to drive one of the two interrupt lines. The interrupts are level high interrupts. The MCAN core provides two interrupt requests (MCANSS\_INT0 and MCANSS\_INT1).

For more information, see the following registers:

- Interrupt Register (MCAN\_IR)
- Interrupt Enable (MCAN\_IE)
- Interrupt Line Select (MCAN\_ILS)
- Interrupt Line Enable (MCAN\_ILE)

The MCAN module supports External Timestamp Counter. The External Timestamp Counter produces an interrupt when the count rolls over (see [Section 35.5.10.1](#)).

For more information, see the following registers:

- Interrupt Clear Shadow Register (MCANSS\_ICS)
- Interrupt Raw Status Register (MCANSS\_IRS)
- Interrupt Enable Clear Shadow Register (MCANSS\_IECS)
- Interrupt Enable Register (MCANSS\_IE)
- Interrupt Enable Status Register (MCANSS\_IES)
- End Of Interrupt Register (MCANSS\_EOI)
- External Timestamp Prescaler Register (MCANSS\_EXT\_TS\_PRESCALER)
- External Timestamp Unserviced Interrupts Counter Register (MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR)

To clear IRQ\_INT0, IRQ\_INT1, and TS\_WAKE interrupts, write to the EOI bit field for the corresponding interrupt number that is described in the MCANSS\_EOI register. When the MCAN is used by the CPU, in addition to clearing the interrupt sources, clear the interrupt by writing 1 to PIEACK register in the bit position for group 9 (refer to the *PIE Channel Mapping* section of the *System Control and Interrupts* chapter) for successive MCAN interrupts to be recognized.

The MCAN module is capable of issuing an ECC interrupt. After clearing the ECC interrupt source, the application software must also write a 1 to the EOI registers (MCANERR\_SEC\_EOI.EOI\_WR/MCANERR\_DED\_EOI.EOI\_WR). For more information, see [Section 35.5.12.2](#).

### 35.5.3 Operating Modes

The operating modes are discussed in the following sections.

#### 35.5.3.1 Software Initialization

A software initialization begins when the MCAN\_CCCR.INIT bit is set to 1. This is done either by software or by a hardware reset, when an uncorrected bit error is detected in the Message RAM, or by going to a Bus\_Off state. While the MCAN\_CCCR.INIT bit is set, the message transfer is stopped and the status of the output TX pin is recessive (high). The counters of the Error Management Logic (EML) are unchanged. Setting the MCAN\_CCCR.INIT bit does not change any configuration register. Resetting the MCAN\_CCCR.INIT bit finishes the software initialization. After waiting for the occurrence of a sequence of 11 consecutive recessive bits (indication for Bus\_Idle state) the message transfer starts.

Access to the MCAN configuration registers is only enabled when both MCAN\_CCCR.INIT and MCAN\_CCCR.CCE bits are set (write protection).

The MCAN\_CCCR.CCE bit can only be set/reset while the MCAN\_CCCR.INIT = 1. The MCAN\_CCCR.CCE bit is automatically reset when the MCAN\_CCCR.INIT bit is reset.

The following registers are reset when the MCAN\_CCCR.CCE bit is set:

- MCAN\_HPMS - High Priority Message Status
- MCAN\_RXF0S - Rx FIFO 0 Status
- MCAN\_RFX1S - Rx FIFO 1 Status
- MCAN\_TXFQS - Tx FIFO/Queue Status
- MCAN\_TXBRP - Tx Buffer Request Pending
- MCAN\_TXBTO - Tx Buffer Transmission Occurred
- MCAN\_TXBCF - Tx Buffer Cancellation Finished
- MCAN\_TXEFS - Tx Event FIFO Status

The Timeout Counter value MCAN\_TOCV.TOC field is preset to the value configured by the MCAN\_TOCC.TOP field when the MCAN\_CCCR.CCE bit is set.

In addition, the Tx Handler and Rx Handler are held in idle state while MCAN\_CCCR.CCE = 1.

The following registers are only writable while MCAN\_CCCR.CCE = 0

- MCAN\_TXBAR - Tx Buffer Add Request
- MCAN\_TXBCR - Tx Buffer Cancellation Request

MCAN\_CCCR.TEST and MCAN\_CCCR.MON bits can only be set by the Host CPU while MCAN\_CCCR.INIT = 1 and MCAN\_CCCR.CCE = 1. Both bits are reset at any time. The MCAN\_CCCR.DAR bit can only be set/reset while MCAN\_CCCR.INIT = 1 and MCAN\_CCCR.CCE = 1.

[Table 35-4](#) shows the steps to configure the MCAN module.

**Table 35-4. Steps to Configure MCAN Module**

Step	Operation	Description	Pseudo Code
1	Initialize MCAN_CCCR	Set MCAN_CCCR.INIT bit and check that the bit has been set	INIT = 1; If INIT ≠ 1, wait until set
2	Unlock protected registers	Set MCAN_CCCR.CCE bit	CCE = 1;
3	Configure CAN mode	Set MCAN_CCCR.FDOE bit to CAN FD	FDOE = 1 for CAN FD FDOE = 0 for Classic CAN
4	Configure Bit Rate Switching	Set MCAN_CCCR.BRSE bit	BRSE = 1 for bit rate switching BRSE = 0 for no bit rate switching
5	Set nominal bit timing <sup>(1)</sup>	Set MCAN_NBTP register	
6	Lock protected registers	Clear MCAN_CCCR.CCE bit	CCE = 0;

**Table 35-4. Steps to Configure MCAN Module (continued)**

Step	Operation	Description	Pseudo Code
7	Return MCAN module to normal operation	Clear MCAN_CCCR.INIT bit and check that the bit has been cleared	INIT = 0; If INIT ≠ 0, wait until cleared

(1) See the MCAN\_NBTP register on how to program CAN bit timing in the *MCAN\_REGS Registers* section.

**35.5.3.2 Normal Operation**

Once the MCAN module is initialized and the MCAN\_CCCR.INIT bit is reset to zero, the MCAN module synchronizes to the CAN bus and is ready for communication. After passing the acceptance filtering, received messages including Message Identifier (ID) and Data Length Code (DLC) are stored into a dedicated Rx Buffer or into Rx FIFO 0/Rx FIFO 1.


For messages to be transmitted, dedicated Tx buffers, and a Tx FIFO or a Tx queue can be initialized or updated.

**Note**

The automated transmission upon reception of remote frames is not supported.

**35.5.3.3 CAN FD Operation**

The CAN FD standard allows extended frames to be sent, up to 64 data bytes in a single frame at a higher bit rate for the data phase of a frame, up to 5Mbps. The CAN FD standard introduces the ability to switch from one bit rate to another. Extended Data Length (EDL), as shown in [Figure 35-5](#) and described in [Table 35-5](#), sets a data length of up to 8 or 64 data bytes. Bit Rate Switching (BRS) indicates whether two bit rates (the data phase is transmitted at a different bit rate compared to the arbitration phase) are enabled.



\* 17 bit CRC for data fields with up to 16 bytes

mcan-004a

**Figure 35-5. CAN FD Frame**

**Table 35-5. CAN FD Frame Description**

Bit	Description
SOF	Start of Frame
IDE	Identifier extension (for 29 bit extended ID)
FDF	Flexible Data Format
BRS	Bit Rate Switching
ESI	Error Status Indicator
DLC	Data Length Code
CRC	Cyclic Redundancy check



There are two variants of CAN FD frame transmission:

- CAN FD frame transmission without bit rate switching
- CAN FD frame transmission where control field, data field, and CRC field are transmitted with a higher bit rate than the beginning and the end of the frame

The previously reserved bit in CAN frames with 11-bit identifiers and the first previously reserved bit in CAN frames with 29-bit identifiers are now decoded as the FDF bit. In the CAN frames, FDF = recessive (logical 1) signifies a CAN FD frame, FDF = dominant (logical 0) signifies a Classic CAN frame. In a CAN FD frame, the two bits following FDF - res and BRS, decide whether the bit rate inside of this CAN FD frame is switched. A CAN FD bit rate switch is signified by res = dominant and BRS = recessive. Note that the coding of res = recessive is reserved for future expansion of the protocol. If the MCAN module receives a frame with FDF = recessive and res = recessive, the MCAN signals a Protocol Exception Event by setting the MCAN\_PSR.PXE bit. When Protocol Exception Handling is enabled (MCAN\_CCCR.PXHD = 0), this causes the operation state to change from Receiver (MCAN\_PSR.ACT = 10) to Integrating (MCAN\_PSR.ACT = 00) at the next sample point. In case Protocol Exception Handling is disabled (MCAN\_CCCR.PXHD = 1), the MCAN treats a recessive bit as an error and responds with an error frame.

CAN FD operation is enabled by programming the MCAN\_CCCR.FDOE bit. If MCAN\_CCCR.FDOE = 1, transmission and reception of CAN FD frames is enabled. Transmission and reception of Classic CAN frames is always possible. Whether a CAN FD frame or a Classic CAN frame is transmitted can be configured using the FDF bit in the respective Tx Buffer element.

With MCAN\_CCCR.FDOE = 0, received frames are interpreted as Classic CAN frames, which leads to the transmission of an error frame when receiving a CAN FD frame. When CAN FD operation is disabled, no CAN FD frames are transmitted even if the FDF bit of a Tx Buffer element is set. The MCAN\_CCCR.FDOE and MCAN\_CCCR.BRSE bits can only be changed while the MCAN\_CCCR.INIT and MCAN\_CCCR.CCE bits are both set. With MCAN\_CCCR.FDOE = 0, the setting of bits FDF and BRS is ignored and frames are transmitted in Classic CAN format.

With MCAN\_CCCR.FDOE = 1 and MCAN\_CCCR.BRSE = 0, only FDF bit of a Tx Buffer element is evaluated. With MCAN\_CCCR.FDOE = 1 and MCAN\_CCCR.BRSE = 1, transmission of CAN FD frames with bit rate switching is enabled. All Tx Buffer elements with bits FDF and BRS set are transmitted in CAN FD format with bit rate switching.

A mode change during CAN operation is only recommended under the following conditions:

- The failure rate in the CAN FD data phase is significantly higher than in the CAN FD arbitration phase. In this case, disable the CAN FD bit rate switching option for transmissions.
- During system startup, all nodes are transmitting Classic CAN messages until verified that the nodes are able to communicate in CAN FD format. If this is true, all nodes switch to CAN FD operation.
- Wakeup messages in CAN Partial Networking must be transmitted in Classic CAN format.
- End-of-line programming in case not all nodes are CAN FD capable. Non CAN FD nodes are held in Silent mode until programming has completed. Then all nodes switch back to Classic CAN communication.


The coding of the DLC in the CAN FD format differs from the standard CAN format. The DLC codes 0 to 8 have the same coding as in standard CAN (0 to 8 data bytes), the codes 9 to 15, which in standard CAN all code a data field of 8 bytes, are coded according to [Table 35-6](#).

**Table 35-6. DLC Coding in CAN FD**

DLC	9	10	11	12	13	14	15
Number of Data Bytes	12	16	20	24	32	48	64

For CAN FD frames, the bit timing is switched inside the frame after the BRS (Bit Rate Switch) bit in case this bit is recessive. In the CAN FD arbitration phase, before the BRS bit, the nominal CAN bit timing (see [Figure 35-6](#)) is used as configured by the Nominal Bit Timing and Prescaler Register (MCAN\_NBTP). In the following CAN FD data phase, the data phase bit timing is used as configured by the Data Bit Timing and Prescaler Register

(MCAN\_DBTP). The bit timing is switched back from the data phase timing at the CRC delimiter or when an error is detected, whichever occurs first.



**Figure 35-6. CAN Bit Timing**

The maximum configurable data phase bit timing depends on the CAN clock frequency (MCAN\_FCLK).

Example: with MCAN\_FCLK = 20MHz and the shortest configurable bit time of 4  $t_q$  (time quanta), the bit rate in the data phase is 5Mbit/s.

In both data frame formats, CAN FD and CAN FD with bit rate switching, the value of the Error Status Indicator (ESI) bit depends on the transmitter error state (see MCAN\_PSR.RESI bit) monitored at the start of the transmission. If the transmitter has an error passive flag, the ESI bit is transmitted recessive; else, the ESI bit is transmitted dominant.

### 35.5.4 Transmitter Delay Compensation

#### 35.5.4.1 Description

When only one CAN FD node is transmitting and all other nodes are receivers, the length of the bus line has no impact. When transmitting using the TX pin, the MCAN module receives the transmitted data from the CAN transceiver using the RX pin. The received data is delayed. If the transmitter delay is greater than TSEG1 (time segment before sample point), a bit error is detected.


The MCAN module provides a delay compensation mechanism to compensate for the transmitter delay. The compensation mechanism enables transmission with higher bit rates during the CAN FD data phase independent of the delay of a specific CAN transceiver. Without transmitter delay compensation the bit rate in the data phase is limited by the transmitter delay.

The mechanism enables configurations where the data bit time is shorter than the transmitter delay (it is described in detail in ISO 11898-1:2015). The transmitter delay compensation is enabled by setting the MCAN\_DBTP.TDC bit to 1.

The delayed transmit data is compared against the received data at the Secondary Sample Point (SSP) to check for bit errors during the data phase of transmitting nodes. If a bit error is detected, the transmitter reacts on this bit error at the next following regular sample point. During the arbitration phase, the delay compensation is always disabled.

The received bit is compared against the transmitted bit at the SSP. The SSP position is defined as the sum of the measured delay from the MCAN's transmit output TX pin through the transceiver to the receive input RX pin plus the transmitter delay compensation offset configured by the MCAN\_TDCR.TDCO field (see [Figure 35-7](#)). The transmitter delay compensation offset is used to adjust the position of the SSP inside the received bit (example: half of the bit time in the data phase). The position of the SSP is rounded down to the next integer number of  $mtq$ .

The actual transmitter delay compensation value can be checked by reading the MCAN\_PSR.TDCV field. This field is cleared when the MCAN\_CCCR\_INIT bit is set and is updated at each transmission of CAN FD frame while the MCAN\_DBTP.TDC bit is set.



mcan-005

**Figure 35-7. Transmitter Delay Measurement**

### 35.5.4.2 Transmitter Delay Compensation Measurement

When transmitter delay compensation is enabled (by programming `MCAN_DBTP.TDC = 1`), the measurement is started within each transmitted CAN FD frame at the falling edge of FDF bit to bit r0. The measurement is stopped when this edge is seen at the receive input RX pin of the transmitter. The resolution of this measurement is one mtq (see [Figure 35-7](#)). The mtq (minimum time quantum) dimension is equal to the CAN clock period (`MCAN_FCLK`).

The use of a transmitter delay compensation filter window can be enabled by programming the `MCAN_TDCR.TDCF` field. This filter feature defines a minimum value for the SSP position to avoid the case in which a dominant glitch inside the received FDF bit ends the delay compensation measurement before the falling edge of the received res bit, resulting in an early taken SSP position. Dominant edges on the RX pin that result in an earlier SSP position are ignored for transmitter delay measurement. The measurement is stopped when the SSP position is at least `MCAN_TDCR.TDCF` field and the RX pin is low.

The following boundary conditions must be considered:

- The sum of the measured delay from the TX pin to the RX pin and the configured transmitter delay compensation offset (`MCAN_TDCR.TDCO` field) is less than 6 bit-times in the data phase.
- The sum of the measured delay from the TX pin to the RX pin and the configured transmitter delay compensation offset (`MCAN_TDCR.TDCO`) field is less than or equal to 127 mtq. In case this sum exceeds 127 mtq, the maximum value of 127 mtq is used for transmitter delay compensation.
- The data phase ends at the sample point of the CRC delimiter, that stops checking of receive bits at the SSPs.

### 35.5.5 Restricted Operation Mode

In restricted operation mode, the CAN node is able to receive data and remote frames and to give acknowledgment to valid frames, but the node does not send data frames, remote frames, active error frames, or overload frames. In case of an error condition or overload condition, the node does not send dominant bits; instead the node waits for the occurrence of bus idle condition to resynchronize to the CAN communication. The receive and transmit error counters (MCAN\_ECR.REC and MCAN\_ECR.TEC) are frozen while CAN error logging (MCAN\_ECR.CEL) is active. The Host CPU can set the MCAN module into Restricted Operation Mode by setting the MCAN\_CCCR.ASM bit. The bit can only be set by the Host CPU at any time when both MCAN\_CCCR.CCE and MCAN\_CCCR.INIT bits are set to 1.

The restricted operation mode is automatically entered when the Tx Handler is not able to read data from the Message RAM in time. To leave restricted operation mode, the Host CPU has to reset the MCAN\_CCCR.ASM bit. This mode can be used in applications that adapt themselves to different CAN bit rates. In this case, the application tests different bit rates and leaves the restricted operation mode after the node has received a valid frame.

#### Note

The Restricted Operation Mode must not be combined with the Loop Back Mode.

### 35.5.6 Bus Monitoring Mode

Entering bus monitoring mode is done by setting the MCAN\_CCCR.MON bit to 1. In this mode (see ISO 11898-1:2015, *Bus Monitoring* section), the MCAN module is able to receive valid data and remote frames, but cannot start a transmission. The MCAN module sends only recessive bits on the CAN bus. If the MCAN module is required to send a dominant bit (ACK bit, overload flag, active error flag), the bit is rerouted internally so that the MCAN module monitors this dominant bit, although the CAN bus can remain in recessive state. In bus monitoring mode, the MCAN\_TXBRP register is held in reset state. The bus monitoring mode can be used to analyze the traffic on a CAN bus without affecting the bus by the transmission of dominant bits. [Figure 35-8](#) shows the connection of the TX and RX signals to the MCAN module in bus monitoring mode.




Figure 35-8. Connection of Signals in Bus Monitoring Mode

### 35.5.7 Disabled Automatic Retransmission (DAR) Mode

According to the CAN Specification (see ISO11898-1:2015, *Recovery Management* section), the MCAN module provides means for automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission. By default automatic retransmission is enabled (see the MCAN\_CCCR.DAR bit).

#### 35.5.7.1 Frame Transmission in DAR Mode

In DAR mode, the automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission is disabled. A Tx buffer's Tx Request Pending (MCAN\_TXBRP[xx]) TRPx bit is reset after successful transmission, when a transmission has not yet been started at the point of cancellation, has been aborted due to lost arbitration, or when an error occurred during frame transmission.

Successful transmission:

- Corresponding Tx Buffer Transmission Occurred (MCAN\_TXBTO[xx]) TOx bit is set
- Corresponding Tx Buffer Cancellation Finished (MCAN\_TXBCF[xx]) CFx bit is not set

Successful transmission in spite of cancellation:

- Corresponding Tx Buffer Transmission Occurred (MCAN\_TXBTO[xx]) TOx bit is set
- Corresponding Tx Buffer Cancellation Finished (MCAN\_TXBCF[xx]) CFx bit is set

Arbitration lost or frame transmission disturbed:

- Corresponding Tx Buffer Transmission Occurred (MCAN\_TXBTO[xx]) TOx bit is not set
- Corresponding Tx Buffer Cancellation Finished (MCAN\_TXBCF[xx]) CFx bit is set

In the case of a successful frame transmission, and if storage of Tx events is enabled, a Tx Event FIFO element is written with Event Type ET = 10 (transmission in spite of cancellation).

### 35.5.8 Clock Stop Mode

Entering clock stop mode is controlled by the input clock stop request signal or MCAN\_CCCR.CSR bit. As long as the clock stop request signal is active, the MCAN\_CCCR.CSR bit is read as 1. When all pending transmission requests have completed, the MCAN module waits until bus idle state is detected. Then the MCAN module sets the MCAN\_CCCR.INIT to 1 to prevent any further CAN transfers. The MCAN module acknowledges that the module is ready for power down by setting the output clock stop acknowledge signal to 1 and the MCAN\_CCCR.CSA bit to 1. In this state, before the clocks are switched off, further register accesses can be made. A write access to the MCAN\_CCCR.INIT bit has no effect. Now the module clock inputs MCAN\_ICLK and MCAN\_FCLK can be switched off.

To leave power-down mode, the application has to turn on the module clocks before resetting the input clock stop request signal respectively the MCAN\_CCCR.CSR flag bit. The MCAN acknowledges this by resetting the output clock stop acknowledge signal respectively the MCAN\_CCCR.CSA flag bit. Afterwards, the application can restart CAN communication by resetting the MCAN\_CCCR.INIT bit.

Restoring the clocks from clock stop mode needs to be done according to how the clock stop was initiated.

The MCAN module supports two external clock stop modes:

- Immediate
- Graceful

In a graceful clock stop mode when the clock stop request is asserted, the MCAN core responds with a clock stop acknowledge when all pending Tx messages have been processed and an Idle line had been detected. The MCAN\_CCCR.INIT bit is set, the MCAN core goes and stays Idle.

The automatic wakeup feature is enabled by setting the MCANSS\_CTRL.AUTOWAKEUP and MCANSS\_CTRL.WAKEUPREQEN bits to 1 (for more information, see [Section 35.5.8.2](#)). When an external clock stop request is removed and no suspend request is active, a read-modify-write to the MCAN\_CCCR.INIT bit is performed to clear the bit.

### 35.5.8.1 Suspend Mode

The MCAN module supports two suspend modes:

- Immediate
- Graceful

In a graceful suspend mode (see the MCANSS\_CTRL.DBGSUSP\_FREE bit) when the suspend request is asserted, a clock stop request to the MCAN core is performed. The MCAN core responds with a clock stop acknowledge when all pending Tx messages have been processed and an Idle line had been detected. At that point, the MCAN\_CCCR.INIT bit is set and the MCAN core stays Idle. The suspend state can be verified by reading the MCAN\_CCCR.INIT bit.

The automatic wakeup feature is enabled by setting the MCANSS\_CTRL.AUTOWAKEUP and MCANSS\_CTRL.WAKEUPREQEN bits to 1 (for more information, see [Section 35.5.8.2](#)). When suspend request is removed, if no external clock stop request is active, a read-modify-write to the MCAN\_CCCR.INIT bit is performed to clear the bit.

During suspend mode the auto-clear feature is disabled. The following register fields have an auto-clear feature:

- MCAN\_ECR.CEL
- MCAN\_PSR.LEC
- MCAN\_PSR.DLEC
- MCAN\_PSR.RESI
- MCAN\_PSR.RBRS
- MCAN\_PSR.RFDF
- MCAN\_PSR.PXE

### 35.5.8.2 Wakeup Request


Issuing a clock stop request puts the MCAN module into power-down mode (Sleep Mode). During transition from IDLE to ACTIVE, if the MCANSS\_CTRL.AUTOWAKEUP and MCANSS\_CTRL.WAKEUPREQEN bits are enabled, after the MCAN Core responds to the removal of the clock stop request with removing the clock stop acknowledge, a read-modify-write is issued to clear the MCAN\_CCCR.INIT bit and the MCAN core resumes operation.

If the MCANSS\_CTRL.WAKEUPREQEN bit is set, the MCAN module provides a wakeup request on the following wakeup event:

- The receive RX pin is dominant (logical 0)

The wakeup request is deasserted when any of the following conditions occur:

- Clock stop request is removed and clock stop acknowledge is deasserted
- A reset is applied to the MCAN module



**Figure 35-9. Auto Wakeup Enabled Exit from Power Down**

### 35.5.9 Test Modes

The MCAN\_TEST register write access is enabled by setting the test mode enable MCAN\_CCCR.TEST bit to 1. The MCAN\_TEST register allows the configuration of the test modes and test functions.

The transmit (TX) pin has four different output functions which can be selected by programming the MCAN\_TEST.TX field. The default function is the serial data output. The pin can also be driven with a constant dominant or recessive value. It is also possible to drive the sample-point signal to monitor the bit-timing.

The actual value of the receive (RX) pin can be monitored from MCAN\_TEST.RX bit. Both functions can be used to check the physical layer. Due to the synchronization mechanism between the CAN clock (MCANx\_FCLK) and Host clock (MCANx\_ICLK) domain, there can be a delay of several Host clock periods between writing to the MCAN\_TEST.TX field until the new configuration is visible at the output TX pin. This applies also when reading input RX pin by way of the MCAN\_TEST.RX bit.

#### Note

Test modes can be used for self-test only. The software control for TX pin interferes with all CAN protocol functions. It is not recommended to use test modes for an application.

#### 35.5.9.1 External Loop Back Mode

The MCAN module can be set into external loop back mode by programming MCAN\_TEST.LBCK to 1. In loop back mode, the MCAN treats the transmitted messages as received messages and stores the messages (if the messages pass acceptance filtering) into an Rx Buffer or an Rx FIFO. [Figure 35-10](#) shows the connection of the TX and RX pins to the MCAN module in external loop back mode.

This mode is provided for hardware self-test. To be independent from external stimulation, the MCAN module ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in loop back mode. In this mode, the MCAN module performs an internal feedback from the Tx output to the Rx input. The actual value of the RX input pin is disregarded by the MCAN module. The transmitted messages are monitored at the TX pin.





Figure 35-10. External Loop Back Mode



### 35.5.9.2 Internal Loop Back Mode

The MCAN module can be set into internal loop back mode by programming MCAN\_TEST.LBCK and MCAN\_CCCR.MON bits to 1. The internal loop back mode is used for a Hot Self-test. The Hot Self-test allows the MCAN module to be tested without affecting a running CAN system connected to the TX and RX pins. In this mode, the RX pin is disconnected from the MCAN module and the TX pin is held recessive. Figure 35-11 shows the connection of the TX and RX pins to the MCAN module in internal loop back mode.



**Figure 35-11. Internal Loop Back Mode**

### 35.5.10 Timestamp Generation

The MCAN module has integrated a 16-bit wrap-around counter for timestamp generation. The timestamp counter prescaler MCAN\_TSCC.TCP field can be configured to clock the counter in multiples of CAN bit times (1-16). The counter is readable by way of the MCAN\_TSCV.TSC field. A write access to the MCAN\_TSCV register resets the counter to zero. When the timestamp counter wraps around the interrupt MCAN\_IR.TSW flag is set. On start of a frame reception/transmission the counter value is captured and stored into the timestamp section of an Rx Buffer/Rx FIFO (RXTS[15:0]) or Tx Event FIFO (TXTS[15:0]) element. For more information, see [Section 35.5.16](#).


### 35.5.10.1 External Timestamp Counter

For CAN FD operation mode, the MCAN core requires an external timestamp counter (see Figure 35-12). An externally generated 16-bit vector can substitute the integrated 16-bit CAN bit time counter (internal timestamp counter) for receive and transmit timestamp generation. An external 16-bit timestamp counter can be used by programming the MCAN\_TSCC.TSS field.

The external timestamp counter uses the interface clock (MCANx\_ICLK) as a reference clock. The MCAN core accepts a 16-bit timestamp. A 24-bit prescaler provides a programmable resolution for the timestamp (see MCANSS\_EXT\_TS\_PRESCALER.PRESCALER bit field). The external timestamp counter can be enabled or disabled through the MCANSS\_CTRL.EXT\_TS\_CNTR\_EN bit. When disabled, the counter is reset back to zero. While enabled, the counter keeps incrementing. When the timestamp rolls over, the MCAN\_IRQ\_TS interrupt is generated.

When the timestamp rolls over, the MCANSS\_IRS register is set. The MCANSS\_IE register can be affected by writing to the MCANSS\_IESS register to set or to the MCANSS\_IECS register to clear. The MCANSS\_IESS register is a shadow register mapped to the same address as the MCANSS\_IE register. The level interrupt is a reflection of both MCANSS\_IRS and MCANSS\_IE being set. The MCANSS\_IES register reflects the level interrupt. When a rollover event occurs, the interrupt counter is incremented. Writing to the MCANSS\_ICS register to clear the MCANSS\_IRS register also decrements the interrupt counter. Writing to the MCANSS\_EOI register issues another pulse, if the interrupt counter is not zero.

The rollover event can be artificially simulated by software through writing to the Interrupt Set Shadow register (MCANSS\_ISS). The MCANSS\_ISS register is a shadow register mapped to the same address as the MCANSS\_IRS register.



mcan-021

Figure 35-12. External Timestamp Counter Interrupt

### 35.5.11 Timeout Counter

The MCAN module has an integrated 16-bit timeout counter. The timeout counter is used to signal timeout conditions for the Rx FIFO 0, Rx FIFO 1, and Tx Event FIFO Message RAM elements. The timeout counter is configured using the MCAN\_TOCC register and is enabled using the MCAN\_TOCC.ETOC bit. The timeout counter operates as down-counter and uses the same prescaler programmed by the MCAN\_TSCC.TCP field as the timestamp counter. The actual counter value can be monitored from the MCAN\_TOCV.TOC field. The timeout counter can be started only when MCAN\_CCCR.INIT = 0 and stopped when MCAN\_CCCR.INIT = 1 (example: when the MCAN enters Bus\_Off state). The operation mode is selected by the MCAN\_TOCC.TOS field. When continuous mode is selected, the counter starts when MCAN\_CCCR.INIT = 0, a write to the MCAN\_TOCV register presets the counter to the value configured by the MCAN\_TOCC.TOP field and continues down-counting.

In case the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by the MCAN\_TOCC.TOP field. Down-counting is started when the first FIFO element is stored. Writing to the MCAN\_TOCV register has no effect. When the counter reaches zero, the interrupt MCAN\_IR.TOO flag is set.

In continuous mode, the counter is immediately restarted at the value configured by the MCAN\_TOCC.TOP field.

---

#### Note

The clock signal for the timeout counter is derived from the CAN core sample point signal. Therefore, the point in time where the timeout counter is decremented can vary due to the synchronization/re-synchronization mechanism of the CAN core. If the baud rate switch feature in CAN FD is used, the timeout counter is clocked differently in arbitration and data field.

---

### 35.5.12 Safety

The Message Memory is wrapped in an ECC wrapper providing SECDED parity functionality. The ECC wrapper is controlled by an ECC aggregator.

#### 35.5.12.1 ECC Wrapper

The ECC wrapper provides single error correction (SEC) and double error detection (DED) parity to the message memory content. The ECC wrapper has side band signals for error notification. The ECC Wrapper implements an error injection test mode.

The error correction is done using a lazy write back. When an error is detected, the error is noted in a FIFO queue that waits for an access gap to write the data back and refresh the memory. If a transaction writes new data to the compromised entry before the lazy write back completes, the write back is discarded.

#### 35.5.12.2 ECC Aggregator

This section describes the functional details of the ECC aggregator module.

##### 35.5.12.2.1 ECC Aggregator Overview

The ECC aggregator module supports the following general features:

- Provides a mechanism to control and monitor the ECC RAM in the MCAN module.
- Provides software access to all the ECC related registers.
- Supports software readable status of ECC single/double-bit errors and associated info such as RAM address and data bits that are in error.
- Aggregates level pending status from the ECC RAM into a single interrupt to the Host CPU.

The following feature is not supported:

- Statistics such as tracking the number of single and double-bit errors. If needed, these operations can be handled by software.

### 35.5.12.2.2 ECC Aggregator Registers

There are three groups of registers in the ECC aggregator module:

- **Global registers:** Aggregator Revision Register (MCANERR\_REV), ECC Vector Register (MCANERR\_VECTOR), Misc Status Register (MCANERR\_STAT), ECC Control Register (MCANERR\_CTRL), and ECC Wrapper Revision Register (MCANERR\_WRAP\_REV).
- **Control and status registers:** ECC Error Control Registers (MCANERR\_ERR\_CTRL1 and MCANERR\_ERR\_CTRL2) and ECC Error Status Registers (MCANERR\_ERR\_STAT1, MCANERR\_ERR\_STAT2, and MCANERR\_ERR\_STAT3).
- **Interrupt registers:** interrupt status, interrupt enable set, interrupt enable clear, and EOI (End Of Interrupt) registers that are part of a standard interrupt module. For more information, see the following registers:
  - MCANERR\_SEC\_EOI
  - MCANERR\_SEC\_STATUS
  - MCANERR\_SEC\_ENABLE\_SET
  - MCANERR\_SEC\_ENABLE\_CLR
  - MCANERR\_DED\_EOI
  - MCANERR\_DED\_STATUS
  - MCANERR\_DED\_ENABLE\_SET
  - MCANERR\_DED\_ENABLE\_CLR

### 35.5.12.3 Reads to ECC Control and Status Registers

The reads to the ECC control and status registers are triggered by writing a 'read message' to the ECC Vector Register as:

- Software writes value (the ECC RAM ID) to the MCANERR\_VECTOR.ECC\_VECTOR field to select the ECC RAM for control or status.
- Software writes 1 to the MCANERR\_VECTOR.RD\_SVBUS bit to trigger a read.
- Software writes read address to the MCANERR\_VECTOR.RD\_SVBUS\_ADDRESS field.
- Software then polls the MCANERR\_VECTOR.RD\_SVBUS\_DONE bit to check if the bit is 1. This bit indicates that the read operation has completed.
- Software reads the data from the ECC control or status register. The following clock cycle (MCAN\_ICLK) returns the read data.

### 35.5.12.4 ECC Interrupts

The ECC aggregator module aggregates the level pending status from the ECC RAM into a single EOI-handshake based interrupt to the Host CPU. Software is expected to follow the sequence described:

- Software enables the interrupts for the ECC RAM by writing to the MCANERR\_SEC\_ENABLE\_SET/MCANERR\_DED\_ENABLE\_SET register.
- Software writes the ECC RAM ID in the MCANERR\_VECTOR.ECC\_VECTOR.
- Software writes the MCANERR\_VECTOR.RD\_SVBUS bit to trigger the read.
- Software writes the MCANERR\_ERR\_STAT1 register address to the MCANERR\_VECTOR.RD\_SVBUS\_ADDRESS field. Software needs to load the 'read message' in the rMCANERR\_VECTOR register again, if the software needs to read the MCANERR\_ERR\_STAT2 register.
- Software polls the MCANERR\_VECTOR.RD\_SVBUS\_DONE bit. When this bit is set, a read of the MCANERR\_ERR\_STAT1/MCANERR\_ERR\_STAT2 register is performed.
- After the interrupt has been serviced, software clears the interrupt status by writing to the MCANERR\_ERR\_STAT1.CLR\_ECC\_SEC or MCANERR\_ERR\_STAT1.CLR\_ECC\_DED bit depending on the type of the ECC error.
- Software polls the MCANERR\_ERR\_STAT1 register to verify that the status bit has been cleared.
- Software writes to the MCANERR\_SEC\_EOI/MCANERR\_DED\_EOI register to clear the interrupt.
- After clearing the ECC interrupt source, the application software must also write 1 to the MCANERR\_SEC\_EOI.EOI\_WR/MCANERR\_DED\_EOI.EOI\_WR bits.

### 35.5.13 Rx Handling

The Rx Handler controls the following operations:

- Acceptance filtering
- The transfer of received messages to the Rx buffers or to one of the two Rx FIFOs (Rx FIFO 0 or Rx FIFO 1)
- Rx FIFO Put and Get Index operations

#### 35.5.13.1 Acceptance Filtering

The MCAN module employs two sets of acceptance filters - one set for standard and one set for extended identifiers. These filters can be assigned to an Rx Buffer or to one of the two Rx FIFOs.

The main features of the filter elements are:

- Each filter element can be configured as:
  - Range filter (from - to)
  - Filter for specific IDs (for one or two dedicated IDs)
  - Classic bit mask filter
- Each filter element can be enabled/disabled individually
- Each filter element can be configured for acceptance or rejection filtering
- Filters are checked sequentially and execution (acceptance filtering procedure) stops at the first matching filter element or when the end of the filter list is reached

Related configuration registers are:

- Global Filter Configuration (MCAN\_GFC) register
- Standard ID Filter Configuration (MCAN\_SIDFC) register
- Extended ID Filter Configuration (MCAN\_XIDFC) register
- Extended ID AND Mask (MCAN\_XIDAM) register

Depending on the configuration of the filter element (see SFEC/EFEC in [Section 35.5.16](#)) if filter matches, one of the following actions is performed:

- Received frame is stored in FIFO 0 or FIFO 1
- Received frame is stored in Rx Buffer
- Received frame is stored in Rx Buffer and generation of pulse at filter event pin is performed. This is high level single MCAN\_ICLK pulse.
- Received frame is rejected
- Set High Priority Message interrupt flag MCAN\_IR.HPM
- Set High Priority Message interrupt flag MCAN\_IR.HPM and store received frame in FIFO 0 or FIFO 1

Acceptance filtering starts when complete Message ID is received. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If a filter element matches - the Rx Handler starts writing the received message data in portions of 32-bit to the matching Rx Buffer or Rx FIFO. If an error condition occurs (for example: CRC error), this message is rejected with the following impact on the affected Rx Buffer or Rx FIFO:

- Rx Buffer: New Data flag (MCAN\_NDAT1/MCAN\_NDAT2) of matching Rx Buffer is not set, but Rx Buffer (partly) overwritten with received data (for error type, see MCAN\_PSR.LEC and MCAN\_PSR.DLEC fields, respectively).
- Rx FIFO: Put index of matching Rx FIFO is not updated, but related Rx FIFO element (partly) overwritten with received data (for error type, see MCAN\_PSR.LEC and MCAN\_PSR.DLEC fields, respectively). If matching Rx FIFO is configured to operate in overwrite mode, the boundary conditions described in [Section 35.5.13.2.2](#) must be considered.

---

#### Note

When an accepted message is written to one of the two Rx FIFOs, or into an Rx Buffer, the unmodified received identifier is stored independent of the filters used. The result of the acceptance filter process is strongly depending on the sequence of configured filter elements.

---

### 35.5.13.1.1 Range Filter

Each filter element can be configured to operate as Range Filter (Standard Filter Type SFT = 00/Extended Filter Type EFT = 00). The filter matches for all received message frames with IDs in the range from SFID1 to SFID2 (SFID2 ≥ SFID1) respectively in the range from EFID1 to EFID2 (EFID2 ≥ EFID1). For more information see [Section 35.5.16.5](#) and [Section 35.5.16.6](#).

There are two options for range filtering of extended frames:

- Extended Filter Type EFT = 00: The Extended ID AND Mask (MCAN\_XIDAM) is used for Range Filtering. The Message ID of received frames is ANDed with the Extended ID AND Mask (MCAN\_XIDAM) before the range filter is applied.
- Extended Filter Type EFT = 11: The Extended ID AND Mask (MCAN\_XIDAM) is not used for Range Filtering.

### 35.5.13.1.2 Filter for Specific IDs

Each filter element can be configured to filter one or two dedicated Message IDs (Standard Filter Type SFT = 01/Extended Filter Type EFT = 01). To filter only one specific Message ID, the filter element has to be configured with SFID1 = SFID2 respectively EFID1 = EFID2. For more information, see [Section 35.5.16.5](#) and [Section 35.5.16.6](#).

### 35.5.13.1.3 Classic Bit Mask Filter

Classic bit mask filtering can filter groups of Message IDs (Standard Filter Type SFT = 10/Extended Filter Type EFT = 10). This is done by masking single bits of a received Message ID. In this case SFID1/EFID1 element is used as Message ID filter, while the SFID2/EFID2 element is used as filter mask.

A 0 bit at the filter mask (SFID2/EFID2) masks out the corresponding bit position of the configured Message ID filter (SFID1/EFID1) and the value of the received Message ID at that bit position is not relevant for acceptance filtering. Only those bits of the received Message ID where the corresponding mask bits are 1 are relevant for acceptance filtering.

There are two interesting cases:


- All mask bits are 1: a match occurs only when the received Message ID and the configured Message ID filter are identical.
- All mask bits are 0: all Message IDs match.

35.5.13.1.4 Standard Message ID Filtering

Figure 35-13 shows the standard Message ID (11-bit ID) filtering flow. Section 35.5.16.5 describes the standard Message ID filter element.

The Remote Transmission Request (RTR) and Extended Identifier (XTD) bits of the received frames are compared against the list of configured filter elements. This is controlled by the following registers:

- Global Filter Configuration (MCAN\_GFC) register
- Standard ID Filter Configuration (MCAN\_SIDFC) register



mcan-009

Figure 35-13. Standard Message ID Filter Path


35.5.13.1.5 Extended Message ID Filtering

Figure 35-14 shows the extended Message ID (29-bit ID) filtering flow. Section 35.5.16.6 describes the extended Message ID filter element.

The Remote Transmission Request (RTR) and Extended Identifier (XTD) bits of the received frames are compared against the list of configured filter elements. This is controlled by the following registers:

- Global Filter Configuration (MCAN\_GFC) register
- Extended ID Filter Configuration (MCAN\_XIDFC) register

Note that before the filter list is executed, the received identifier is ANDed with the Extended ID AND Mask (MCAN\_XIDAM).



mcan-010

Figure 35-14. Extended Message ID Filter Path




### 35.5.13.2 Rx FIFOs

The configuration of the Rx FIFOs (Rx FIFO 0 and Rx FIFO 1) can be done by way of the MCAN\_RXF0C and MCAN\_RXF1C registers. Each Rx FIFO can be configured to store up to 64 received messages.

After acceptance filtering the received messages that passed are transferred to the Rx FIFO. The filter mechanisms available for the Rx FIFO 0 and Rx FIFO 1 are described in [Section 35.5.13.1](#). The Rx FIFO element is described in [Section 35.5.16.2](#).

The Rx FIFO watermark can be used to prevent an Rx FIFO overflow. If the Rx FIFO fill level reaches the Rx FIFO watermark configured by the MCAN\_RXFnC[30:24].FnWM bit (where: n = 0 or 1), an interrupt flag MCAN\_IR.RF0W/MCAN\_IR.RF1W is set.

When the Rx FIFO Put Index reaches the Rx FIFO Get Index (MCAN\_RXFnS[21:16].FnPI = MCAN\_RXFnS[13:8].FnGI), an Rx FIFO Full condition is signaled by the MCAN\_RXFnS[24].FnF status bit and interrupt flag MCAN\_IR.RF0F/MCAN\_IR.RF1F is set. [Figure 35-15](#) shows Rx FIFO Status. The FIFOs fill level is presented in the MCAN\_RXFnS[6:0].FnFL field (the number of elements stored in Rx FIFO).



mcan-011

**Figure 35-15. Rx FIFO Status**

Rx FIFOs start address in the Message RAM (MCAN\_RXFnC[15:2].FnSA field) has to be configured when reading from an Rx FIFO (Rx FIFO Get Index - MCAN\_RXFnS[13:8].FnGI). [Table 35-7](#) presents Rx Buffer/Rx FIFO Element Size for different Rx Buffer/Rx FIFO Data Field Size which is configured by way of the MCAN\_RXESC register.

**Table 35-7. Rx Buffer/Rx FIFO Element Size**

MCAN_RXESC Register RBDS/F0DS/F1DS Bits	Data Field [bytes]	FIFO Element Size [RAM words]
000	8	4
001	12	5
010	16	6
011	20	7
100	24	8
101	32	10
110	48	14
111	64	18

### 35.5.13.2.1 Rx FIFO Blocking Mode

The Rx FIFO blocking mode is the default operation mode for the Rx FIFOs and is configured by  $MCAN\_RXFnC[31].FnOM = 0$ .

If an Rx FIFO full condition is reached ( $MCAN\_RXFnS[21:16].FnPI = MCAN\_RXFnS[13:8].FnGI$ ), no further messages are written to the corresponding Rx FIFO until at least one message has been read out and the Rx FIFO Get Index has been incremented. An Rx FIFO full condition is signaled by the  $MCAN\_RXFnS[24].FnF = 1$  and interrupt flag  $MCAN\_IR.RF0F/MCAN\_IR.RF1F$  is set.

In case a message is received while the corresponding Rx FIFO is full, this message is rejected and the message lost condition is signaled by  $MCAN\_RXFnS[25].RFnL = 1$  and interrupt flag  $MCAN\_IR.RF0L/MCAN\_IR.RF1L$  is set.

### 35.5.13.2.2 Rx FIFO Overwrite Mode

The Rx FIFO overwrite mode is configured by  $MCAN\_RXFnC[31].FnOM = 1$ . When an Rx FIFO full condition is reached ( $MCAN\_RXFnS[21:16].FnPI = MCAN\_RXFnS[13:8].FnGI$ ) signaled by  $MCAN\_RXFnS[24].FnF = 1$ , the next accepted message for the FIFO overwrites the oldest FIFO message. Put index/Get index are both incremented by one.

In overwrite mode if an Rx FIFO full condition is signaled, reading of the Rx FIFO elements starts at least at get index + 1. The reason for this is a received message is written to the Message RAM (Put index) while the Host CPU is reading from the Message RAM (Get index). In this case, inconsistent data can be read from the respective Rx FIFO element. The problem is solved by adding an offset to the Get index when reading from the Rx FIFO. The offset depends on how fast the Host CPU accesses the Rx FIFO. Figure 35-16 shows an offset of two with respect to the Get index when reading the Rx FIFO. In this case, the two messages stored in element 1 and 2 are lost.

After reading from the Rx FIFO, the number of the last element read has to be written to the Rx FIFO Acknowledge Index  $MCAN\_RXFnA[5:0].FnAI$ . This increments the get index to that element number. In case the Put index has not been incremented to this Rx FIFO element, the Rx FIFO full condition is reset ( $MCAN\_RXFnS[24].FnF = 0$ ).




Figure 35-16. Rx FIFO Overflow Handling

### 35.5.13.3 Dedicated Rx Buffers

The MCAN supports up to 64 dedicated Rx buffers. The start address of the Rx buffers section in the Message RAM is configured by way of the MCAN\_RXBC.RBSA field. To store in an Rx Buffer a Standard or Extended Message ID Filter Element with SFEC/EFEC = 111 and SFID2/EFID2[10:9] = 00 has to be configured (see [Section 35.5.16.5](#) and [Section 35.5.16.6](#)).

After a received message has been accepted by a filter element, the message is stored into the Rx Buffer in the Message RAM referenced by the filter element (the format is the same as for an Rx FIFO element). In addition, the flag MCAN\_IR.DRX (message stored in Dedicated Rx Buffer) is set.

[Table 35-8](#) shows an example filter configuration for Rx buffers.

**Table 35-8. Example Filter Configuration for Rx Buffers**

Filter Element	SFID1[10:0] EFID1[28:0]	SFID2[10:9] EFID2[10:9]	SFID2[5:0] EFID2[5:0]
0	ID message 1	00	00 0000
1	ID message 2	00	00 0001
2	ID message 3	00	00 0010

After the last word of a matching received message has been written to the Message RAM, the respective New Data flag in register MCAN\_NDAT1/MCAN\_NDAT1 is set. As long as the New Data flag is set, the respective Rx Buffer is locked against updates from received matching frames. The New Data flags must be reset by the Host CPU by writing a 1 to the respective bit position.

While an Rx buffer New Data flag is set, a Message ID Filter Element referencing this specific Rx Buffer does not match, causing the acceptance filtering to continue. Following Message ID Filter Elements can cause the received message to be stored into another Rx Buffer, into an Rx FIFO, or the message can be rejected, depending on filter configuration.

#### 35.5.13.3.1 Rx Buffer Handling

Rx Buffer Handling include the following steps:

- Reset interrupt flag MCAN\_IR.DRX
- Read New Data registers
- Read messages from Message RAM
- Reset New Data flags of processed messages

### 35.5.14 Tx Handling

The Tx handler is used to handle the Tx requests. The Tx handler controls the transfer of transmit messages from the dedicated Tx buffers, the Tx FIFO, and the Tx Queue to the CAN Core, the Tx Event FIFO, and the Put and Get Index operations. The MCAN module supports up to 32 Tx buffers. These Tx buffers can be configured as dedicated Tx buffers, Tx FIFO, or Tx Queue and as combination of dedicated Tx buffers/Tx FIFO or dedicated Tx buffers/Tx Queue. For each Tx Buffer element Classical CAN or CAN FD transmission mode can be configured. [Section 35.5.16.3](#) describes the Tx Buffer Element. [Table 35-9](#) shows the possible configurations for message transmission.

**Table 35-9. Possible Configurations for Message Transmission**

MCAN_CCCR Register		Tx Buffer Element		Frame Transmission
BRSE	FDOE	FDL	BRS	
ignored	0	ignored	ignored	Classic CAN
0	1	0	ignored	Classic CAN
0	1	1	ignored	CAN FD without bit rate switching
1	1	0	ignored	Classic CAN
1	1	1	0	CAN FD without bit rate switching
1	1	1	1	CAN FD with bit rate switching

When the Tx Buffer Request Pending (MCAN\_TXBRP) register is updated, or when a transmission has been started the Tx Handler starts scanning to check for the highest priority pending Tx request. The Tx Buffer with the lowest Message ID has highest priority.

---

**Note**

AUTOSAR requires at least three Tx Queue buffers and support of transmit cancellation.

---

### 35.5.14.1 Transmit Pause

The transmit pause feature is intended for use in CAN networks where the CAN Message IDs are specific and cannot easily be changed. These Message IDs can have a higher priority than other defined Message IDs, while in a specific application the relative priority can be inverse. This allows for a case where one ECU sends a burst of CAN messages that cause another ECU CAN messages to be delayed (paused).

The transmit pause feature is enabled by the MCAN\_CCCR.TXP bit. By default this bit is disabled (MCAN\_CCCR.TXP = 0). Each time after successfully transmitted message, a pause for two CAN bit times occurs before the start of the next transmission. This allows the other CAN nodes in the network to transmit messages even if the Message IDs have lower priority.

### 35.5.14.2 Dedicated Tx Buffers

Dedicated Tx buffers are intended for message transmission under complete control of the Host CPU.

There are two options:

- Each dedicated Tx Buffer is configured with a specific Message ID.
- Two or more dedicated Tx buffers are configured with the same Message ID. In this case the Tx Buffer with the lowest buffer number is transmitted first.

After the data section has been updated, a transmission is requested by an Add Request. This is done using the MCAN\_TXBAR[x]ARn bit (where x = 0 to 31). The requested messages arbitrate internally with messages from an optional Tx FIFO or Tx Queue and externally with messages on the CAN bus, and are sent out according to the Message ID.

**Table 35-10** shows Tx Buffer/Tx FIFO/Tx Queue Element Size. A Dedicated Tx Buffer allocates element size 32-bit words in the Message RAM. The start address of a dedicated Tx Buffer in the Message RAM is calculated by adding transmit buffer index from 0 to 31 (MCAN\_TXFQS.TFQP) × Element size to the Tx Buffer start address MCAN\_TXBC.TBSA field.

**Table 35-10. Tx Buffer, Tx FIFO, Tx Queue Element Size**

MCAN_TXESC.TBDS	Data Field (bytes)	Element Size (RAM Words)
000	8	4
001	12	5
010	16	6
011	20	7
100	24	8
101	32	10
110	48	14
111	64	18

### 35.5.14.3 Tx FIFO

Tx FIFO mode is configured by setting bit MCAN\_TXBC.TFQM = 0. The stored in the Tx FIFO messages are transmitted starting with the message referenced by the Get Index MCAN\_TXFQS.TFGI field. After each transmission the Get Index is incremented until the Tx FIFO is empty. The Tx FIFO Free Level MCAN\_TXFQS.TFFL field indicates the number of the available free Tx FIFO elements. The Tx FIFO allows transmission of messages with the same Message ID from different Tx buffers in the order these messages have been written to the Tx FIFO.

New transmit messages must be written to the Tx FIFO starting with the Tx Buffer referenced by the Put Index MCAN\_TXFQS.TFQP field. After each Add Request (MCAN\_TXBAR[x] ARn = 1), the Put Index is incremented to the next free Tx FIFO element. When the Put Index reaches the Get Index (MCAN\_TXFQS.TFQP = MCAN\_TXFQS.TFGI), Tx FIFO Full condition is signaled by bit MCAN\_TXFQS.TFQF = 1. In this case, no further messages must be written to the Tx FIFO until the next message is transmitted and the Get Index is incremented.

The number of requested Tx buffers must not exceed the number of free Tx buffers, as indicated by the Tx FIFO Free Level MCAN\_TXFQS.TFFL field.

In case a transmission request for the Tx Buffer referenced by the Get Index is canceled, the Get Index is incremented to the next Tx Buffer with pending transmission request and the Tx FIFO Free Level MCAN\_TXFQS.TFFL field is recalculated. In case transmission cancellation is applied to any other Tx Buffer, the Get Index and the FIFO Free Level remain unchanged.

A Tx FIFO element allocates element size 32-bit words in the Message RAM (see [Table 35-10](#)). The start address of the next available (free) Tx FIFO Buffer is calculated by adding Tx FIFO/Queue Put Index MCAN\_TXFQS.TFQP (from 0 to 31) × Element Size to the Tx Buffer Start Address MCAN\_TXBC.TBSA field.

### 35.5.14.4 Tx Queue

Tx Queue mode is configured by setting bit MCAN\_TXBC.TFQM = 1. The stored in the Tx Queue messages are transmitted starting with the highest priority message (lowest Message ID). In case two or more Queue buffers are configured with the same Message ID, the Queue Buffer with the lowest buffer number is transmitted first.

New transmit messages must be written to the Tx FIFO starting with the Tx Buffer referenced by the Put Index MCAN\_TXFQS.TFQP field. Each Add Request cyclically increments the Put Index to the next free Tx Buffer. In case of Tx Queue Full condition (MCAN\_TXFQS.TFQF = 1), the Put Index is not valid and no further message must be written to the Tx Queue until at least one of the requested messages is sent out or a pending transmission request is canceled.

The application can use the MCAN\_TXBRP register instead of the Put Index and can place messages to any Tx Buffer without pending transmission request.

A Tx Queue Buffer allocates element size 32-bit words in the Message RAM (see [Table 35-10](#)). The start address of the next available (free) Tx Queue Buffer is calculated by adding Tx FIFO/Queue Put Index MCAN\_TXFQS.TFQP (from 0 to 31) × Element Size to the Tx Buffer Start Address MCAN\_TXBC.TBSA field.

### 35.5.14.5 Mixed Dedicated Tx Buffers/Tx FIFO

For this combination the Tx buffers section in the Message RAM is separated in two parts:


- Dedicated Tx buffers: the number of Dedicated Tx buffers is configured by the MCAN\_TXBC.NDTB field
- Tx FIFO: the number of Tx buffers assigned to the Tx FIFO is configured by the MCAN\_TXBC.TFQS field

If the MCAN\_TXBC.TFQS field is empty (zero) - only Dedicated Tx buffers are used.

Tx prioritization:

- Scan Dedicated Tx buffers and oldest pending Tx FIFO Buffer (referenced by the MCAN\_TXFQS.TFGI field)
- Buffer with lowest Message ID gets highest priority and is transmitted next

[Figure 35-17](#) shows Mixed Dedicated Tx buffers/Tx FIFO example.



**Figure 35-17. Mixed Dedicated Tx Buffers /Tx FIFO (example)**

**35.5.14.6 Mixed Dedicated Tx Buffers/Tx Queue**

For this combination the Tx buffers section in the Message RAM is separated in two parts:


- Dedicated Tx buffers: the number of Dedicated Tx buffers is configured by the MCAN\_TXBC.NDTB field
- Tx Queue: the number of Tx buffers assigned to the Tx Queue is configured by the MCAN\_TXBC.TFQS field

If MCAN\_TXBC.TFQS field is empty (zero) - only Dedicated Tx buffers are used.

Tx prioritization:

- Scan all Tx buffers with activated transmission request
- Tx Buffer with lowest Message ID gets highest priority and is transmitted next

Figure 35-18 shows Mixed Dedicated Tx buffers/Tx Queue example.



**Figure 35-18. Mixed Dedicated Tx Buffers /Tx Queue (example)**

**35.5.14.7 Transmit Cancellation**

This feature is especially intended for gateway and AUTOSAR based applications. The Host CPU can cancel a requested transmission from a dedicated Tx Buffer or a Tx Queue Buffer by setting bit MCAN\_TXBCR[n].CRn = 1 (where n = 0 to 31). The corresponding bit position n is equivalent to the number of the Tx buffer.

Transmit cancellation is not intended for Tx FIFO operation.

Successful cancellation is signaled by setting the corresponding bit of the MCAN\_TXBCF register (MCAN\_TXBCF[n].CFn = 1).

If transmission from a Tx Buffer is already ongoing and a transmit cancellation is requested, the corresponding MCAN\_TXBRP[n].TRPn bit remains set as long as the transmission is in progress. If the transmission was

successful, the corresponding MCAN\_TXBTO[n].TON and MCAN\_TXBCF[n].CFn bits are set. If the transmission was not successful, only the corresponding bit MCAN\_TXBCF[n].CFn = 1.

---

#### Note

If a pending transmission is canceled immediately before this transmission has started, a short time window occurs where no transmission is started even if another message is also pending in this node. This can enable another node to transmit a message that can have a lower priority than the second message in this node.

---

#### 35.5.14.8 Tx Event Handling

To support Tx Event Handling, the Message RAM has implemented a Tx Event FIFO section. Up to 32 Tx Event FIFO elements can be configured. [Section 35.5.16.4](#) describes the Tx Event FIFO element. After message transmission on the CAN bus, Message ID and Timestamp are stored in a Tx Event FIFO element. To link a Tx Event to a Tx Event FIFO element, the Message Marker from the transmitted Tx Buffer is copied into the Tx Event FIFO element.

A Tx Event FIFO full condition is signaled by the MCAN\_IR.TEFF bit. In this case no further elements are written to the Tx Event FIFO until at least one element has been read out and the Tx Event FIFO Get Index has been incremented (MCAN\_TXEFS.EFGI). In case a Tx Event occurs while the Tx Event FIFO is full, this event is rejected and interrupt flag MCAN\_IR.TEFL bit is set.

The Tx Event FIFO watermark can be configured to avoid a Tx Event FIFO overflow. When the Tx Event FIFO fill level reaches the Tx Event FIFO watermark configured by the MCAN\_TXEFC.EFWM field, interrupt flag MCAN\_IR.TEFW is set. When reading from the Tx Event FIFO, two times the Tx Event FIFO Get Index MCAN\_TXEFS.EFGI field has to be added to the Tx Event FIFO start address MCAN\_TXEFC.EFSA field.

#### 35.5.15 FIFO Acknowledge Handling

The Get Indices of the two Rx FIFOs (Rx FIFO 0 or Rx FIFO 1) and the Tx Event FIFO are controlled by writing to the corresponding FIFO Acknowledge Index (see MCAN\_RXF0A, MCAN\_RXF1A, and MCAN\_TXEFA). Writing to the FIFO Acknowledge Index sets the FIFO Get Index to the FIFO Acknowledge Index plus one and, thereby, updates the FIFO Fill Level.

There are two use cases:

- A single element has been read from the FIFO: the Get Index value is written to the FIFO Acknowledge Index.
- A sequence of elements has been read from the FIFO: the Get Index value (Index of the last element read) is written to the FIFO Acknowledge Index at the end of that read sequence.

The Host CPU has free access to the Message RAM. Special care has to be taken when reading FIFO elements in an arbitrary order (Get Index not considered). This can be useful when reading a High Priority Message from one of the two Rx FIFOs. In this case, the FIFO Acknowledge Index must not be written because this sets the Get Index to a wrong position and also changes the FIFO's Fill Level. In this case, some of the older FIFO elements can be lost.

---

#### Note

The application has to make sure that a valid value is written to the FIFO Acknowledge Index. The MCAN module does not check for erroneous values.

---

#### 35.5.16 Message RAM

The MCAN module has a Message RAM. The main purpose of the Message RAM is to store:

- Received Messages
- Transmit Messages
- Tx Event Elements
- Message ID Filter Elements



### 35.5.16.1 Message RAM Configuration


The MCAN module is configured to allocate up to 1024 words in the Message RAM. The Message RAM has a width of 32 bits.

The address ranges of the Message RAMs is from 0x0005 9000 to 0x0005 9FFF and from 0x0005 B000 to 0x0005 BFFF.

The Message RAM is capable to include each of the sections listed in [Figure 35-19](#). It is not necessary to configure each of the sections (a section in the Message RAM can be 0) and there is no restriction with respect to the sequence of the sections. For parity checking or ECC, a respective number of bits has to be added to each word. When the MCAN module addresses the Message RAM, the MCAN addresses 32-bit words. The start addresses are configurable and are 32-bit word addresses.

The element size can be configured for:

- Rx FIFO 0, by way of the MCAN\_RXESC.F0DS field
- Rx FIFO, 1 by way of the MCAN\_RXESC.F1DS field
- Rx buffers, by way of the MCAN\_RXESC.RBDS field
- Tx buffers, by way of the MCAN\_TXESC.TBDS field



**Figure 35-19. Message RAM Configuration**

The Host CPU configures the following information in the Message RAM:

- Start addresses of the memory sections
- Number of elements in each section
- The size of the elements in some sections

**Note**


The MCAN module does not check for errors in the Message RAM configuration. The configuration of the start addresses of the different sections and the number of elements of each section has to be done carefully. This prevents falsification or loss of data.



### 35.5.16.2 Rx Buffer and FIFO Element

Up to 64 Rx buffers and two Rx FIFOs can be configured in the Message RAM. Each Rx FIFO section can be configured to store up to 64 received messages. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field by way of the MCAN\_RXESC register.

Figure 35-20 shows the Rx Buffer/Rx FIFO element structure. Table 35-11 shows the Rx Buffer/Rx FIFO element field descriptions.



**Figure 35-20. Rx Buffer/Rx FIFO Element Structure**

**Table 35-11. Rx Buffer/Rx FIFO Element Field Descriptions**

Word	Bits	Field Name	Description
	31	ESI	Error State Indicator <ul style="list-style-type: none"> <li>• 0x0: Transmitting node is error active</li> <li>• 0x1: Transmitting node is error passive</li> </ul>
	30	XTD	Extended Identifier Signals to the Host CPU whether the received frame has a standard or extended identifier. <ul style="list-style-type: none"> <li>• 0x0: 11-bit standard identifier</li> <li>• 0x1: 29-bit extended identifier</li> </ul>
R0	29	RTR	Remote Transmission Request Signals to the Host CPU whether the received frame is a data frame or a remote frame. <ul style="list-style-type: none"> <li>• 0x0: Received frame is a data frame</li> <li>• 0x1: Received frame is a remote frame</li> </ul> <p><b>Note:</b> There are no remote frames in CAN FD format. In case a CAN FD frame was received (FDF = 1), RTR bit reflects the state of the reserved r1 bit (RES[23]). In CAN FD frames (FDF = 1), the dominant RRS (Remote Request Substitution) bit replaces the RTR (Remote Transmission Request) bit.</p>
	28:0	ID[28:0]	Identifier Standard or extended identifier depending on XTD bit. A standard identifier is stored into ID[28:18].

**Table 35-11. Rx Buffer/Rx FIFO Element Field Descriptions (continued)**

Word	Bits	Field Name	Description
R1	31	ANMF	Accepted Non-matching Frame Acceptance of non-matching frames can be enabled using the MCAN_GFC.ANFS and MCAN_GFC.ANFE fields. <ul style="list-style-type: none"> <li>0x0: Received frame matching filter index FIDX field</li> <li>0x1: Received frame did not match any Rx filter element</li> </ul>
	30:24	FIDX[6:0]	Filter Index 0x0-0x7F (0-127): Index of matching Rx acceptance filter element (invalid if ANMF = 1). Range is 0 to MCAN_SIDFC.LSS - 1 respectively MCAN_XIDFC.LSE - 1.
	23:22	RES	Reserved
	21	FDF	FD Format <ul style="list-style-type: none"> <li>0x0: Standard frame format</li> <li>0x1: CAN FD frame format (new DLC-coding and CRC)</li> </ul>
	20	BRS	Bit Rate Switch <ul style="list-style-type: none"> <li>0x0: Frame received without bit rate switching</li> <li>0x1: Frame received with bit rate switching</li> </ul>
	19:16	DLC[3:0]	Data Length Code <ul style="list-style-type: none"> <li>0x0-0x8 (0-8): CAN + CAN FD: received frame has 0-8 data bytes</li> <li>0x9-0xF (9-15): CAN: received frame has 8 data bytes</li> <li>0x9-0xF (9-15): CAN FD: received frame has 12/16/20/24/32/48/64 data bytes</li> </ul>
R2	15:0	RXTS[15:0]	Rx Timestamp Timestamp Counter value captured on start of frame reception. Resolution depending on configuration of the Timestamp Counter Prescaler MCAN_TSCC.TCP.
	31:24	DB3[7:0]	Data Byte 3
	23:16	DB2[7:0]	Data Byte 2
	15:8	DB1[7:0]	Data Byte 1
R3	7:0	DB0[7:0]	Data Byte 0
	31:24	DB7[7:0]	Data Byte 7
	23:16	DB6[7:0]	Data Byte 6
	15:8	DB5[7:0]	Data Byte 5
Rn	7:0	DB4[7:0]	Data Byte 4
	...	...	...
	31:24	DBm[7:0]	Data Byte m
	23:16	DBm-1[7:0]	Data Byte m-1
Rn	15:8	DBm-2[7:0]	Data Byte m-2
	7:0	DBm-3[7:0]	Data Byte m-3


**Note**

Depending on the configuration of the element size (MCAN\_RXESC), between two and sixteen 32-bit words (Rn = 3-17) are used for storage of a CAN message's data field.

### 35.5.16.3 Tx Buffer Element

The Tx buffers section can be configured to hold dedicated Tx buffers as well as a Tx FIFO/Tx Queue. In case that the Tx buffers section is shared by dedicated Tx buffers and a Tx FIFO/Tx Queue, the dedicated Tx buffers start at the beginning of the Tx buffers section followed by the buffers assigned to the Tx FIFO or Tx Queue. The Tx Handler makes difference between dedicated Tx buffers and Tx FIFO/Tx Queue by way of the MCAN\_TXBC.TFQS and MCAN\_TXBC.NDTB fields. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field by way of the MCAN\_TXESC register.

Figure 35-21 shows the Tx Buffer element structure. Table 35-12 shows the Tx Buffer element field descriptions.



**Figure 35-21. Tx Buffer Element Structure**

**Table 35-12. Tx Buffer Element Field Descriptions**

Word	Bits	Field Name	Description
			Error State Indicator
	31	ESI	<ul style="list-style-type: none"> <li>0x0: ESI bit in CAN FD format depends only on error passive flag</li> <li>0x1: ESI bit in CAN FD format transmitted recessive</li> </ul> <p><b>Note:</b> The ESI bit of the transmit buffer is ORed with the error passive flag to decide the value of the ESI bit in the transmitted CAN FD frame. As required by the CAN FD protocol specification, an error active node can optionally transmit the ESI bit recessive, but an error passive node always transmits the ESI bit recessive.</p>
T0	30	XTD	Extended Identifier <ul style="list-style-type: none"> <li>0x0: 11-bit standard identifier</li> <li>0x1: 29-bit extended identifier</li> </ul>
	29	RTR	Remote Transmission Request <ul style="list-style-type: none"> <li>0x0: Transmit data frame</li> <li>0x1: Transmit remote frame</li> </ul> <p><b>Note:</b> When RTR = 1, the MCAN module transmits a remote frame according to ISO11898-1:2015, even if the MCAN_CCCR.FDOE bit enables the transmission in CAN FD format.</p>
	28:0	ID[28:0]	Identifier Standard or extended identifier depending on XTD bit. A standard identifier has to be written to ID[28:18].

**Table 35-12. Tx Buffer Element Field Descriptions (continued)**

Word	Bits	Field Name	Description
T1	31:24	MM[7:0]	Message Marker Written by Host CPU during Tx Buffer configuration. Copied into Tx Event FIFO element for identification of Tx message status (see also MM[7:0] field in <a href="#">Table 35-13</a> ).
	23	EFC	Event FIFO Control <ul style="list-style-type: none"> <li>0x0: Don't store Tx events</li> <li>0x1: Store Tx events</li> </ul>
	22	RES	Reserved
	21	FDFormat	FD Format <ul style="list-style-type: none"> <li>0x0: Frame transmitted in Classic CAN format</li> <li>0x1: Frame transmitted in CAN FD format</li> </ul>
	20	BRS	Bit Rate Switch <ul style="list-style-type: none"> <li>0x0: CAN FD frames transmitted without bit rate switching</li> <li>0x1: CAN FD frames transmitted with bit rate switching</li> </ul> <p><b>Note:</b> ESI, FDF, and BRS bits are only evaluated when CAN FD operation is enabled using the MCAN_CCCR.FDOE bit. BRS bit is only evaluated when MCAN_CCCR.BRSE = 1.</p>
T2	19:16	DLC[3:0]	Data Length Code <ul style="list-style-type: none"> <li>0x0-0x8 (0-8): CAN + CAN FD: transmit frame has 0-8 data bytes</li> <li>0x9-0xF (9-15): CAN: transmit frame has 8 data bytes</li> <li>0x9-0xF (9-15): CAN FD: transmit frame has 12/16/20/24/32/48/64 data bytes</li> </ul>
	15:0	RES	Reserved
	31:24	DB3[7:0]	Data Byte 3
	23:16	DB2[7:0]	Data Byte 2
T3	15:8	DB1[7:0]	Data Byte 1
	7:0	DB0[7:0]	Data Byte 0
	31:24	DB7[7:0]	Data Byte 7
Tn	23:16	DB6[7:0]	Data Byte 6
	15:8	DB5[7:0]	Data Byte 5
	7:0	DB4[7:0]	Data Byte 4
...	...	...	...
Tn	31:24	DBm[7:0]	Data Byte m
	23:16	DBm-1[7:0]	Data Byte m-1
	15:8	DBm-2[7:0]	Data Byte m-2
	7:0	DBm-3[7:0]	Data Byte m-3


**Note**

Depending on the configuration of the element size (MCAN\_TXESC), between two and sixteen 32-bit words (Tn = 3-17) are used for storage of a CAN message's data field.

### 35.5.16.4 Tx Event FIFO Element

Each element stores information about transmitted messages. By reading the Tx Event FIFO the Host CPU gets this information in the order the messages were transmitted. Status information about the Tx Event FIFO can be obtained from the MCAN\_TXEFS register.

Figure 35-22 shows the Tx Event FIFO element structure. Table 35-13 shows the Tx Event FIFO element field descriptions.



mcan-018

**Figure 35-22. Tx Event FIFO Element Structure**

**Table 35-13. Tx Event FIFO Element Field Descriptions**

Word	Bits	Field Name	Description
E0	31	ESI	Error State Indicator <ul style="list-style-type: none"> <li>0x0: Transmitting node is error active</li> <li>0x1: Transmitting node is error passive</li> </ul>
	30	XTD	Extended Identifier <ul style="list-style-type: none"> <li>0x0: 11-bit standard identifier</li> <li>0x1: 29-bit extended identifier</li> </ul>
	29	RTR	Remote Transmission Request <ul style="list-style-type: none"> <li>0x0: Data frame transmitted</li> <li>0x1: Remote frame transmitted</li> </ul>
	28:0	ID[28:0]	Identifier Standard or extended identifier depending on XTD bit. A standard identifier has to be written to ID[28:18].


**Table 35-13. Tx Event FIFO Element Field Descriptions (continued)**

Word	Bits	Field Name	Description
E1	31:24	MM[7:0]	Message Marker Copied from Tx Buffer into Tx Event FIFO element for identification of Tx message status (see also MM[7:0] field in <a href="#">Table 35-12</a> ).
	23:22	ET[1:0]	Event Type <ul style="list-style-type: none"> <li>0x0: Reserved</li> <li>0x1: Tx event</li> <li>0x2: Transmission in spite of cancellation (always set for transmissions in DAR mode)</li> <li>0x3: Reserved</li> </ul>
	21	FDF	FD Format <ul style="list-style-type: none"> <li>0x0: Standard frame format</li> <li>0x1: CAN FD frame format (new DLC-coding and CRC)</li> </ul>
	20	BRS	Bit Rate Switch <ul style="list-style-type: none"> <li>0x0: Frame transmitted without bit rate switching</li> <li>0x1: Frame transmitted with bit rate switching</li> </ul>
	19:16	DLC[3:0]	Data Length Code <ul style="list-style-type: none"> <li>0x0-0x8 (0-8): CAN + CAN FD: frame with 0-8 data bytes transmitted</li> <li>0x9-0xF (9-15): CAN: frame with 8 data bytes transmitted</li> <li>0x9-0xF (9-15): CAN FD: frame with 12/16/20/24/32/48/64 data bytes transmitted</li> </ul>
	15:0	TXTS[15:0]	Tx Timestamp Timestamp Counter value captured on start of frame transmission. Resolution depending on configuration of the Timestamp Counter Prescaler MCAN_TSCC.TCP filed.

**35.5.16.5 Standard Message ID Filter Element**

Up to 128 filter elements can be configured for 11-bit standard IDs. When accessing a Standard Message ID Filter element, the element address is the Filter List Standard Start Address MCAN\_SIDFC.FLSSA field plus the index of the filter element (0-127).

[Figure 35-23](#) shows the Standard Message ID Filter element structure. [Table 35-14](#) shows the Standard Message ID Filter element field descriptions.



**Figure 35-23. Standard Message ID Filter Element Structure**

**Table 35-14. Standard Message ID Filter Element Field Descriptions**

Word	Bits	Field Name	Description
S0	31:30	SFT[1:0]	Standard Filter Type <ul style="list-style-type: none"> <li>0x0: Range filter from SFID1 to SFID2 (SFID2 ≥ SFID1)</li> <li>0x1: Dual ID filter for SFID1 or SFID2</li> <li>0x2: Classic filter: SFID1 = filter; SFID2 = mask</li> <li>0x3: Filter element disabled</li> </ul> <p><b>Note:</b> With SFT = 11 the filter element is disabled and the acceptance filtering continues (same behavior as with SFEC = 000)</p>
			Standard Filter Element Configuration All enabled filter elements are used for acceptance filtering of standard frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If SFEC = 100, 101, or 110 match sets interrupt flag MCAN_IR.HPM and, if enabled, an interrupt is generated. In this case, the MCAN_HPMS register is updated with the status of the priority match. <ul style="list-style-type: none"> <li>0x0: Disable filter element</li> <li>0x1: Store in Rx FIFO 0 if filter matches</li> <li>0x2: Store in Rx FIFO 1 if filter matches</li> <li>0x3: Reject ID if filter matches</li> <li>0x4: Set priority if filter matches</li> <li>0x5: Set priority and store in FIFO 0 if filter matches</li> <li>0x6: Set priority and store in FIFO 1 if filter matches</li> <li>0x7: Store into Rx Buffer , configuration of SFT[1:0] ignored</li> </ul>
	26:16	SFID1[10:0]	Standard Filter ID 1 When filtering for Rx buffers this field defines the ID of a standard message to be stored. The received identifiers must match exactly, no masking mechanism is used.
	15:11	RES	Reserved
	10:0	SFID2[10:0]	Standard Filter ID 2 This bit field has a different meaning depending on the configuration of SFEC: <ul style="list-style-type: none"> <li>SFEC = 001 - 110: Second ID of standard ID filter element</li> <li>SFEC = 111: Filter for Rx buffers</li> </ul>
			This field is decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence. <ul style="list-style-type: none"> <li>0x0: Store message into an Rx Buffer</li> <li>0x1: Debug Message A</li> <li>0x2: Debug Message B</li> <li>0x3: Debug Message C</li> </ul> <p><b>Note:</b> Debug feature is not supported.</p>
		SFID2[8:6]	This field is used to control the filter event pins at the Extension Interface. A one at the respective bit position enables generation of a pulse at the related filter event pin with the duration of one MCAN_ICKL period in case the filter matches. <p><b>Note:</b> Only two filter event pins are supported.</p>
		SFID2[5:0]	This field defines the offset to the Rx Buffer Start Address MCAN_RXBC.RBSA field for storage of a matching message.

### 35.5.16.6 Extended Message ID Filter Element

Up to 64 filter elements can be configured for 29-bit extended IDs. When accessing an Extended Message ID Filter element, the element address is the Filter List Extended Start Address MCAN\_XIDFC.FLESA field plus two times the index of the filter element (0-63).

Figure 35-24 shows the Extended Message ID Filter element structure. Table 35-15 shows the Extended Message ID Filter element field descriptions.




Figure 35-24. Extended Message ID Filter Element Structure

Table 35-15. Extended Message ID Filter Element Field Descriptions

Word	Bits	Field Name	Description
F0	31:29	EFEC[2:0]	<p>Extended Filter Element Configuration</p> <p>All enabled filter elements are used for acceptance filtering of extended frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If EFEC = 100, 101, or 110 match sets interrupt flag MCAN_IR.HPM and, if enabled, an interrupt is generated. In this case, the MCAN_HPMS register is updated with the status of the priority match.</p> <ul style="list-style-type: none"> <li>0x0: Disable filter element</li> <li>0x1: Store in Rx FIFO 0 if filter matches</li> <li>0x2: Store in Rx FIFO 1 if filter matches</li> <li>0x3: Reject ID if filter matches</li> <li>0x4: Set priority if filter matches</li> <li>0x5: Set priority and store in FIFO 0 if filter matches</li> <li>0x6: Set priority and store in FIFO 1 if filter matches</li> <li>0x7: Store into Rx Buffer or as debug message, configuration of EFT[1:0] ignored</li> </ul>
	28:0	EFID1[28:0]	<p>Extended Filter ID 1</p> <p>First ID of extended ID filter element.</p> <p>When filtering for Rx buffers this field defines the ID of an extended message to be stored. The received identifiers must match exactly, only XIDAM masking mechanism (see Section 35.5.13.1.5) is used.</p>



**Table 35-15. Extended Message ID Filter Element Field Descriptions (continued)**

Word	Bits	Field Name	Description
F1	31:30	EFT[1:0]	Extended Filter Type <ul style="list-style-type: none"> <li>0x0: Range filter from EFID1 to EFID2 (EFID2 ≥ EFID1)</li> <li>0x1: Dual ID filter for EFID1 or EFID2</li> <li>0x2: Classic filter: EFID1 = filter, EFID2 = mask</li> <li>0x3: Range filter from EFID1 to EFID2 (EFID2 ≥ EFID1), XIDAM mask not applied</li> </ul>
			29
	28:0	EFID2[28:0]	Extended Filter ID 2 This bit field has a different meaning depending on the configuration of EFEC: <ul style="list-style-type: none"> <li>EFEC = 001 - 110: Second ID of extended ID filter element</li> <li>EFEC = 111: Filter for Rx buffers</li> </ul>
		EFID2[10:9]	This field decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence. <ul style="list-style-type: none"> <li>0x0: Store message into an Rx Buffer</li> <li>0x1: Debug Message A</li> <li>0x2: Debug Message B</li> <li>0x3: Debug Message C</li> </ul> <b>Note:</b> Debug feature is not supported.
		EFID2[8:6]	This field is used to control the filter event pins at the Extension Interface. A one at the respective bit position enables generation of a pulse at the related filter event pin with the duration of one MCAN_ICKL period in case the filter matches. <b>Note:</b> Only two filter event pins are supported.
		EFID2[5:0]	This field defines the offset to the Rx Buffer Start Address MCAN_RXBC.RBSA field for storage of a matching message.

## 35.6 Software

### 35.6.1 MCAN Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location: C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/mcan

Cloud access to these examples is available at the following link: [dev.ti.com C2000Ware Examples](#).

#### 35.6.1.1 MCAN Loopback with Interrupts Example Using SYSCONFIG Tool - SINGLE\_CORE

FILE: mcan\_ex1\_loopback\_interrupts.c

This example illustrates the MCAN Loopback functionality. The internal loopback mode is entered. The message transmitted would be received by the node. The last address of memory is used for the Rx buffer. Peripheral configuration is done through SYSCONFIG

##### External Connections

- None.

##### Watch Variables

- error - Checks if there is an error that occurred when the data was sent using internal loopback.

#### 35.6.1.2 MCAN Loopback with Polling Example Using SYSCONFIG Tool - SINGLE\_CORE

FILE: mcan\_ex2\_loopback\_polling.c

This example illustrates the MCAN Loopback functionality. The internal loopback mode is entered. The message transmitted would be received by the node. The last address of memory is used for the Rx buffer. Peripheral configuration is done through SYSCONFIG

##### External Connections

- None.

##### Watch Variables

- error - Checks if there is an error that occurred when the data was sent using internal loopback.

## 35.7 MCAN Registers

This Section describes the MCAN Registers.

### 35.7.1 MCAN Base Address Table

**Table 35-16. MCAN Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
-	-	MCANA_DRIVER_BASE	0x0005_9000	YES	YES	-	YES	YES	YES
McanaSsRegs	<a href="#">MCANSS_REGS</a>	MCANASS_BASE	0x0005_A400	YES	-	-	YES	-	YES
McanaRegs	<a href="#">MCAN_REGS</a>	MCANA_BASE	0x0005_A600	YES	-	-	YES	-	YES
McanaErrorRegs	<a href="#">MCAN_ERROR_REGS</a>	MCANA_ERROR_BASE	0x0005_A800	YES	-	-	YES	-	YES
-	-	MCANB_DRIVER_BASE	0x0005_B000	YES	YES	-	YES	YES	YES
McanbSsRegs	<a href="#">MCANSS_REGS</a>	MCANBSS_BASE	0x0005_C400	YES	-	-	YES	-	YES
McanbRegs	<a href="#">MCAN_REGS</a>	MCANB_BASE	0x0005_C600	YES	-	-	YES	-	YES
McanbErrorRegs	<a href="#">MCAN_ERROR_REGS</a>	MCANB_ERROR_BASE	0x0005_C800	YES	-	-	YES	-	YES

### 35.7.2 MCANSS\_REGS Registers

Table 35-17 lists the memory-mapped registers for the MCANSS\_REGS registers. All register offset addresses not listed in Table 35-17 should be considered as reserved locations and the register contents should not be modified.

**Table 35-17. MCANSS\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MCANSS_PID	MCAN Subsystem Revision Register		<a href="#">Go</a>
2h	MCANSS_CTRL	MCAN Subsystem Control Register		<a href="#">Go</a>
4h	MCANSS_STAT	MCAN Subsystem Status Register		<a href="#">Go</a>
6h	MCANSS_ICS	MCAN Subsystem Interrupt Clear Shadow Register		<a href="#">Go</a>
8h	MCANSS_IRS	MCAN Subsystem Interrupt Raw Status Register		<a href="#">Go</a>
Ah	MCANSS_IECS	MCAN Subsystem Interrupt Enable Clear Shadow Register		<a href="#">Go</a>
Ch	MCANSS_IE	MCAN Subsystem Interrupt Enable Register		<a href="#">Go</a>
Eh	MCANSS_IES	MCAN Subsystem Interrupt Enable Status		<a href="#">Go</a>
10h	MCANSS_EOI	MCAN Subsystem End of Interrupt		<a href="#">Go</a>
12h	MCANSS_EXT_TS_PRESCALER	MCAN Subsystem External Timestamp Prescaler 0		<a href="#">Go</a>
14h	MCANSS_EXT_TS_UNSERVICED_INTR_CNTR	MCAN Subsystem External Timestamp Unserviced Interrupts Counter		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 35-18 shows the codes that are used for access types in this section.

**Table 35-18. MCANSS\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
W1S	W1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value

### 35.7.2.1 MCANSS\_PID Register (Offset = 0h) [Reset = 68E05101h]

MCANSS\_PID is shown in [Figure 35-25](#) and described in [Table 35-19](#).

Return to the [Summary Table](#).

MCAN Subsystem Revision Register

**Figure 35-25. MCANSS\_PID Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SCHEME		RESERVED			MODULE_ID										
R-1h		R-2h			R-8E0h										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				MAJOR			RESERVED		MINOR						
R-Ah				R-1h			R-0h		R-1h						

**Table 35-19. MCANSS\_PID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	PID Register Scheme Reset type: SYSRSn
29-28	RESERVED	R	2h	Reserved
27-16	MODULE_ID	R	8E0h	Module Identification Number Reset type: SYSRSn
15-11	RESERVED	R	Ah	Reserved
10-8	MAJOR	R	1h	Major Revision of the MCAN Subsystem Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	MINOR	R	1h	Minor Revision of the MCAN Subsystem Reset type: SYSRSn

### 35.7.2.2 MCANSS\_CTRL Register (Offset = 2h) [Reset = 0000008h]

MCANSS\_CTRL is shown in [Figure 35-26](#) and described in [Table 35-20](#).

Return to the [Summary Table](#).

MCAN Subsystem Control Register

**Figure 35-26. MCANSS\_CTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	EXT_TS_CNTR_EN	AUTOWAKEUP	WAKEUPREQEN	DBGSUSP_FREE	RESERVED		
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h		

**Table 35-20. MCANSS\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-7	RESERVED	R	0h	Reserved
6	EXT_TS_CNTR_EN	R/W	0h	External Timestamp Counter Enable. 0 External timestamp counter disabled 1 External timestamp counter enabled Reset type: SYSRSn
5	AUTOWAKEUP	R/W	0h	Automatic Wakeup Enable. Enables the MCANSS to automatically clear the MCAN CCCR.INIT bit, fully waking the MCAN up, on an enabled wakeup request. 0 Disable the automatic write to CCCR.INIT 1 Enable the automatic write to CCCR.INIT Reset type: SYSRSn
4	WAKEUPREQEN	R/W	0h	Wakeup Request Enable. Enables the MCANSS to wakeup on CAN RXD activity. 0 Disable wakeup request 1 Enables wakeup request Reset type: SYSRSn
3	DBGSUSP_FREE	R/W	1h	Debug Suspend Free Bit. Enables debug suspend. 0 Disable debug suspend 1 Enable debug suspend Reset type: SYSRSn
2-0	RESERVED	R	0h	Reserved

### 35.7.2.3 MCANSS\_STAT Register (Offset = 4h) [Reset = 000000Xh]

MCANSS\_STAT is shown in [Figure 35-27](#) and described in [Table 35-21](#).

Return to the [Summary Table](#).

MCAN Subsystem Status Register

**Figure 35-27. MCANSS\_STAT Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					ENABLE_FDO E	MEM_INIT_DO NE	RESET
R-0h					R-Xh	R-0h	R-0h

**Table 35-21. MCANSS\_STAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R	0h	Reserved
2	ENABLE_FDOE	R	Xh	Flexible Datarate Operation Enable. Determines whether CAN FD operation may be enabled via the MCAN core CCCR.FDOE bit (bit 8) or if only standard CAN operation is possible with this instance of the MCAN. 0 MCAN is only capable of standard CAN communication 1 MCAN may be configured to perform CAN FD communication Reset type: SYSRSn
1	MEM_INIT_DONE	R	0h	Memory Initialization Done. 0 Message RAM initialization is in progress 1 Message RAM is initialized for use Reset type: SYSRSn
0	RESET	R	0h	Soft Reset Status. 0 Not in reset 1 Reset is in progress Reset type: SYSRSn

### 35.7.2.4 MCANSS\_ICS Register (Offset = 6h) [Reset = 0000000h]

MCANSS\_ICS is shown in [Figure 35-28](#) and described in [Table 35-22](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Clear Shadow Register

**Figure 35-28. MCANSS\_ICS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R-0/W1C-0h

**Table 35-22. MCANSS\_ICS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R-0/W1C	0h	External Timestamp Counter Overflow Interrupt Status Clear. Reads always return a 0. 0 Write of '0' has no effect 1 Write of '1' clears the MCANSS_IRS.EXT_TS_CNTR_OVFL bit Reset type: SYSRSn

### 35.7.2.5 MCANSS\_IRS Register (Offset = 8h) [Reset = 0000000h]

MCANSS\_IRS is shown in [Figure 35-29](#) and described in [Table 35-23](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Raw Status Register

**Figure 35-29. MCANSS\_IRS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R/W1S-0h

**Table 35-23. MCANSS\_IRS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R/W1S	0h	External Timestamp Counter Overflow Interrupt Status. This bit is set by HW or by a SW write of '1'. To clear, use the MCANSS_IC.S_EXT_TS_CNTR_OVFL bit. 0 External timestamp counter has not overflowed 1 External timestamp counter has overflowed When this bit is set to '1' by HW or SW, the MCANSS_EXT_TS_UNSERVICED_INTR_CNTR.EXT_TS_INTR_CNTR bit field will increment by 1. Reset type: SYSRSn



### 35.7.2.6 MCANSS\_IECS Register (Offset = Ah) [Reset = 0000000h]

MCANSS\_IECS is shown in [Figure 35-30](#) and described in [Table 35-24](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Enable Clear Shadow Register

**Figure 35-30. MCANSS\_IECS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R-0/W1C-0h

**Table 35-24. MCANSS\_IECS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R-0/W1C	0h	External Timestamp Counter Overflow Interrupt Enable Clear. Reads always return a 0. 0 Write of '0' has no effect 1 Write of '1' clears the MCANSS_IES.EXT_TS_CNTR_OVFL bit Reset type: SYSRSn

### 35.7.2.7 MCANSS\_IE Register (Offset = Ch) [Reset = 0000000h]

MCANSS\_IE is shown in [Figure 35-31](#) and described in [Table 35-25](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Enable Register

**Figure 35-31. MCANSS\_IE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R/W1S-0h

**Table 35-25. MCANSS\_IE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R/W1S	0h	External Timestamp Counter Overflow Interrupt Enable. A write of '0' has no effect. A write of '1' sets the MCANSS_IES.EXT_TS_CNTR_OVFL bit. Reset type: SYSRSn

### 35.7.2.8 MCANSS\_IES Register (Offset = Eh) [Reset = 0000000h]

MCANSS\_IES is shown in [Figure 35-32](#) and described in [Table 35-26](#).

Return to the [Summary Table](#).

MCAN Subsystem Interrupt Enable Status

**Figure 35-32. MCANSS\_IES Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EXT_TS_CNTR _OVFL
R-0h							R-0h

**Table 35-26. MCANSS\_IES Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EXT_TS_CNTR_OVFL	R	0h	External Timestamp Counter Overflow Interrupt Enable Status. To set, use the CANSS_IE.EXT_TS_CNTR_OVFL bit. To clear, use the MCANSS_IECS.EXT_TS_CNTR_OVFL bit. 0 External timestamp counter overflow interrupt is not enabled 1 External timestamp counter overflow interrupt is enabled Reset type: SYSRSn

### 35.7.2.9 MCANSS\_EOI Register (Offset = 10h) [Reset = 00000000h]

MCANSS\_EOI is shown in [Figure 35-33](#) and described in [Table 35-27](#).

Return to the [Summary Table](#).

MCAN Subsystem End of Interrupt

**Figure 35-33. MCANSS\_EOI Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														EOI																	
R-0h														R-0/W1S-0h																	

**Table 35-27. MCANSS\_EOI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	EOI	R-0/W1S	0h	End of Interrupt. A write to this register will clear the associated interrupt. If the unserviced interrupt counter is > 1, another interrupt is generated. 0x00 External TS Interrupt is cleared 0x01 MCAN[0] interrupt is cleared 0x02 MCAN[1] interrupt is cleared Other writes are ignored. Reset type: SYSRSn

### 35.7.2.10 MCANSS\_EXT\_TS\_PRESCALER Register (Offset = 12h) [Reset = 0000000h]

MCANSS\_EXT\_TS\_PRESCALER is shown in [Figure 35-34](#) and described in [Table 35-28](#).

Return to the [Summary Table](#).

MCAN Subsystem External Timestamp Prescaler 0

**Figure 35-34. MCANSS\_EXT\_TS\_PRESCALER Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								PRESCALER																							
R-0h								R/W-0h																							

**Table 35-28. MCANSS\_EXT\_TS\_PRESCALER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-0	PRESCALER	R/W	0h	External Timestamp Prescaler Reload Value. The external timestamp count rate is the host (system) clock rate divided by this value, except in the case of 0. A zero value in this bit field will act identically to a value of 0x000001. Reset type: SYSRSn

### 35.7.2.11 MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR Register (Offset = 14h) [Reset = 0000000h]

MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR is shown in [Figure 35-35](#) and described in [Table 35-29](#).

Return to the [Summary Table](#).

MCAN Subsystem External Timestamp Unserviced Interrupts Counter

**Figure 35-35. MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				EXT_TS_INTR_CNTR			
R-0h				R-0h			

**Table 35-29. MCANSS\_EXT\_TS\_UNSERVICED\_INTR\_CNTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4-0	EXT_TS_INTR_CNTR	R	0h	External Timestamp Counter Unserviced Rollover Interrupts. If this value is > 1, an MCANSS_EOI write of '1' to bit 0 will issue another interrupt. The status of this bit field is affected by the MCANSS_IRS.EXT_TS_CNTR_OVFL bit field. Reset type: SYSRSn

### 35.7.3 MCAN\_REGS Registers

Table 35-30 lists the memory-mapped registers for the MCAN\_REGS registers. All register offset addresses not listed in Table 35-30 should be considered as reserved locations and the register contents should not be modified.

**Table 35-30. MCAN\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MCAN_CREL	MCAN Core Release Register		<a href="#">Go</a>
2h	MCAN_ENDN	MCAN Endian Register		<a href="#">Go</a>
6h	MCAN_DBTP	MCAN Data Bit Timing and Prescaler Register		<a href="#">Go</a>
8h	MCAN_TEST	MCAN Test Register		<a href="#">Go</a>
Ah	MCAN_RWD	MCAN RAM Watchdog		<a href="#">Go</a>
Ch	MCAN_CCCR	MCAN CC Control Register		<a href="#">Go</a>
Eh	MCAN_NBTP	MCAN Nominal Bit Timing and Prescaler Register		<a href="#">Go</a>
10h	MCAN_TSCC	MCAN Timestamp Counter Configuration		<a href="#">Go</a>
12h	MCAN_TSCV	MCAN Timestamp Counter Value		<a href="#">Go</a>
14h	MCAN_TOCC	MCAN Timeout Counter Configuration		<a href="#">Go</a>
16h	MCAN_TOCV	MCAN Timeout Counter Value		<a href="#">Go</a>
20h	MCAN_ECR	MCAN Error Counter Register		<a href="#">Go</a>
22h	MCAN_PSR	MCAN Protocol Status Register		<a href="#">Go</a>
24h	MCAN_TDCR	MCAN Transmitter Delay Compensation Register		<a href="#">Go</a>
28h	MCAN_IR	MCAN Interrupt Register		<a href="#">Go</a>
2Ah	MCAN_IE	MCAN Interrupt Enable		<a href="#">Go</a>
2Ch	MCAN_ILS	MCAN Interrupt Line Select		<a href="#">Go</a>
2Eh	MCAN_ILE	MCAN Interrupt Line Enable		<a href="#">Go</a>
40h	MCAN_GFC	MCAN Global Filter Configuration		<a href="#">Go</a>
42h	MCAN_SIDFC	MCAN Standard ID Filter Configuration		<a href="#">Go</a>
44h	MCAN_XIDFC	MCAN Extended ID Filter Configuration		<a href="#">Go</a>
48h	MCAN_XIDAM	MCAN Extended ID and Mask		<a href="#">Go</a>
4Ah	MCAN_HPMS	MCAN High Priority Message Status		<a href="#">Go</a>
4Ch	MCAN_NDAT1	MCAN New Data 1		<a href="#">Go</a>
4Eh	MCAN_NDAT2	MCAN New Data 2		<a href="#">Go</a>
50h	MCAN_RXF0C	MCAN Rx FIFO 0 Configuration		<a href="#">Go</a>
52h	MCAN_RXF0S	MCAN Rx FIFO 0 Status		<a href="#">Go</a>
54h	MCAN_RXF0A	MCAN Rx FIFO 0 Acknowledge		<a href="#">Go</a>
56h	MCAN_RXBC	MCAN Rx Buffer Configuration		<a href="#">Go</a>
58h	MCAN_RXF1C	MCAN Rx FIFO 1 Configuration		<a href="#">Go</a>
5Ah	MCAN_RXF1S	MCAN Rx FIFO 1 Status		<a href="#">Go</a>
5Ch	MCAN_RXF1A	MCAN Rx FIFO 1 Acknowledge		<a href="#">Go</a>
5Eh	MCAN_RXESC	MCAN Rx Buffer / FIFO Element Size Configuration		<a href="#">Go</a>
60h	MCAN_TXBC	MCAN Tx Buffer Configuration		<a href="#">Go</a>
62h	MCAN_TXFQS	MCAN Tx FIFO / Queue Status		<a href="#">Go</a>
64h	MCAN_TXESC	MCAN Tx Buffer Element Size Configuration		<a href="#">Go</a>
66h	MCAN_TXBRP	MCAN Tx Buffer Request Pending		<a href="#">Go</a>
68h	MCAN_TXBAR	MCAN Tx Buffer Add Request		<a href="#">Go</a>
6Ah	MCAN_TXBCR	MCAN Tx Buffer Cancellation Request		<a href="#">Go</a>
6Ch	MCAN_TXBTO	MCAN Tx Buffer Transmission Occurred		<a href="#">Go</a>

**Table 35-30. MCAN\_REGS Registers (continued)**

Offset	Acronym	Register Name	Write Protection	Section
6Eh	MCAN_TXBCF	MCAN Tx Buffer Cancellation Finished		<a href="#">Go</a>
70h	MCAN_TXBTIE	MCAN Tx Buffer Transmission Interrupt Enable		<a href="#">Go</a>
72h	MCAN_TXBCIE	MCAN Tx Buffer Cancellation Finished Interrupt Enable		<a href="#">Go</a>
78h	MCAN_TXEFC	MCAN Tx Event FIFO Configuration		<a href="#">Go</a>
7Ah	MCAN_TXEFS	MCAN Tx Event FIFO Status		<a href="#">Go</a>
7Ch	MCAN_TXEFA	MCAN Tx Event FIFO Acknowledge		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 35-31](#) shows the codes that are used for access types in this section.

**Table 35-31. MCAN\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
RS	R S	Read to Set
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
W1SQ	W 1S Q	Write 1 to set Qualified. A condition must be met for this operation to occur.
WQ	W Q	Write Qualified. A condition must be met for this operation to occur.
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.



### 35.7.3.1 MCAN\_CREL Register (Offset = 0h) [Reset = 32380608h]

MCAN\_CREL is shown in [Figure 35-36](#) and described in [Table 35-32](#).

Return to the [Summary Table](#).

MCAN Core Release Register

**Figure 35-36. MCAN\_CREL Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
REL				STEP				SUBSTEP				YEAR			
R-3h				R-2h				R-3h				R-8h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MON								DAY							
R-6h								R-8h							

**Table 35-32. MCAN\_CREL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	REL	R	3h	Core Release. One digit, BCD-coded. Reset type: SYSRSn
27-24	STEP	R	2h	Step of Core Release. One digit, BCD-coded. Reset type: SYSRSn
23-20	SUBSTEP	R	3h	Sub-Step of Core Release. One digit, BCD-coded. Reset type: SYSRSn
19-16	YEAR	R	8h	Time Stamp Year. One digit, BCD-coded. Reset type: SYSRSn
15-8	MON	R	6h	Time Stamp Month. Two digits, BCD-coded. Reset type: SYSRSn
7-0	DAY	R	8h	Time Stamp Day. Two digits, BCD-coded. Reset type: SYSRSn

### 35.7.3.2 MCAN\_ENDN Register (Offset = 2h) [Reset = 87654321h]

MCAN\_ENDN is shown in [Figure 35-37](#) and described in [Table 35-33](#).

Return to the [Summary Table](#).

MCAN Endian Register

**Figure 35-37. MCAN\_ENDN Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETV																															
R-87654321h																															

**Table 35-33. MCAN\_ENDN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ETV	R	87654321h	Endianess Test Value. Reading the constant value maintained in this register allows software to determine the endianness of the host CPU. Reset type: SYSRSn

### 35.7.3.3 MCAN\_DBTP Register (Offset = 6h) [Reset = 0000A33h]

MCAN\_DBTP is shown in [Figure 35-38](#) and described in [Table 35-34](#).

Return to the [Summary Table](#).

This register is only writable if bits CCCR.CCE and CCCR.INIT are set. The CAN bit time may be programmed in the range of 4 to 49 time quanta. The CAN time quantum may be programmed in the range of 1 to 32  $m\_can\_cclk$  periods.  $tq = (DBRP + 1) mtq$ .

DTSEG1 is the sum of Prop\_Seg and Phase\_Seg1. DTSEG2 is Phase\_Seg2.

Therefore the length of the bit time is (programmed values) [DTSEG1 + DTSEG2 + 3] tq or (functional values) [Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2] tq.

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

**Figure 35-38. MCAN\_DBTP Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
TDC	RESERVED			DBRP			
R/WQ-0h	R-0h			R/WQ-0h			
15	14	13	12	11	10	9	8
RESERVED			DTSEG1				
R-0h			R/WQ-Ah				
7	6	5	4	3	2	1	0
DTSEG2			DSJW				
R/WQ-3h			R/WQ-3h				

**Table 35-34. MCAN\_DBTP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23	TDC	R/WQ	0h	Transmitter Delay Compensation 0 Transmitter Delay Compensation disabled 1 Transmitter Delay Compensation enabled +1107 Reset type: SYSRSn
22-21	RESERVED	R	0h	Reserved
20-16	DBRP	R/WQ	0h	Data Bit Rate Prescaler. The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-13	RESERVED	R	0h	Reserved
12-8	DTSEG1	R/WQ	Ah	Data Time Segment Before Sample Point. Valid values are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

**Table 35-34. MCAN\_DBTP Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-4	DTSEG2	R/WQ	3h	Data Time Segment After Sample Point. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
3-0	DSJW	R/WQ	3h	Data Resynchronization Jump Width. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 35.7.3.4 MCAN\_TEST Register (Offset = 8h) [Reset = 00000X0h]

MCAN\_TEST is shown in [Figure 35-39](#) and described in [Table 35-35](#).

Return to the [Summary Table](#).

Write access to the Test Register has to be enabled by setting bit CCCR.TEST to '1'. All Test Register functions are set to their reset values when bit CCCR.TEST is reset.

Loop Back Mode and software control of the internal CAN TX pin are hardware test modes. Programming of TX != '00' may disturb the message transfer on the CAN bus.

**Figure 35-39. MCAN\_TEST Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RX	TX		LBCK	RESERVED			
R-Xh	R/WQ-0h		R/WQ-0h	R-0h			

**Table 35-35. MCAN\_TEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	RX	R	Xh	Receive Pin. Monitors the actual value of the CAN receive pin. 0 The CAN bus is dominant (CAN RX pin = '0') 1 The CAN bus is recessive (CAN RX pin = '1') Reset type: SYSRSn
6-5	TX	R/WQ	0h	Control of Transmit Pin 00 CAN TX pin controlled by the CAN Core, updated at the end of the CAN bit time 01 Sample Point can be monitored at CAN TX pin 10 Dominant ('0') level at CAN TX pin 11 Recessive ('1') at CAN TX pin Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
4	LBCK	R/WQ	0h	Loop Back Mode 0 Reset value, Loop Back Mode is disabled 1 Loop Back Mode is enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
3-0	RESERVED	R	0h	Reserved

### 35.7.3.5 MCAN\_RWD Register (Offset = Ah) [Reset = 0000000h]

MCAN\_RWD is shown in [Figure 35-40](#) and described in [Table 35-36](#).

Return to the [Summary Table](#).

MCAN RAM Watchdog

**Figure 35-40. MCAN\_RWD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																WDV						WDC									
R-0h																R-0h						R/WQ-0h									

**Table 35-36. MCAN\_RWD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-8	WDV	R	0h	Watchdog Value. Actual Message RAM Watchdog Counter Value. The RAM Watchdog monitors the READY output of the Message RAM. A Message RAM access via the MCAN's Generic Controller Interface starts the Message RAM Watchdog Counter with the value configured by the WDC field. The counter is reloaded with WDC when the Message RAM signals successful completion by activating its READY output. In case there is no response from the Message RAM until the counter has counted down to zero, the counter stops and interrupt flag MCAN_IR.WDI is set. The RAM Watchdog Counter is clocked by the host (system) clock. Reset type: SYSRSn
7-0	WDC	R/WQ	0h	Watchdog Configuration. Start value of the Message RAM Watchdog Counter. With the reset value of '00' the counter is disabled. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 35.7.3.6 MCAN\_CCCR Register (Offset = Ch) [Reset = 0000001h]

MCAN\_CCCR is shown in [Figure 35-41](#) and described in [Table 35-37](#).

Return to the [Summary Table](#).

MCAN CC Control Register

**Figure 35-41. MCAN\_CCCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
NISO	TXP	EFBI	PXHD	RESERVED		BRSE	FDOE
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R-0h		R/WQ-0h	R/WQ-0h
7	6	5	4	3	2	1	0
TEST	DAR	MON	CSR	CSA	ASM	CCE	INIT
R/W1SQ-0h	R/WQ-0h	R/W1SQ-0h	R/W-0h	R-0h	R/W1SQ-0h	R/WQ-0h	R/W-1h

**Table 35-37. MCAN\_CCCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	NISO	R/WQ	0h	Non ISO Operation. If this bit is set, the MCAN uses the CAN FD frame format as specified by the Bosch CAN FD Specification V1.0. 0 CAN FD frame format according to ISO 11898-1:2015 1 CAN FD frame format according to Bosch CAN FD Specification V1.0 Reset type: SYSRSn
14	TXP	R/WQ	0h	Transmit Pause. If this bit is set, the MCAN pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame. 0 Transmit pause disabled 1 Transmit pause enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
13	EFBI	R/WQ	0h	Edge Filtering during Bus Integration 0 Edge filtering disabled 1 Two consecutive dominant tq required to detect an edge for hard synchronization Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
12	PXHD	R/WQ	0h	Protocol Exception Handling Disable 0 Protocol exception handling enabled 1 Protocol exception handling disabled Note: When protocol exception handling is disabled, the MCAN will transmit an error frame when it detects a protocol exception condition. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
11-10	RESERVED	R	0h	Reserved

**Table 35-37. MCAN\_CCCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	BRSE	R/WQ	0h	Bit Rate Switch Enable 0 Bit rate switching for transmissions disabled 1 Bit rate switching for transmissions enabled Note: When CAN FD operation is disabled FDOE = '0', BRSE is not evaluated. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
8	FDOE	R/WQ	0h	Flexible Datarate Operation Enable 0 FD operation disabled 1 FD operation enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
7	TEST	R/W1SQ	0h	Test Mode Enable 0 Normal operation, register TEST holds reset values 1 Test Mode, write access to register TEST enabled Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
6	DAR	R/WQ	0h	Disable Automatic Retransmission 0 Automatic retransmission of messages not transmitted successfully enabled 1 Automatic retransmission disabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
5	MON	R/W1SQ	0h	Bus Monitoring Mode. Bit MON can only be set by SW when both CCE and INIT are set to '1'. The bit can be reset by SW at any time. 0 Bus Monitoring Mode is disabled 1 Bus Monitoring Mode is enabled Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
4	CSR	R/W	0h	Clock Stop Request 0 No clock stop is requested 1 Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pending transfer requests have been completed and the CAN bus reached idle. Reset type: SYSRSn
3	CSA	R	0h	Clock Stop Acknowledge 0 No clock stop acknowledged 1 MCAN may be set in power down by stopping the Host and CAN clocks Reset type: SYSRSn
2	ASM	R/W1SQ	0h	Restricted Operation Mode. Bit ASM can only be set by SW when both CCE and INIT are set to '1'. The bit can be reset by SW at any time. 0 Normal CAN operation 1 Restricted Operation Mode active Qualified Write 1 to Set is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn



**Table 35-37. MCAN\_CCCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	CCE	R/WQ	0h	Configuration Change Enable 0 The CPU has no write access to the protected configuration registers 1 The CPU has write access to the protected configuration registers (while CCCR.INIT = '1') Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
0	INIT	R/W	1h	Initialization 0 Normal Operation 1 Initialization is started Note: Due to the synchronization mechanism between the two clock domains, there may be a delay until the value written to INIT can be read back. Therefore the programmer has to assure that the previous value written to INIT has been accepted by reading INIT before setting INIT to a new value. Reset type: SYSRSn

### 35.7.3.7 MCAN\_NBTP Register (Offset = Eh) [Reset = 06000A03h]

MCAN\_NBTP is shown in [Figure 35-42](#) and described in [Table 35-38](#).

Return to the [Summary Table](#).

This register is only writable if bits CCCR.CCE and CCCR.INIT are set. The CAN bit time may be programmed in the range of 4 to 385 time quanta. The CAN time quantum may be programmed in the range of 1 to 512  $m\_can\_clk$  periods.  $tq = (NBRP + 1) mtq$ .

NTSEG1 is the sum of Prop\_Seg and Phase\_Seg1. NTSEG2 is Phase\_Seg2.

Therefore the length of the bit time is (programmed values)  $[NTSEG1 + NTSEG2 + 3] tq$  or (functional values)  $[Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2] tq$ .

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

Note: With a CAN clock of 8 MHz, the reset value of 0x06000A03 configures the MCAN for a bit rate of 500 kBit/s.

**Figure 35-42. MCAN\_NBTP Register**

31	30	29	28	27	26	25	24
NSJW							NBRP
R/WQ-3h							R/WQ-0h
23	22	21	20	19	18	17	16
NBRP							
R/WQ-0h							
15	14	13	12	11	10	9	8
NTSEG1							
R/WQ-Ah							
7	6	5	4	3	2	1	0
RESERVED	NTSEG2						
R-0h	R/WQ-3h						

**Table 35-38. MCAN\_NBTP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	NSJW	R/WQ	3h	Nominal (Re)Synchronization Jump Width. Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
24-16	NBRP	R/WQ	0h	Nominal Bit Rate Prescaler. The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Bit Rate Prescaler are 0 to 511. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-8	NTSEG1	R/WQ	Ah	Nominal Time Segment Before Sample Point. Valid values are 1 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved

**Table 35-38. MCAN\_NBTP Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6-0	NTSEG2	R/WQ	3h	Nominal Time Segment After Sample Point. Valid values are 1 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 35.7.3.8 MCAN\_TSCC Register (Offset = 10h) [Reset = 0000000h]

MCAN\_TSCC is shown in [Figure 35-43](#) and described in [Table 35-39](#).

Return to the [Summary Table](#).

MCAN Timestamp Counter Configuration

**Figure 35-43. MCAN\_TSCC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED												TCP			
R-0h												R/WQ-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													TSS		
R-0h													R/WQ-0h		

**Table 35-39. MCAN\_TSCC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	RESERVED	R	0h	Reserved
19-16	TCP	R/WQ	0h	Timestamp Counter Prescaler. Configures the timestamp and timeout counters time unit in multiples of CAN bit times. Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. Note: With CAN FD an external counter is required for timestamp generation (TSS = '10'). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-2	RESERVED	R	0h	Reserved
1-0	TSS	R/WQ	0h	Timestamp Select 00 Timestamp counter value always 0x0000 01 Timestamp counter value incremented according to TCP 10 External timestamp counter value used 11 Same as '00' Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 35.7.3.9 MCAN\_TSCV Register (Offset = 12h) [Reset = 0000000h]

MCAN\_TSCV is shown in [Figure 35-44](#) and described in [Table 35-40](#).

Return to the [Summary Table](#).

MCAN Timestamp Counter Value

**Figure 35-44. MCAN\_TSCV Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																TSC															
R-0h																R/W-0h															

**Table 35-40. MCAN\_TSCV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	TSC	R/W	0h	Timestamp Counter. The internal/external Timestamp Counter value is captured on start of frame (both Rx and Tx). When TSCC.TSS = '01', the Timestamp Counter is incremented in multiples of CAN bit times, [1...16], depending on the configuration of TSCC.TCP. A wrap around sets interrupt flag IR.TSW. Write access resets the counter to zero. When TSCC.TSS = '10', TSC reflects the External Timestamp Counter value, and a write access has no impact. Note: A 'wrap around' is a change of the Timestamp Counter value from non-zero to zero not caused by write access to MCAN_TSCV. Reset type: SYSRSn

### 35.7.3.10 MCAN\_TOCC Register (Offset = 14h) [Reset = FFFF000h]

MCAN\_TOCC is shown in [Figure 35-45](#) and described in [Table 35-41](#).

Return to the [Summary Table](#).

MCAN Timeout Counter Configuration

**Figure 35-45. MCAN\_TOCC Register**

31	30	29	28	27	26	25	24
TOP							
R/WQ-FFFFh							
23	22	21	20	19	18	17	16
TOP							
R/WQ-FFFFh							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					TOS		ETOC
R-0h					R/WQ-0h		R/WQ-0h

**Table 35-41. MCAN\_TOCC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	TOP	R/WQ	FFFFh	Timeout Period. Start value of the Timeout Counter (down-counter). Configures the Timeout Period. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-3	RESERVED	R	0h	Reserved
2-1	TOS	R/WQ	0h	Timeout Select. When operating in Continuous mode, a write to TOCV presets the counter to the value configured by TOCC.TOP and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC.TOP. Down-counting is started when the first FIFO element is stored. 00 Continuous operation 01 Timeout controlled by Tx Event FIFO 10 Timeout controlled by Rx FIFO 0 11 Timeout controlled by Rx FIFO 1 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
0	ETOC	R/WQ	0h	Enable Timeout Counter 0 Timeout Counter disabled 1 Timeout Counter enabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 35.7.3.11 MCAN\_TOCV Register (Offset = 16h) [Reset = 0000FFFFh]

MCAN\_TOCV is shown in [Figure 35-46](#) and described in [Table 35-42](#).

Return to the [Summary Table](#).

MCAN Timeout Counter Value

**Figure 35-46. MCAN\_TOCV Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																TOC															
R-0h																R/W-FFFFh															

**Table 35-42. MCAN\_TOCV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	TOC	R/W	FFFFh	Timeout Counter. The Timeout Counter is decremented in multiples of CAN bit times, [1...16], depending on the configuration of TSCC.TCP. When decremented to zero, interrupt flag IR.TOO is set and the Timeout Counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS. Reset type: SYSRSn

### 35.7.3.12 MCAN\_ECR Register (Offset = 20h) [Reset = 0000000h]

MCAN\_ECR is shown in [Figure 35-47](#) and described in [Table 35-43](#).

Return to the [Summary Table](#).

MCAN Error Counter Register

**Figure 35-47. MCAN\_ECR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								CEL							
R-0h								RC-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RP	REC						TEC								
R-0h				R-0h				R-0h							

**Table 35-43. MCAN\_ECR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	CEL	RC	0h	CAN Error Logging. The counter is incremented each time when a CAN protocol error causes the Transmit Error Counter or the Receive Error Counter to be incremented. It is reset by read access to CEL. The counter stops at 0xFF the next increment of TEC or REC sets interrupt flag IR.ELO. Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented. Reset type: SYSRSn
15	RP	R	0h	Receive Error Passive 0 The Receive Error Counter is below the error passive level of 128 1 The Receive Error Counter has reached the error passive level of 128 Reset type: SYSRSn
14-8	REC	R	0h	Receive Error Counter. Actual state of the Receive Error Counter, values between 0 and 127. Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented. Reset type: SYSRSn
7-0	TEC	R	0h	Transmit Error Counter. Actual state of the Transmit Error Counter, values between 0 and 255. Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented. Reset type: SYSRSn



### 35.7.3.13 MCAN\_PSR Register (Offset = 22h) [Reset = 0000707h]

MCAN\_PSR is shown in [Figure 35-48](#) and described in [Table 35-44](#).

Return to the [Summary Table](#).

MCAN Protocol Status Register

**Figure 35-48. MCAN\_PSR Register**

31	30	29	28	27	26	25	24	
RESERVED								
R-0h								
23	22	21	20	19	18	17	16	
RESERVED	TDCV							
R-0h				R-0h				
15	14	13	12	11	10	9	8	
RESERVED	PXE	RFDF	RBRS	RESI	DLEC			
R-0h	RC-0h	RC-0h	RC-0h	RC-0h	RS-7h			
7	6	5	4	3	2	1	0	
BO	EW	EP	ACT		LEC			
R-0h	R-0h	R-0h	R-0h		RS-7h			

**Table 35-44. MCAN\_PSR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-16	TDCV	R	0h	Transmitter Delay Compensation Value. Position of the secondary sample point, defined by the sum of the measured delay from the internal CAN TX signal to the internal CAN RX signal and TDCR.TDCO. The SSP position is, in the data phase, the number of mtq between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq. Reset type: SYSRSn
15	RESERVED	R	0h	Reserved
14	PXE	RC	0h	Protocol Exception Event 0 No protocol exception event occurred since last read access 1 Protocol exception event occurred Reset type: SYSRSn
13	RFDF	RC	0h	Received a CAN FD Message. This bit is set independent of acceptance filtering. 0 Since this bit was reset by the CPU, no CAN FD message has been received 1 Message in CAN FD format with FDF flag set has been received Reset type: SYSRSn
12	RBRS	RC	0h	BRS Flag of Last Received CAN FD Message. This bit is set together with RFDF, independent of acceptance filtering. 0 Last received CAN FD message did not have its BRS flag set 1 Last received CAN FD message had its BRS flag set Reset type: SYSRSn
11	RESI	RC	0h	ESI Flag of Last Received CAN FD Message. This bit is set together with RFDF, independent of acceptance filtering. 0 Last received CAN FD message did not have its ESI flag set 1 Last received CAN FD message had its ESI flag set Reset type: SYSRSn

**Table 35-44. MCAN\_PSR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10-8	DLEC	RS	7h	Data Phase Last Error Code. Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set. Coding is the same as for LEC. This field will be cleared to zero when a CAN FD format frame with its BRS flag set has been transferred (reception or transmission) without error. Reset type: SYSRSn
7	BO	R	0h	Bus_Off Status 0 The M_CAN is not Bus_Off 1 The M_CAN is in Bus_Off state Reset type: SYSRSn
6	EW	R	0h	Warning Status 0 Both error counters are below the Error_Warning limit of 96 1 At least one of error counter has reached the Error_Warning limit of 96 Reset type: SYSRSn
5	EP	R	0h	Error Passive 0 The M_CAN is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected 1 The M_CAN is in the Error_Passive state Reset type: SYSRSn
4-3	ACT	R	0h	Node Activity. Monitors the module's CAN communication state. 00 Synchronizing - node is synchronizing on CAN communication 01 Idle - node is neither receiver nor transmitter 10 Receiver - node is operating as receiver 11 Transmitter - node is operating as transmitter Note: ACT is set to '00' by a Protocol Exception Event. Reset type: SYSRSn

**Table 35-44. MCAN\_PSR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	LEC	RS	7h	<p>Last Error Code. The LEC indicates the type of the last error to occur on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error.</p> <p>0 No Error: No error occurred since LEC has been reset by successful reception or transmission.</p> <p>1 Stuff Error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.</p> <p>2 Form Error: A fixed format part of a received frame has the wrong format.</p> <p>3 AckError: The message transmitted by the MCAN was not acknowledged by another node.</p> <p>4 Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.</p> <p>5 Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).</p> <p>6 CRCErr: The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data.</p> <p>7 NoChange: Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows the value '7', no CAN bus event was detected since the last CPU read access to the Protocol Status Register.</p> <p>Note: When a frame in CAN FD format has reached the data phase with BRS flag set, the next CAN event (error or valid frame) will be shown in DLEC instead of LEC. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown as a Form Error, not Stuff Error.</p> <p>Note: The Bus_Off recovery sequence (see ISO 11898-1:2015) cannot be shortened by setting or resetting CCCR.INIT. If the device goes Bus_Off, it will set CCCR.INIT of its own accord, stopping all bus activities. Once CCCR.INIT has been cleared by the CPU, the device will then wait for 129 occurrences of Bus Idle (129 * 11 consecutive recessive bits) before resuming normal operation. At the end of the Bus_Off recovery sequence, the Error Management Counters will be reset. During the waiting time after the resetting of CCCR.INIT, each time a sequence of 11 recessive bits has been monitored, a Bit0Error code is written to PSR.LEC, enabling the CPU to readily check up whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the Bus_Off recovery sequence. ECR.REC is used to count these sequences.</p> <p>Reset type: SYSRSn</p>

### 35.7.3.14 MCAN\_TDCR Register (Offset = 24h) [Reset = 0000000h]

MCAN\_TDCR is shown in [Figure 35-49](#) and described in [Table 35-45](#).

Return to the [Summary Table](#).

MCAN Transmitter Delay Compensation Register

**Figure 35-49. MCAN\_TDCR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	TDCO						
R-0h	R/WQ-0h						
7	6	5	4	3	2	1	0
RESERVED	TDCF						
R-0h	R/WQ-0h						

**Table 35-45. MCAN\_TDCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved
14-8	TDCO	R/WQ	0h	Transmitter Delay Compensation Offset. Offset value defining the distance between the measured delay from the internal CAN TX signal to the internal CAN RX signal and the secondary sample point. Valid values are 0 to 127 mtq. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6-0	TDCF	R/WQ	0h	Transmitter Delay Compensation Filter Window Length. Defines the minimum value for the SSP position, dominant edges on the internal CAN RX signal that would result in an earlier SSP position are ignored for transmitter delay measurement. The feature is enabled when TDCF is configured to a value greater than TDCO. Valid values are 0 to 127 mtq. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 35.7.3.15 MCAN\_IR Register (Offset = 28h) [Reset = 80000000h]

MCAN\_IR is shown in [Figure 35-50](#) and described in [Table 35-46](#).

Return to the [Summary Table](#).

The flags are set when one of the listed conditions is detected (edge-sensitive). The flags remain set until the Host clears them. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. A hard reset will clear the register. The configuration of IE controls whether an interrupt is generated. The configuration of ILS controls on which interrupt line an interrupt is signalled.

**Figure 35-50. MCAN\_IR Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	ARA	PED	PEA	WDI	BO	EW
R-1h	R-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
23	22	21	20	19	18	17	16
EP	ELO	BEU	RESERVED	DRX	TOO	MRAF	TSW
R/W1C-0h	R/W1C-0h	R/W1C-0h	R-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
15	14	13	12	11	10	9	8
TEFL	TEFF	TEFW	TEFN	TFE	TCF	TC	HPM
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
7	6	5	4	3	2	1	0
RF1L	RF1F	RF1W	RF1N	RF0L	RF0F	RF0W	RF0N
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

**Table 35-46. MCAN\_IR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	1h	Reserved
30	RESERVED	R	0h	Reserved
29	ARA	R/W1C	0h	Access to Reserved Address 0 No access to reserved address occurred 1 Access to reserved address occurred Reset type: SYSRSn
28	PED	R/W1C	0h	Protocol Error in Data Phase (Data Bit Time is used) 0 No protocol error in data phase 1 Protocol error in data phase detected (PSR.DLEC != 0,7) Reset type: SYSRSn
27	PEA	R/W1C	0h	Protocol Error in Arbitration Phase (Nominal Bit Time is used) 0 No protocol error in arbitration phase 1 Protocol error in arbitration phase detected (PSR.LEC != 0,7) Reset type: SYSRSn
26	WDI	R/W1C	0h	Watchdog Interrupt 0 No Message RAM Watchdog event occurred 1 Message RAM Watchdog event due to missing READY Reset type: SYSRSn
25	BO	R/W1C	0h	Bus_Off Status 0 Bus_Off status unchanged 1 Bus_Off status changed Reset type: SYSRSn
24	EW	R/W1C	0h	Warning Status 0 Error_Warning status unchanged 1 Error_Warning status changed Reset type: SYSRSn

**Table 35-46. MCAN\_IR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
23	EP	R/W1C	0h	Error Passive 0 Error_Passive status unchanged 1 Error_Passive status changed Reset type: SYSRSn
22	ELO	R/W1C	0h	Error Logging Overflow 0 CAN Error Logging Counter did not overflow 1 Overflow of CAN Error Logging Counter occurred Reset type: SYSRSn
21	BEU	R/W1C	0h	Bit Error Uncorrected. Message RAM bit error detected, uncorrected. This bit is set when a double bit error is detected by the ECC aggregator attached to the Message RAM. An uncorrected Message RAM bit error sets CCCR.INIT to '1'. This is done to avoid transmission of corrupted data. 0 No bit error detected when reading from Message RAM 1 Bit error detected, uncorrected (e.g. parity logic) Reset type: SYSRSn
20	RESERVED	R	0h	Reserved
19	DRX	R/W1C	0h	Message Stored to Dedicated Rx Buffer. The flag is set whenever a received message has been stored into a dedicated Rx Buffer. 0 No Rx Buffer updated 1 At least one received message stored into an Rx Buffer Reset type: SYSRSn
18	TOO	R/W1C	0h	Timeout Occurred 0 No timeout 1 Timeout reached Reset type: SYSRSn
17	MRAF	R/W1C	0h	Message RAM Access Failure. The flag is set, when the Rx Handler: - has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx Handler starts processing of the following message. - was not able to write a message to the Message RAM. In this case message storage is aborted. In both cases the FIFO put index is not updated resp. the New Data flag for a dedicated Rx Buffer is not set, a partly stored message is overwritten when the next message is stored to this location. The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the MCAN is switched into Restricted Operation Mode. To leave Restricted Operation Mode, the Host CPU has to reset CCCR.ASM. 0 No Message RAM access failure occurred 1 Message RAM access failure occurred Reset type: SYSRSn
16	TSW	R/W1C	0h	Timestamp Wraparound 0 No timestamp counter wrap-around 1 Timestamp counter wrapped around Reset type: SYSRSn
15	TEFL	R/W1C	0h	Tx Event FIFO Element Lost 0 No Tx Event FIFO element lost 1 Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero Reset type: SYSRSn
14	TEFF	R/W1C	0h	Tx Event FIFO Full 0 Tx Event FIFO not full 1 Tx Event FIFO full Reset type: SYSRSn

**Table 35-46. MCAN\_IR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
13	TEFW	R/W1C	0h	Tx Event FIFO Watermark Reached 0 Tx Event FIFO fill level below watermark 1 Tx Event FIFO fill level reached watermark Reset type: SYSRSn
12	TEFN	R/W1C	0h	Tx Event FIFO New Entry 0 Tx Event FIFO unchanged 1 Tx Handler wrote Tx Event FIFO element Reset type: SYSRSn
11	TFE	R/W1C	0h	Tx FIFO Empty 0 Tx FIFO non-empty 1 Tx FIFO empty Reset type: SYSRSn
10	TCF	R/W1C	0h	Transmission Cancellation Finished 0 No transmission cancellation finished 1 Transmission cancellation finished Reset type: SYSRSn
9	TC	R/W1C	0h	Transmission Completed 0 No transmission completed 1 Transmission completed Reset type: SYSRSn
8	HPM	R/W1C	0h	High Priority Message 0 No high priority message received 1 High priority message received Reset type: SYSRSn
7	RF1L	R/W1C	0h	Rx FIFO 1 Message Lost 0 No Rx FIFO 1 message lost 1 Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero Reset type: SYSRSn
6	RF1F	R/W1C	0h	Rx FIFO 1 Full 0 Rx FIFO 1 not full 1 Rx FIFO 1 full Reset type: SYSRSn
5	RF1W	R/W1C	0h	Rx FIFO 1 Watermark Reached 0 Rx FIFO 1 fill level below watermark 1 Rx FIFO 1 fill level reached watermark Reset type: SYSRSn
4	RF1N	R/W1C	0h	Rx FIFO 1 New Message 0 No new message written to Rx FIFO 1 1 New message written to Rx FIFO 1 Reset type: SYSRSn
3	RF0L	R/W1C	0h	Rx FIFO 0 Message Lost 0 No Rx FIFO 0 message lost 1 Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero Reset type: SYSRSn
2	RF0F	R/W1C	0h	Rx FIFO 0 Full 0 Rx FIFO 0 not full 1 Rx FIFO 0 full Reset type: SYSRSn
1	RF0W	R/W1C	0h	Rx FIFO 0 Watermark Reached 0 Rx FIFO 0 fill level below watermark 1 Rx FIFO 0 fill level reached watermark Reset type: SYSRSn

**Table 35-46. MCAN\_IR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RF0N	R/W1C	0h	Rx FIFO 0 New Message 0 No new message written to Rx FIFO 0 1 New message written to Rx FIFO 0 Reset type: SYSRSn



### 35.7.3.16 MCAN\_IE Register (Offset = 2Ah) [Reset = 0000000h]

MCAN\_IE is shown in [Figure 35-51](#) and described in [Table 35-47](#).

Return to the [Summary Table](#).

MCAN Interrupt Enable

**Figure 35-51. MCAN\_IE Register**

31	30	29	28	27	26	25	24
RESERVED		ARAE	PEDE	PEAE	WDIE	BOE	EWE
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
EPE	ELOE	BEUE	BECE	DRXE	TOOE	MRAFE	TSWE
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
TEFLE	TEFFE	TEFWE	TEFNE	TFEE	TCFE	TCE	HPME
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RF1LE	RF1FE	RF1WE	RF1NE	RF0LE	RF0FE	RF0WE	RF0NE
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 35-47. MCAN\_IE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R	0h	Reserved
29	ARAE	R/W	0h	Access to Reserved Address Enable Reset type: SYSRSn
28	PEDE	R/W	0h	Protocol Error in Data Phase Enable Reset type: SYSRSn
27	PEAE	R/W	0h	Protocol Error in Arbitration Phase Enable Reset type: SYSRSn
26	WDIE	R/W	0h	Watchdog Interrupt Enable Reset type: SYSRSn
25	BOE	R/W	0h	Bus_Off Status Enable Reset type: SYSRSn
24	EWE	R/W	0h	Warning Status Enable Reset type: SYSRSn
23	EPE	R/W	0h	Error Passive Enable Reset type: SYSRSn
22	ELOE	R/W	0h	Error Logging Overflow Enable Reset type: SYSRSn
21	BEUE	R/W	0h	Bit Error Uncorrected Enable Reset type: SYSRSn
20	BECE	R/W	0h	Bit Error Corrected Enable A separate interrupt line reserved for corrected bit errors is provided via the MCAN_ERROR_REGS. It is advised for the user to use these registers and leave this bit cleared to '0'. Reset type: SYSRSn
19	DRXE	R/W	0h	Message Stored to Dedicated Rx Buffer Enable Reset type: SYSRSn
18	TOOE	R/W	0h	Timeout Occurred Enable Reset type: SYSRSn

**Table 35-47. MCAN\_IE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
17	MRAFE	R/W	0h	Message RAM Access Failure Enable Reset type: SYSRSn
16	TSWE	R/W	0h	Timestamp Wraparound Enable Reset type: SYSRSn
15	TEFLE	R/W	0h	Tx Event FIFO Element Lost Enable Reset type: SYSRSn
14	TEFFE	R/W	0h	Tx Event FIFO Full Enable Reset type: SYSRSn
13	TEFWE	R/W	0h	Tx Event FIFO Watermark Reached Enable Reset type: SYSRSn
12	TEFNE	R/W	0h	Tx Event FIFO New Entry Enable Reset type: SYSRSn
11	TFEE	R/W	0h	Tx FIFO Empty Enable Reset type: SYSRSn
10	TCFE	R/W	0h	Transmission Cancellation Finished Enable Reset type: SYSRSn
9	TCE	R/W	0h	Transmission Completed Enable Reset type: SYSRSn
8	HPME	R/W	0h	High Priority Message Enable Reset type: SYSRSn
7	RF1LE	R/W	0h	Rx FIFO 1 Message Lost Enable Reset type: SYSRSn
6	RF1FE	R/W	0h	Rx FIFO 1 Full Enable Reset type: SYSRSn
5	RF1WE	R/W	0h	Rx FIFO 1 Watermark Reached Enable Reset type: SYSRSn
4	RF1NE	R/W	0h	Rx FIFO 1 New Message Enable Reset type: SYSRSn
3	RF0LE	R/W	0h	Rx FIFO 0 Message Lost Enable Reset type: SYSRSn
2	RF0FE	R/W	0h	Rx FIFO 0 Full Enable Reset type: SYSRSn
1	RF0WE	R/W	0h	Rx FIFO 0 Watermark Reached Enable Reset type: SYSRSn
0	RF0NE	R/W	0h	Rx FIFO 0 New Message Enable Reset type: SYSRSn

### 35.7.3.17 MCAN\_ILS Register (Offset = 2Ch) [Reset = 0000000h]

MCAN\_ILS is shown in [Figure 35-52](#) and described in [Table 35-48](#).

Return to the [Summary Table](#).

The Interrupt Line Select register assigns an interrupt generated by a specific interrupt flag from the Interrupt Register to one of the two module interrupt lines. For interrupt generation the respective interrupt line has to be enabled via ILE.EINT0 and ILE.EINT1.

**Figure 35-52. MCAN\_ILS Register**

31	30	29	28	27	26	25	24
RESERVED		ARAL	PEDL	PEAL	WDIL	BOL	EWL
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
EPL	ELOL	BEUL	BECL	DRXL	TOOL	MRAFL	TSWL
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
TEFLL	TEFFL	TEFWL	TEFNL	TFEL	TCFL	TCL	HPML
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RF1LL	RF1FL	RF1WL	RF1NL	RF0LL	RF0FL	RF0WL	RF0NL
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 35-48. MCAN\_ILS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R	0h	Reserved
29	ARAL	R/W	0h	Access to Reserved Address Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
28	PEDL	R/W	0h	Protocol Error in Data Phase Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
27	PEAL	R/W	0h	Protocol Error in Arbitration Phase Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
26	WDIL	R/W	0h	Watchdog Interrupt Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
25	BOL	R/W	0h	Bus_Off Status Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
24	EWL	R/W	0h	Warning Status Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
23	EPL	R/W	0h	Error Passive Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn

**Table 35-48. MCAN\_ILS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
22	ELOL	R/W	0h	Error Logging Overflow Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
21	BEUL	R/W	0h	Bit Error Uncorrected Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
20	BECL	R/W	0h	Bit Error Corrected Line A separate interrupt line reserved for corrected bit errors is provided via the MCAN_ERROR_REGS. It is advised for the user to use these registers and leave the MCAN_IE.BECE bit cleared to '0' (disabled), thereby relegating this bit to not applicable. Reset type: SYSRSn
19	DRXL	R/W	0h	Message Stored to Dedicated Rx Buffer Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
18	TOOL	R/W	0h	Timeout Occurred Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
17	MRAFL	R/W	0h	Message RAM Access Failure Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
16	TSWL	R/W	0h	Timestamp Wraparound Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
15	TEFLL	R/W	0h	Tx Event FIFO Element Lost Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
14	TEFFL	R/W	0h	Tx Event FIFO Full Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
13	TEFWL	R/W	0h	Tx Event FIFO Watermark Reached Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
12	TEFNL	R/W	0h	Tx Event FIFO New Entry Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
11	TFEL	R/W	0h	Tx FIFO Empty Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
10	TCFL	R/W	0h	Transmission Cancellation Finished Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn

**Table 35-48. MCAN\_ILS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	TCL	R/W	0h	Transmission Completed Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
8	HPML	R/W	0h	High Priority Message Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
7	RF1LL	R/W	0h	Rx FIFO 1 Message Lost Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
6	RF1FL	R/W	0h	Rx FIFO 1 Full Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
5	RF1WL	R/W	0h	Rx FIFO 1 Watermark Reached Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
4	RF1NL	R/W	0h	Rx FIFO 1 New Message Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
3	RF0LL	R/W	0h	Rx FIFO 0 Message Lost Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
2	RF0FL	R/W	0h	Rx FIFO 0 Full Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
1	RF0WL	R/W	0h	Rx FIFO 0 Watermark Reached Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn
0	RF0NL	R/W	0h	Rx FIFO 0 New Message Line 0 Interrupt source is assigned to Interrupt Line 0 1 Interrupt source is assigned to Interrupt Line 1 Reset type: SYSRSn

### 35.7.3.18 MCAN\_ILE Register (Offset = 2Eh) [Reset = 0000000h]

MCAN\_ILE is shown in [Figure 35-53](#) and described in [Table 35-49](#).

Return to the [Summary Table](#).

MCAN Interrupt Line Enable

**Figure 35-53. MCAN\_ILE Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						EINT1	EINT0
R-0h						R/W-0h	R/W-0h

**Table 35-49. MCAN\_ILE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	EINT1	R/W	0h	Enable Interrupt Line 1 0 Interrupt Line 1 is disabled 1 Interrupt Line 1 is enabled Reset type: SYSRSn
0	EINT0	R/W	0h	Enable Interrupt Line 0 0 Interrupt Line 0 is disabled 1 Interrupt Line 0 is enabled Reset type: SYSRSn

### 35.7.3.19 MCAN\_GFC Register (Offset = 40h) [Reset = 0000000h]

MCAN\_GFC is shown in [Figure 35-54](#) and described in [Table 35-50](#).

Return to the [Summary Table](#).

MCAN Global Filter Configuration

**Figure 35-54. MCAN\_GFC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED		ANFS		ANFE		RRFS	RRFE
R-0h		R/WQ-0h		R/WQ-0h		R/WQ-0h	R/WQ-0h

**Table 35-50. MCAN\_GFC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5-4	ANFS	R/WQ	0h	Accept Non-matching Frames Standard. Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. 00 Accept in Rx FIFO 0 01 Accept in Rx FIFO 1 10 Reject 11 Reject Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
3-2	ANFE	R/WQ	0h	Accept Non-matching Frames Extended. Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. 00 Accept in Rx FIFO 0 01 Accept in Rx FIFO 1 10 Reject 11 Reject Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
1	RRFS	R/WQ	0h	Reject Remote Frames Standard 0 Filter remote frames with 11-bit standard IDs 1 Reject all remote frames with 11-bit standard IDs Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
0	RRFE	R/WQ	0h	Reject Remote Frames Extended 0 Filter remote frames with 29-bit extended IDs 1 Reject all remote frames with 29-bit extended IDs Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 35.7.3.20 MCAN\_SIDFC Register (Offset = 42h) [Reset = 0000000h]

MCAN\_SIDFC is shown in [Figure 35-55](#) and described in [Table 35-51](#).

Return to the [Summary Table](#).

MCAN Standard ID Filter Configuration

**Figure 35-55. MCAN\_SIDFC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
LSS							
R/WQ-0h							
15	14	13	12	11	10	9	8
FLSSA							
R/WQ-0h							
7	6	5	4	3	2	1	0
FLSSA						RESERVED	
R/WQ-0h						R-0h	

**Table 35-51. MCAN\_SIDFC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	LSS	R/WQ	0h	List Size Standard 0 No standard Message ID filter 1-128 Number of standard Message ID filter elements >128 Values greater than 128 are interpreted as 128 Reset type: SYSRSn
15-2	FLSSA	R/WQ	0h	Filter List Standard Start Address. Start address of standard Message ID filter list (32-bit word address). Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved



### 35.7.3.21 MCAN\_XIDFC Register (Offset = 44h) [Reset = 0000000h]

MCAN\_XIDFC is shown in [Figure 35-56](#) and described in [Table 35-52](#).

Return to the [Summary Table](#).

MCAN Extended ID Filter Configuration

**Figure 35-56. MCAN\_XIDFC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED	LSE						
R-0h				R/WQ-0h			
15	14	13	12	11	10	9	8
FLESA							
R/WQ-0h							
7	6	5	4	3	2	1	0
FLESA						RESERVED	
R/WQ-0h						R-0h	

**Table 35-52. MCAN\_XIDFC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22-16	LSE	R/WQ	0h	List Size Extended 0 No extended Message ID filter 1-64 Number of extended Message ID filter elements >64 Values greater than 64 are interpreted as 64 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-2	FLESA	R/WQ	0h	Filter List Extended Start Address. Start address of extended Message ID filter list (32-bit word address). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 35.7.3.22 MCAN\_XIDAM Register (Offset = 48h) [Reset = 1FFFFFFh]

MCAN\_XIDAM is shown in [Figure 35-57](#) and described in [Table 35-53](#).

Return to the [Summary Table](#).

MCAN Extended ID and Mask

**Figure 35-57. MCAN\_XIDAM Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED			EIDM												
R-0h			R/WQ-1FFFFFFh												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EIDM															
R/WQ-1FFFFFFh															

**Table 35-53. MCAN\_XIDAM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-29	RESERVED	R	0h	Reserved
28-0	EIDM	R/WQ	1FFFFFFh	Extended ID Mask. For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

### 35.7.3.23 MCAN\_HPMS Register (Offset = 4Ah) [Reset = 0000000h]

MCAN\_HPMS is shown in [Figure 35-58](#) and described in [Table 35-54](#).

Return to the [Summary Table](#).

This register is updated every time a Message ID filter element configured to generate a priority event matches. This can be used to monitor the status of incoming high priority messages and to enable fast access to these messages.

**Figure 35-58. MCAN\_HPMS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
FLST				FIDX			
R-0h				R-0h			
7	6	5	4	3	2	1	0
MSI			BIDX				
R-0h			R-0h				

**Table 35-54. MCAN\_HPMS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	FLST	R	0h	Filter List. Indicates the filter list of the matching filter element. 0 Standard Filter List 1 Extended Filter List Reset type: SYSRSn
14-8	FIDX	R	0h	Filter Index. Index of matching filter element. Range is 0 to SIDFC.LSS - 1 resp. XIDFC.LSE - 1. Reset type: SYSRSn
7-6	MSI	R	0h	Message Storage Indicator 00 No FIFO selected 01 FIFO message lost 10 Message stored in FIFO 0 11 Message stored in FIFO 1 Reset type: SYSRSn
5-0	BIDX	R	0h	Buffer Index. Index of Rx FIFO element to which the message was stored. Only valid when MSI[1] = '1'. Reset type: SYSRSn

### 35.7.3.24 MCAN\_NDAT1 Register (Offset = 4Ch) [Reset = 0000000h]

MCAN\_NDAT1 is shown in [Figure 35-59](#) and described in [Table 35-55](#).

Return to the [Summary Table](#).

MCAN New Data 1

**Figure 35-59. MCAN\_NDAT1 Register**

31	30	29	28	27	26	25	24
ND31	ND30	ND29	ND28	ND27	ND26	ND25	ND24
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
23	22	21	20	19	18	17	16
ND23	ND22	ND21	ND20	ND19	ND18	ND17	ND16
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
15	14	13	12	11	10	9	8
ND15	ND14	ND13	ND12	ND11	ND10	ND9	ND8
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
7	6	5	4	3	2	1	0
ND7	ND6	ND5	ND4	ND3	ND2	ND1	ND0
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

**Table 35-55. MCAN\_NDAT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ND31	R/W1C	0h	New Data RX Buffer 31 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
30	ND30	R/W1C	0h	New Data RX Buffer 30 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
29	ND29	R/W1C	0h	New Data RX Buffer 29 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
28	ND28	R/W1C	0h	New Data RX Buffer 28 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
27	ND27	R/W1C	0h	New Data RX Buffer 27 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
26	ND26	R/W1C	0h	New Data RX Buffer 26 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
25	ND25	R/W1C	0h	New Data RX Buffer 25 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

**Table 35-55. MCAN\_NDAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	ND24	R/W1C	0h	New Data RX Buffer 24 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
23	ND23	R/W1C	0h	New Data RX Buffer 23 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
22	ND22	R/W1C	0h	New Data RX Buffer 22 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
21	ND21	R/W1C	0h	New Data RX Buffer 21 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
20	ND20	R/W1C	0h	New Data RX Buffer 20 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
19	ND19	R/W1C	0h	New Data RX Buffer 19 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
18	ND18	R/W1C	0h	New Data RX Buffer 18 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
17	ND17	R/W1C	0h	New Data RX Buffer 17 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
16	ND16	R/W1C	0h	New Data RX Buffer 16 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
15	ND15	R/W1C	0h	New Data RX Buffer 15 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
14	ND14	R/W1C	0h	New Data RX Buffer 14 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
13	ND13	R/W1C	0h	New Data RX Buffer 13 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
12	ND12	R/W1C	0h	New Data RX Buffer 12 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
11	ND11	R/W1C	0h	New Data RX Buffer 11 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

**Table 35-55. MCAN\_NDAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	ND10	R/W1C	0h	New Data RX Buffer 10 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
9	ND9	R/W1C	0h	New Data RX Buffer 9 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
8	ND8	R/W1C	0h	New Data RX Buffer 8 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
7	ND7	R/W1C	0h	New Data RX Buffer 7 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
6	ND6	R/W1C	0h	New Data RX Buffer 6 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
5	ND5	R/W1C	0h	New Data RX Buffer 5 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
4	ND4	R/W1C	0h	New Data RX Buffer 4 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
3	ND3	R/W1C	0h	New Data RX Buffer 3 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
2	ND2	R/W1C	0h	New Data RX Buffer 2 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
1	ND1	R/W1C	0h	New Data RX Buffer 1 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
0	ND0	R/W1C	0h	New Data RX Buffer 0 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

### 35.7.3.25 MCAN\_NDAT2 Register (Offset = 4Eh) [Reset = 0000000h]

MCAN\_NDAT2 is shown in [Figure 35-60](#) and described in [Table 35-56](#).

Return to the [Summary Table](#).

MCAN New Data 2

**Figure 35-60. MCAN\_NDAT2 Register**

31	30	29	28	27	26	25	24
ND63	ND62	ND61	ND60	ND59	ND58	ND57	ND56
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
23	22	21	20	19	18	17	16
ND55	ND54	ND53	ND52	ND51	ND50	ND49	ND48
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
15	14	13	12	11	10	9	8
ND47	ND46	ND45	ND44	ND43	ND42	ND41	ND40
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
7	6	5	4	3	2	1	0
ND39	ND38	ND37	ND36	ND35	ND34	ND33	ND32
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

**Table 35-56. MCAN\_NDAT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ND63	R/W1C	0h	New Data RX Buffer 63 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
30	ND62	R/W1C	0h	New Data RX Buffer 62 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
29	ND61	R/W1C	0h	New Data RX Buffer 61 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
28	ND60	R/W1C	0h	New Data RX Buffer 60 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
27	ND59	R/W1C	0h	New Data RX Buffer 59 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
26	ND58	R/W1C	0h	New Data RX Buffer 58 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
25	ND57	R/W1C	0h	New Data RX Buffer 57 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

**Table 35-56. MCAN\_NDAT2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	ND56	R/W1C	0h	New Data RX Buffer 56 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
23	ND55	R/W1C	0h	New Data RX Buffer 55 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
22	ND54	R/W1C	0h	New Data RX Buffer 54 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
21	ND53	R/W1C	0h	New Data RX Buffer 53 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
20	ND52	R/W1C	0h	New Data RX Buffer 52 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
19	ND51	R/W1C	0h	New Data RX Buffer 51 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
18	ND50	R/W1C	0h	New Data RX Buffer 50 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
17	ND49	R/W1C	0h	New Data RX Buffer 49 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
16	ND48	R/W1C	0h	New Data RX Buffer 48 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
15	ND47	R/W1C	0h	New Data RX Buffer 47 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
14	ND46	R/W1C	0h	New Data RX Buffer 46 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
13	ND45	R/W1C	0h	New Data RX Buffer 45 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
12	ND44	R/W1C	0h	New Data RX Buffer 44 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
11	ND43	R/W1C	0h	New Data RX Buffer 43 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn



**Table 35-56. MCAN\_NDAT2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	ND42	R/W1C	0h	New Data RX Buffer 42 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
9	ND41	R/W1C	0h	New Data RX Buffer 41 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
8	ND40	R/W1C	0h	New Data RX Buffer 40 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
7	ND39	R/W1C	0h	New Data RX Buffer 39 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
6	ND38	R/W1C	0h	New Data RX Buffer 38 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
5	ND37	R/W1C	0h	New Data RX Buffer 37 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
4	ND36	R/W1C	0h	New Data RX Buffer 36 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
3	ND35	R/W1C	0h	New Data RX Buffer 35 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
2	ND34	R/W1C	0h	New Data RX Buffer 34 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
1	ND33	R/W1C	0h	New Data RX Buffer 33 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn
0	ND32	R/W1C	0h	New Data RX Buffer 32 0 Rx Buffer not updated 1 Rx Buffer updated from new message Reset type: SYSRSn

### 35.7.3.26 MCAN\_RXF0C Register (Offset = 50h) [Reset = 0000000h]

MCAN\_RXF0C is shown in [Figure 35-61](#) and described in [Table 35-57](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 0 Configuration

**Figure 35-61. MCAN\_RXF0C Register**

31	30	29	28	27	26	25	24
F0OM		F0WM					
R/WQ-0h				R/WQ-0h			
23	22	21	20	19	18	17	16
RESERVED		F0S					
R-0h				R/WQ-0h			
15	14	13	12	11	10	9	8
F0SA							
R/WQ-0h							
7	6	5	4	3	2	1	0
F0SA						RESERVED	
R/WQ-0h						R-0h	

**Table 35-57. MCAN\_RXF0C Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	F0OM	R/WQ	0h	FIFO 0 Operation Mode. FIFO 0 can be operated in blocking or in overwrite mode. 0 FIFO 0 blocking mode 1 FIFO 0 overwrite mode Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
30-24	F0WM	R/WQ	0h	Rx FIFO 0 Watermark 0 Watermark interrupt disabled 1-64 Level for Rx FIFO 0 watermark interrupt (IR.RF0W) >64 Watermark interrupt disabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
23	RESERVED	R	0h	Reserved
22-16	F0S	R/WQ	0h	Rx FIFO 0 Size. The Rx FIFO 0 elements are indexed from 0 to F0S-1. 0 No Rx FIFO 0 1-64 Number of Rx FIFO 0 elements >64 Values greater than 64 are interpreted as 64 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-2	F0SA	R/WQ	0h	Rx FIFO 0 Start Address. Start address of Rx FIFO 0 in Message RAM (32-bit word address). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 35.7.3.27 MCAN\_RXF0S Register (Offset = 52h) [Reset = 0000000h]

MCAN\_RXF0S is shown in [Figure 35-62](#) and described in [Table 35-58](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 0 Status

**Figure 35-62. MCAN\_RXF0S Register**

31	30	29	28	27	26	25	24
RESERVED						RF0L	F0F
R-0h						R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED				F0PI			
R-0h				R-0h			
15	14	13	12	11	10	9	8
RESERVED				F0GI			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED				F0FL			
R-0h				R-0h			

**Table 35-58. MCAN\_RXF0S Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	RF0L	R	0h	Rx FIFO 0 Message Lost. This bit is a copy of interrupt flag IR.RF0L. When IR.RF0L is reset, this bit is also reset. 0 No Rx FIFO 0 message lost 1 Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero Note: Overwriting the oldest message when RXF0C.F0OM = '1' will not set this flag. Reset type: SYSRSn
24	F0F	R	0h	Rx FIFO 0 Full 0 Rx FIFO 0 not full 1 Rx FIFO 0 full Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21-16	F0PI	R	0h	Rx FIFO 0 Put Index. Rx FIFO 0 write index pointer, range 0 to 63. Reset type: SYSRSn
15-14	RESERVED	R	0h	Reserved
13-8	F0GI	R	0h	Rx FIFO 0 Get Index. Rx FIFO 0 read index pointer, range 0 to 63. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6-0	F0FL	R	0h	Rx FIFO 0 Fill Level. Number of elements stored in Rx FIFO 0, range 0 to 64. Reset type: SYSRSn

### 35.7.3.28 MCAN\_RXF0A Register (Offset = 54h) [Reset = 0000000h]

MCAN\_RXF0A is shown in [Figure 35-63](#) and described in [Table 35-59](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 0 Acknowledge

**Figure 35-63. MCAN\_RXF0A Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																										F0AI					
R-0h																										R/W-0h					

**Table 35-59. MCAN\_RXF0A Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5-0	F0AI	R/W	0h	Rx FIFO 0 Acknowledge Index. After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI. This will set the Rx FIFO 0 Get Index RXF0S.F0GI to F0AI + 1 and update the FIFO 0 Fill Level RXF0S.F0FL. Reset type: SYSRSn

### 35.7.3.29 MCAN\_RXBC Register (Offset = 56h) [Reset = 0000000h]

MCAN\_RXBC is shown in [Figure 35-64](#) and described in [Table 35-60](#).

Return to the [Summary Table](#).

MCAN Rx Buffer Configuration

**Figure 35-64. MCAN\_RXBC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RBSA							
R/WQ-0h							
7	6	5	4	3	2	1	0
RBSA						RESERVED	
R/WQ-0h						R-0h	

**Table 35-60. MCAN\_RXBC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-2	RBSA	R/WQ	0h	Rx Buffer Start Address. Configures the start address of the Rx Buffers section in the Message RAM (32-bit word address). +I466 Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 35.7.3.30 MCAN\_RXF1C Register (Offset = 58h) [Reset = 0000000h]

MCAN\_RXF1C is shown in [Figure 35-65](#) and described in [Table 35-61](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 1 Configuration

**Figure 35-65. MCAN\_RXF1C Register**

31	30	29	28	27	26	25	24
F1OM		F1WM					
R/WQ-0h		R/WQ-0h					
23	22	21	20	19	18	17	16
RESERVED		F1S					
R-0h		R/WQ-0h					
15	14	13	12	11	10	9	8
F1SA							
R/WQ-0h							
7	6	5	4	3	2	1	0
F1SA						RESERVED	
R/WQ-0h						R-0h	

**Table 35-61. MCAN\_RXF1C Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	F1OM	R/WQ	0h	FIFO 1 Operation Mode. FIFO 1 can be operated in blocking or in overwrite mode. 0 FIFO 1 blocking mode 1 FIFO 1 overwrite mode Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
30-24	F1WM	R/WQ	0h	Rx FIFO 1 Watermark 0 Watermark interrupt disabled 1-64 Level for Rx FIFO 1 watermark interrupt (IR.RF1W) >64 Watermark interrupt disabled Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
23	RESERVED	R	0h	Reserved
22-16	F1S	R/WQ	0h	Rx FIFO 1 Size. The Rx FIFO 1 elements are indexed from 0 to F1S - 1. 0 No Rx FIFO 1 1-64 Number of Rx FIFO 1 elements >64 Values greater than 64 are interpreted as 64 Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
15-2	F1SA	R/WQ	0h	Rx FIFO 1 Start Address Start address of Rx FIFO 1 in Message RAM (32-bit word address). Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 35.7.3.31 MCAN\_RXF1S Register (Offset = 5Ah) [Reset = 0000000h]

MCAN\_RXF1S is shown in [Figure 35-66](#) and described in [Table 35-62](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 1 Status

**Figure 35-66. MCAN\_RXF1S Register**

31	30	29	28	27	26	25	24
DMS		RESERVED				RF1L	F1F
R-0h		R-0h				R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED		F1PI					
R-0h		R-0h					
15	14	13	12	11	10	9	8
RESERVED		F1GI					
R-0h		R-0h					
7	6	5	4	3	2	1	0
RESERVED		F1FL					
R-0h		R-0h					

**Table 35-62. MCAN\_RXF1S Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	DMS	R	0h	Debug Message Status 00 Idle state, wait for reception of debug messages, DMA request is cleared 01 Debug message A received 10 Debug messages A, B received 11 Debug messages A, B, C received, DMA request is set Reset type: SYSRSn
29-26	RESERVED	R	0h	Reserved
25	RF1L	R	0h	Rx FIFO 1 Message Lost. This bit is a copy of interrupt flag IR.RF1L. When IR.RF1L is reset, this bit is also reset. 0 No Rx FIFO 1 message lost 1 Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero Note: Overwriting the oldest message when RXF1C.F1OM = '1' will not set this flag. Reset type: SYSRSn
24	F1F	R	0h	Rx FIFO 1 Full 0 Rx FIFO 1 not full 1 Rx FIFO 1 full Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21-16	F1PI	R	0h	Rx FIFO 1 Put Index. Rx FIFO 1 write index pointer, range 0 to 63. Reset type: SYSRSn
15-14	RESERVED	R	0h	Reserved
13-8	F1GI	R	0h	Rx FIFO 1 Get Index. Rx FIFO 1 read index pointer, range 0 to 63. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved
6-0	F1FL	R	0h	Rx FIFO 1 Fill Level. Number of elements stored in Rx FIFO 1, range 0 to 64. Reset type: SYSRSn

### 35.7.3.32 MCAN\_RXF1A Register (Offset = 5Ch) [Reset = 0000000h]

MCAN\_RXF1A is shown in [Figure 35-67](#) and described in [Table 35-63](#).

Return to the [Summary Table](#).

MCAN Rx FIFO 1 Acknowledge

**Figure 35-67. MCAN\_RXF1A Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																										F1AI					
R-0h																										R/W-0h					

**Table 35-63. MCAN\_RXF1A Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5-0	F1AI	R/W	0h	Rx FIFO 1 Acknowledge Index. After the Host has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to F1AI. This will set the Rx FIFO 1 Get Index RXF1S.F1GI to F1AI + 1 and update the FIFO 1 Fill Level RXF1S.F1FL. Reset type: SYSRSn



### 35.7.3.33 MCAN\_RXESC Register (Offset = 5Eh) [Reset = 0000000h]

MCAN\_RXESC is shown in [Figure 35-68](#) and described in [Table 35-64](#).

Return to the [Summary Table](#).

Configures the number of data bytes belonging to an Rx Buffer / Rx FIFO element. Data field sizes >8 bytes are intended for CAN FD operation only.

**Figure 35-68. MCAN\_RXESC Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED					RBDS		
R-0h					R/WQ-0h		
7	6	5	4	3	2	1	0
RESERVED	F1DS			RESERVED	F0DS		
R-0h	R/WQ-0h			R-0h	R/WQ-0h		

**Table 35-64. MCAN\_RXESC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-11	RESERVED	R	0h	Reserved
10-8	RBDS	R/WQ	0h	Rx Buffer Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
7	RESERVED	R	0h	Reserved

**Table 35-64. MCAN\_RXESC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6-4	F1DS	R/WQ	0h	<p>Rx FIFO 1 Data Field Size</p> <p>000 8 byte data field  001 12 byte data field  010 16 byte data field  011 20 byte data field  100 24 byte data field  101 32 byte data field  110 48 byte data field  111 64 byte data field</p> <p>Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored.</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p>
3	RESERVED	R	0h	Reserved
2-0	F0DS	R/WQ	0h	<p>Rx FIFO 0 Data Field Size</p> <p>000 8 byte data field  001 12 byte data field  010 16 byte data field  011 20 byte data field  100 24 byte data field  101 32 byte data field  110 48 byte data field  111 64 byte data field</p> <p>Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC are stored to the Rx Buffer resp. Rx FIFO element. The rest of the frame's data field is ignored.</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p>

### 35.7.3.34 MCAN\_TXBC Register (Offset = 60h) [Reset = 0000000h]

MCAN\_TXBC is shown in [Figure 35-69](#) and described in [Table 35-65](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Configuration

**Figure 35-69. MCAN\_TXBC Register**

31	30	29	28	27	26	25	24
RESERVED	TFQM	TFQS					
R-0h	R/WQ-0h	R/WQ-0h					
23	22	21	20	19	18	17	16
RESERVED		NDTB					
R-0h		R/WQ-0h					
15	14	13	12	11	10	9	8
TBSA							
R/WQ-0h							
7	6	5	4	3	2	1	0
TBSA						RESERVED	
R/WQ-0h						R-0h	

**Table 35-65. MCAN\_TXBC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30	TFQM	R/WQ	0h	Tx FIFO/Queue Mode 0 Tx FIFO operation 1 Tx Queue operation Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
29-24	TFQS	R/WQ	0h	Transmit FIFO/Queue Size 0 No Tx FIFO/Queue 1-32 Number of Tx Buffers used for Tx FIFO/Queue >32 Values greater than 32 are interpreted as 32 Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21-16	NDTB	R/WQ	0h	Number of Dedicated Transmit Buffers 0 No Dedicated Tx Buffers 1-32 Number of Dedicated Tx Buffers >32 Values greater than 32 are interpreted as 32 Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers. Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn

**Table 35-65. MCAN\_TXBC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15-2	TBSA	R/WQ	0h	Tx Buffers Start Address. Start address of Tx Buffers section in Message RAM (32-bit word address). Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'. Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 35.7.3.35 MCAN\_TXFQS Register (Offset = 62h) [Reset = 0000000h]

MCAN\_TXFQS is shown in [Figure 35-70](#) and described in [Table 35-66](#).

Return to the [Summary Table](#).

The Tx FIFO/Queue status is related to the pending Tx requests listed in register TXBRP. Therefore the effect of Add/Cancellation requests may be delayed due to a running Tx scan (TXBRP not yet updated).

**Figure 35-70. MCAN\_TXFQS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		TFQF				TFQP	
R-0h		R-0h				R-0h	
15	14	13	12	11	10	9	8
RESERVED				TFGI			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED				TFFL			
R-0h				R-0h			

**Table 35-66. MCAN\_TXFQS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21	TFQF	R	0h	Tx FIFO/Queue Full 0 Tx FIFO/Queue not full 1 Tx FIFO/Queue full Reset type: SYSRSn
20-16	TFQP	R	0h	Tx FIFO/Queue Put Index. Tx FIFO/Queue write index pointer, range 0 to 31. Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO. Reset type: SYSRSn
15-13	RESERVED	R	0h	Reserved
12-8	TFGI	R	0h	Tx FIFO Get Index. Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1'). Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get Indices indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO. Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	TFFL	R	0h	Tx FIFO Free Level. Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 32. Read as zero when Tx Queue operation is configured (TXBC.TFQM = '1'). Reset type: SYSRSn

### 35.7.3.36 MCAN\_TXESC Register (Offset = 64h) [Reset = 0000000h]

MCAN\_TXESC is shown in [Figure 35-71](#) and described in [Table 35-67](#).

Return to the [Summary Table](#).

Configures the number of data bytes belonging to a Tx Buffer element. Data field sizes > 8 bytes are intended for CAN FD operation only.

**Figure 35-71. MCAN\_TXESC Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													TBDS		
R-0h													R/WQ-0h		

**Table 35-67. MCAN\_TXESC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R	0h	Reserved
2-0	TBDS	R/WQ	0h	<p>Tx Buffer Data Field Size</p> <p>000 8 byte data field</p> <p>001 12 byte data field</p> <p>010 16 byte data field</p> <p>011 20 byte data field</p> <p>100 24 byte data field</p> <p>101 32 byte data field</p> <p>110 48 byte data field</p> <p>111 64 byte data field</p> <p>Note: In case the data length code DLC of a Tx Buffer element is configured to a value higher than the Tx Buffer data field size TXESC.TBDS, the bytes not defined by the Tx Buffer are transmitted as '0xCC' (padding bytes).</p> <p>Qualified Write is possible only with CCCR.CCE='1' and CCCR.INIT='1'.</p> <p>Reset type: SYSRSn</p>

### 35.7.3.37 MCAN\_TXBRP Register (Offset = 66h) [Reset = 0000000h]

MCAN\_TXBRP is shown in [Figure 35-72](#) and described in [Table 35-68](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Request Pending

**Figure 35-72. MCAN\_TXBRP Register**

31	30	29	28	27	26	25	24
TRP31	TRP30	TRP29	TRP28	TRP27	TRP26	TRP25	TRP24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
TRP23	TRP22	TRP21	TRP20	TRP19	TRP18	TRP17	TRP16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
TRP15	TRP14	TRP13	TRP12	TRP11	TRP10	TRP9	TRP8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
TRP7	TRP6	TRP5	TRP4	TRP3	TRP2	TRP1	TRP0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 35-68. MCAN\_TXBRP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	TRP31	R	0h	Transmission Request Pending 31. See description for bit 0. Reset type: SYSRSn
30	TRP30	R	0h	Transmission Request Pending 30. See description for bit 0. Reset type: SYSRSn
29	TRP29	R	0h	Transmission Request Pending 29. See description for bit 0. Reset type: SYSRSn
28	TRP28	R	0h	Transmission Request Pending 28. See description for bit 0. Reset type: SYSRSn
27	TRP27	R	0h	Transmission Request Pending 27. See description for bit 0. Reset type: SYSRSn
26	TRP26	R	0h	Transmission Request Pending 26. See description for bit 0. Reset type: SYSRSn
25	TRP25	R	0h	Transmission Request Pending 25. See description for bit 0. Reset type: SYSRSn
24	TRP24	R	0h	Transmission Request Pending 24. See description for bit 0. Reset type: SYSRSn
23	TRP23	R	0h	Transmission Request Pending 23. See description for bit 0. Reset type: SYSRSn
22	TRP22	R	0h	Transmission Request Pending 22. See description for bit 0. Reset type: SYSRSn
21	TRP21	R	0h	Transmission Request Pending 21. See description for bit 0. Reset type: SYSRSn
20	TRP20	R	0h	Transmission Request Pending 20. See description for bit 0. Reset type: SYSRSn
19	TRP19	R	0h	Transmission Request Pending 19. See description for bit 0. Reset type: SYSRSn

**Table 35-68. MCAN\_TXBRP Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	TRP18	R	0h	Transmission Request Pending 18. See description for bit 0. Reset type: SYSRSn
17	TRP17	R	0h	Transmission Request Pending 17. See description for bit 0. Reset type: SYSRSn
16	TRP16	R	0h	Transmission Request Pending 16. See description for bit 0. Reset type: SYSRSn
15	TRP15	R	0h	Transmission Request Pending 15. See description for bit 0. Reset type: SYSRSn
14	TRP14	R	0h	Transmission Request Pending 14. See description for bit 0. Reset type: SYSRSn
13	TRP13	R	0h	Transmission Request Pending 13. See description for bit 0. Reset type: SYSRSn
12	TRP12	R	0h	Transmission Request Pending 12. See description for bit 0. Reset type: SYSRSn
11	TRP11	R	0h	Transmission Request Pending 11. See description for bit 0. Reset type: SYSRSn
10	TRP10	R	0h	Transmission Request Pending 10. See description for bit 0. Reset type: SYSRSn
9	TRP9	R	0h	Transmission Request Pending 9. See description for bit 0. Reset type: SYSRSn
8	TRP8	R	0h	Transmission Request Pending 8. See description for bit 0. Reset type: SYSRSn
7	TRP7	R	0h	Transmission Request Pending 7. See description for bit 0. Reset type: SYSRSn
6	TRP6	R	0h	Transmission Request Pending 6. See description for bit 0. Reset type: SYSRSn
5	TRP5	R	0h	Transmission Request Pending 5. See description for bit 0. Reset type: SYSRSn
4	TRP4	R	0h	Transmission Request Pending 4. See description for bit 0. Reset type: SYSRSn
3	TRP3	R	0h	Transmission Request Pending 3. See description for bit 0. Reset type: SYSRSn
2	TRP2	R	0h	Transmission Request Pending 2. See description for bit 0. Reset type: SYSRSn
1	TRP1	R	0h	Transmission Request Pending 1. See description for bit 0. Reset type: SYSRSn



**Table 35-68. MCAN\_TXBRP Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	TRP0	R	0h	<p>Transmission Request Pending 0.</p> <p>Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been cancelled via register TXBCR.</p> <p>TXBRP bits are set only for those Tx Buffers configured via TXBC. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx Buffer with lowest Message ID).</p> <p>A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset.</p> <p>After a cancellation has been requested, a finished cancellation is signalled via TXBCF</p> <ul style="list-style-type: none"> <li>- after successful transmission together with the corresponding TXBTO bit</li> <li>- when the transmission has not yet been started at the point of cancellation</li> <li>- when the transmission has been aborted due to lost arbitration</li> <li>- when an error occurred during frame transmission</li> </ul> <p>In DAR mode all transmissions are automatically cancelled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions.</p> <p>0 No transmission request pending 1 Transmission request pending</p> <p>Note: TXBRP bits which are set while a Tx scan is in progress are not considered during this particular Tx scan. In case a cancellation is requested for such a Tx Buffer, this Add Request is cancelled immediately, the corresponding TXBRP bit is reset.</p> <p>Reset type: SYSRSn</p>

### 35.7.3.38 MCAN\_TXBAR Register (Offset = 68h) [Reset = 0000000h]

MCAN\_TXBAR is shown in [Figure 35-73](#) and described in [Table 35-69](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Add Request

**Figure 35-73. MCAN\_TXBAR Register**

31	30	29	28	27	26	25	24
AR31	AR30	AR29	AR28	AR27	AR26	AR25	AR24
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
23	22	21	20	19	18	17	16
AR23	AR22	AR21	AR20	AR19	AR18	AR17	AR16
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
15	14	13	12	11	10	9	8
AR15	AR14	AR13	AR12	AR11	AR10	AR9	AR8
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
7	6	5	4	3	2	1	0
AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h

**Table 35-69. MCAN\_TXBAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	AR31	R/WQ	0h	Add Request 31. See description for bit 0. Reset type: SYSRSn
30	AR30	R/WQ	0h	Add Request 30. See description for bit 0. Reset type: SYSRSn
29	AR29	R/WQ	0h	Add Request 29. See description for bit 0. Reset type: SYSRSn
28	AR28	R/WQ	0h	Add Request 28. See description for bit 0. Reset type: SYSRSn
27	AR27	R/WQ	0h	Add Request 27. See description for bit 0. Reset type: SYSRSn
26	AR26	R/WQ	0h	Add Request 26. See description for bit 0. Reset type: SYSRSn
25	AR25	R/WQ	0h	Add Request 25. See description for bit 0. Reset type: SYSRSn
24	AR24	R/WQ	0h	Add Request 24. See description for bit 0. Reset type: SYSRSn
23	AR23	R/WQ	0h	Add Request 23. See description for bit 0. Reset type: SYSRSn
22	AR22	R/WQ	0h	Add Request 22. See description for bit 0. Reset type: SYSRSn
21	AR21	R/WQ	0h	Add Request 21. See description for bit 0. Reset type: SYSRSn
20	AR20	R/WQ	0h	Add Request 20. See description for bit 0. Reset type: SYSRSn
19	AR19	R/WQ	0h	Add Request 19. See description for bit 0. Reset type: SYSRSn

**Table 35-69. MCAN\_TXBAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	AR18	R/WQ	0h	Add Request 18. See description for bit 0. Reset type: SYSRSn
17	AR17	R/WQ	0h	Add Request 17. See description for bit 0. Reset type: SYSRSn
16	AR16	R/WQ	0h	Add Request 16. See description for bit 0. Reset type: SYSRSn
15	AR15	R/WQ	0h	Add Request 15. See description for bit 0. Reset type: SYSRSn
14	AR14	R/WQ	0h	Add Request 14. See description for bit 0. Reset type: SYSRSn
13	AR13	R/WQ	0h	Add Request 13. See description for bit 0. Reset type: SYSRSn
12	AR12	R/WQ	0h	Add Request 12. See description for bit 0. Reset type: SYSRSn
11	AR11	R/WQ	0h	Add Request 11. See description for bit 0. Reset type: SYSRSn
10	AR10	R/WQ	0h	Add Request 10. See description for bit 0. Reset type: SYSRSn
9	AR9	R/WQ	0h	Add Request 9. See description for bit 0. Reset type: SYSRSn
8	AR8	R/WQ	0h	Add Request 8. See description for bit 0. Reset type: SYSRSn
7	AR7	R/WQ	0h	Add Request 7. See description for bit 0. Reset type: SYSRSn
6	AR6	R/WQ	0h	Add Request 6. See description for bit 0. Reset type: SYSRSn
5	AR5	R/WQ	0h	Add Request 5. See description for bit 0. Reset type: SYSRSn
4	AR4	R/WQ	0h	Add Request 4. See description for bit 0. Reset type: SYSRSn
3	AR3	R/WQ	0h	Add Request 3. See description for bit 0. Reset type: SYSRSn
2	AR2	R/WQ	0h	Add Request 2. See description for bit 0. Reset type: SYSRSn
1	AR1	R/WQ	0h	Add Request 1. See description for bit 0. Reset type: SYSRSn
0	AR0	R/WQ	0h	Add Request 0. Each Tx Buffer has its own Add Request bit. Writing a '1' will set the corresponding Add Request bit writing a '0' has no impact. This enables the Host to set transmission requests for multiple Tx Buffers with one write to TXBAR. TXBAR bits are set only for those Tx Buffers configured via TXBC. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed. 0 No transmission request added 1 Transmission requested added Note: If an add request is applied for a Tx Buffer with pending transmission request (corresponding TXBRP bit already set), this add request is ignored. Qualified Write is possible only with CCCR.CCE='0' Reset type: SYSRSn

### 35.7.3.39 MCAN\_TXBCR Register (Offset = 6Ah) [Reset = 0000000h]

MCAN\_TXBCR is shown in [Figure 35-74](#) and described in [Table 35-70](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Cancellation Request

**Figure 35-74. MCAN\_TXBCR Register**

31	30	29	28	27	26	25	24
CR31	CR30	CR29	CR28	CR27	CR26	CR25	CR24
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
23	22	21	20	19	18	17	16
CR23	CR22	CR21	CR20	CR19	CR18	CR17	CR16
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
15	14	13	12	11	10	9	8
CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h
7	6	5	4	3	2	1	0
CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h	R/WQ-0h

**Table 35-70. MCAN\_TXBCR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CR31	R/WQ	0h	Cancellation Request 31. See description for bit 0. Reset type: SYSRSn
30	CR30	R/WQ	0h	Cancellation Request 30. See description for bit 0. Reset type: SYSRSn
29	CR29	R/WQ	0h	Cancellation Request 29. See description for bit 0. Reset type: SYSRSn
28	CR28	R/WQ	0h	Cancellation Request 28. See description for bit 0. Reset type: SYSRSn
27	CR27	R/WQ	0h	Cancellation Request 27. See description for bit 0. Reset type: SYSRSn
26	CR26	R/WQ	0h	Cancellation Request 26. See description for bit 0. Reset type: SYSRSn
25	CR25	R/WQ	0h	Cancellation Request 25. See description for bit 0. Reset type: SYSRSn
24	CR24	R/WQ	0h	Cancellation Request 24. See description for bit 0. Reset type: SYSRSn
23	CR23	R/WQ	0h	Cancellation Request 23. See description for bit 0. Reset type: SYSRSn
22	CR22	R/WQ	0h	Cancellation Request 22. See description for bit 0. Reset type: SYSRSn
21	CR21	R/WQ	0h	Cancellation Request 21. See description for bit 0. Reset type: SYSRSn
20	CR20	R/WQ	0h	Cancellation Request 20. See description for bit 0. Reset type: SYSRSn
19	CR19	R/WQ	0h	Cancellation Request 19. See description for bit 0. Reset type: SYSRSn

**Table 35-70. MCAN\_TXBCR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	CR18	R/WQ	0h	Cancellation Request 18. See description for bit 0. Reset type: SYSRSn
17	CR17	R/WQ	0h	Cancellation Request 17. See description for bit 0. Reset type: SYSRSn
16	CR16	R/WQ	0h	Cancellation Request 16. See description for bit 0. Reset type: SYSRSn
15	CR15	R/WQ	0h	Cancellation Request 15. See description for bit 0. Reset type: SYSRSn
14	CR14	R/WQ	0h	Cancellation Request 14. See description for bit 0. Reset type: SYSRSn
13	CR13	R/WQ	0h	Cancellation Request 13. See description for bit 0. Reset type: SYSRSn
12	CR12	R/WQ	0h	Cancellation Request 12. See description for bit 0. Reset type: SYSRSn
11	CR11	R/WQ	0h	Cancellation Request 11. See description for bit 0. Reset type: SYSRSn
10	CR10	R/WQ	0h	Cancellation Request 10. See description for bit 0. Reset type: SYSRSn
9	CR9	R/WQ	0h	Cancellation Request 9. See description for bit 0. Reset type: SYSRSn
8	CR8	R/WQ	0h	Cancellation Request 8. See description for bit 0. Reset type: SYSRSn
7	CR7	R/WQ	0h	Cancellation Request 7. See description for bit 0. Reset type: SYSRSn
6	CR6	R/WQ	0h	Cancellation Request 6. See description for bit 0. Reset type: SYSRSn
5	CR5	R/WQ	0h	Cancellation Request 5. See description for bit 0. Reset type: SYSRSn
4	CR4	R/WQ	0h	Cancellation Request 4. See description for bit 0. Reset type: SYSRSn
3	CR3	R/WQ	0h	Cancellation Request 3. See description for bit 0. Reset type: SYSRSn
2	CR2	R/WQ	0h	Cancellation Request 2. See description for bit 0. Reset type: SYSRSn
1	CR1	R/WQ	0h	Cancellation Request 1. See description for bit 0. Reset type: SYSRSn
0	CR0	R/WQ	0h	Cancellation Request 0. Each Tx Buffer has its own Cancellation Request bit. Writing a '1' will set the corresponding Cancellation Request bit writing a '0' has no impact. This enables the Host to set cancellation requests for multiple Tx Buffers with one write to TXBCR. TXBCR bits are set only for those Tx Buffers configured via TXBC. The bits remain set until the corresponding bit of TXBRP is reset. 0 No cancellation pending 1 Cancellation pending Qualified Write is possible only with CCCR.CCE='0' Reset type: SYSRSn

### 35.7.3.40 MCAN\_TXBTO Register (Offset = 6Ch) [Reset = 0000000h]

MCAN\_TXBTO is shown in [Figure 35-75](#) and described in [Table 35-71](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Transmission Occurred

**Figure 35-75. MCAN\_TXBTO Register**

31	30	29	28	27	26	25	24
TO31	TO30	TO29	TO28	TO27	TO26	TO25	TO24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
TO23	TO22	TO21	TO20	TO19	TO18	TO17	TO16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
TO15	TO14	TO13	TO12	TO11	TO10	TO9	TO8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
TO7	TO6	TO5	TO4	TO3	TO2	TO1	TO0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 35-71. MCAN\_TXBTO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	TO31	R	0h	Transmission Occurred 31. See description for bit 0. Reset type: SYSRSn
30	TO30	R	0h	Transmission Occurred 30. See description for bit 0. Reset type: SYSRSn
29	TO29	R	0h	Transmission Occurred 29. See description for bit 0. Reset type: SYSRSn
28	TO28	R	0h	Transmission Occurred 28. See description for bit 0. Reset type: SYSRSn
27	TO27	R	0h	Transmission Occurred 27. See description for bit 0. Reset type: SYSRSn
26	TO26	R	0h	Transmission Occurred 26. See description for bit 0. Reset type: SYSRSn
25	TO25	R	0h	Transmission Occurred 25. See description for bit 0. Reset type: SYSRSn
24	TO24	R	0h	Transmission Occurred 24. See description for bit 0. Reset type: SYSRSn
23	TO23	R	0h	Transmission Occurred 23. See description for bit 0. Reset type: SYSRSn
22	TO22	R	0h	Transmission Occurred 22. See description for bit 0. Reset type: SYSRSn
21	TO21	R	0h	Transmission Occurred 21. See description for bit 0. Reset type: SYSRSn
20	TO20	R	0h	Transmission Occurred 20. See description for bit 0. Reset type: SYSRSn
19	TO19	R	0h	Transmission Occurred 19. See description for bit 0. Reset type: SYSRSn

**Table 35-71. MCAN\_TXBTO Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	TO18	R	0h	Transmission Occurred 18. See description for bit 0. Reset type: SYSRSn
17	TO17	R	0h	Transmission Occurred 17. See description for bit 0. Reset type: SYSRSn
16	TO16	R	0h	Transmission Occurred 16. See description for bit 0. Reset type: SYSRSn
15	TO15	R	0h	Transmission Occurred 15. See description for bit 0. Reset type: SYSRSn
14	TO14	R	0h	Transmission Occurred 14. See description for bit 0. Reset type: SYSRSn
13	TO13	R	0h	Transmission Occurred 13. See description for bit 0. Reset type: SYSRSn
12	TO12	R	0h	Transmission Occurred 12. See description for bit 0. Reset type: SYSRSn
11	TO11	R	0h	Transmission Occurred 11. See description for bit 0. Reset type: SYSRSn
10	TO10	R	0h	Transmission Occurred 10. See description for bit 0. Reset type: SYSRSn
9	TO9	R	0h	Transmission Occurred 9. See description for bit 0. Reset type: SYSRSn
8	TO8	R	0h	Transmission Occurred 8. See description for bit 0. Reset type: SYSRSn
7	TO7	R	0h	Transmission Occurred 7. See description for bit 0. Reset type: SYSRSn
6	TO6	R	0h	Transmission Occurred 6. See description for bit 0. Reset type: SYSRSn
5	TO5	R	0h	Transmission Occurred 5. See description for bit 0. Reset type: SYSRSn
4	TO4	R	0h	Transmission Occurred 4. See description for bit 0. Reset type: SYSRSn
3	TO3	R	0h	Transmission Occurred 3. See description for bit 0. Reset type: SYSRSn
2	TO2	R	0h	Transmission Occurred 2. See description for bit 0. Reset type: SYSRSn
1	TO1	R	0h	Transmission Occurred 1. See description for bit 0. Reset type: SYSRSn
0	TO0	R	0h	Transmission Occurred 0. Each Tx Buffer has its own Transmission Occurred bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register TXBAR. 0 No transmission occurred 1 Transmission occurred Reset type: SYSRSn

### 35.7.3.41 MCAN\_TXBCF Register (Offset = 6Eh) [Reset = 0000000h]

MCAN\_TXBCF is shown in [Figure 35-76](#) and described in [Table 35-72](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Cancellation Finished

**Figure 35-76. MCAN\_TXBCF Register**

31	30	29	28	27	26	25	24
CF31	CF30	CF29	CF28	CF27	CF26	CF25	CF24
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
CF23	CF22	CF21	CF20	CF19	CF18	CF17	CF16
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
CF15	CF14	CF13	CF12	CF11	CF10	CF9	CF8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 35-72. MCAN\_TXBCF Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CF31	R	0h	Cancellation Finished 31. See description for bit 0. Reset type: SYSRSn
30	CF30	R	0h	Cancellation Finished 30. See description for bit 0. Reset type: SYSRSn
29	CF29	R	0h	Cancellation Finished 29. See description for bit 0. Reset type: SYSRSn
28	CF28	R	0h	Cancellation Finished 28. See description for bit 0. Reset type: SYSRSn
27	CF27	R	0h	Cancellation Finished 27. See description for bit 0. Reset type: SYSRSn
26	CF26	R	0h	Cancellation Finished 26. See description for bit 0. Reset type: SYSRSn
25	CF25	R	0h	Cancellation Finished 25. See description for bit 0. Reset type: SYSRSn
24	CF24	R	0h	Cancellation Finished 24. See description for bit 0. Reset type: SYSRSn
23	CF23	R	0h	Cancellation Finished 23. See description for bit 0. Reset type: SYSRSn
22	CF22	R	0h	Cancellation Finished 22. See description for bit 0. Reset type: SYSRSn
21	CF21	R	0h	Cancellation Finished 21. See description for bit 0. Reset type: SYSRSn
20	CF20	R	0h	Cancellation Finished 20. See description for bit 0. Reset type: SYSRSn
19	CF19	R	0h	Cancellation Finished 19. See description for bit 0. Reset type: SYSRSn



**Table 35-72. MCAN\_TXBCF Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	CF18	R	0h	Cancellation Finished 18. See description for bit 0. Reset type: SYSRSn
17	CF17	R	0h	Cancellation Finished 17. See description for bit 0. Reset type: SYSRSn
16	CF16	R	0h	Cancellation Finished 16. See description for bit 0. Reset type: SYSRSn
15	CF15	R	0h	Cancellation Finished 15. See description for bit 0. Reset type: SYSRSn
14	CF14	R	0h	Cancellation Finished 14. See description for bit 0. Reset type: SYSRSn
13	CF13	R	0h	Cancellation Finished 13. See description for bit 0. Reset type: SYSRSn
12	CF12	R	0h	Cancellation Finished 12. See description for bit 0. Reset type: SYSRSn
11	CF11	R	0h	Cancellation Finished 11. See description for bit 0. Reset type: SYSRSn
10	CF10	R	0h	Cancellation Finished 10. See description for bit 0. Reset type: SYSRSn
9	CF9	R	0h	Cancellation Finished 9. See description for bit 0. Reset type: SYSRSn
8	CF8	R	0h	Cancellation Finished 8. See description for bit 0. Reset type: SYSRSn
7	CF7	R	0h	Cancellation Finished 7. See description for bit 0. Reset type: SYSRSn
6	CF6	R	0h	Cancellation Finished 6. See description for bit 0. Reset type: SYSRSn
5	CF5	R	0h	Cancellation Finished 5. See description for bit 0. Reset type: SYSRSn
4	CF4	R	0h	Cancellation Finished 4. See description for bit 0. Reset type: SYSRSn
3	CF3	R	0h	Cancellation Finished 3. See description for bit 0. Reset type: SYSRSn
2	CF2	R	0h	Cancellation Finished 2. See description for bit 0. Reset type: SYSRSn
1	CF1	R	0h	Cancellation Finished 1. See description for bit 0. Reset type: SYSRSn
0	CF0	R	0h	Cancellation Finished 0. Each Tx Buffer has its own Cancellation Finished bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register TXBAR. 0 No transmit buffer cancellation 1 Transmit buffer cancellation finished Reset type: SYSRSn

### 35.7.3.42 MCAN\_TXBTIE Register (Offset = 70h) [Reset = 0000000h]

MCAN\_TXBTIE is shown in [Figure 35-77](#) and described in [Table 35-73](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Transmission Interrupt Enable

**Figure 35-77. MCAN\_TXBTIE Register**

31	30	29	28	27	26	25	24
TIE31	TIE30	TIE29	TIE28	TIE27	TIE26	TIE25	TIE24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
TIE23	TIE22	TIE21	TIE20	TIE19	TIE18	TIE17	TIE16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
TIE15	TIE14	TIE13	TIE12	TIE11	TIE10	TIE9	TIE8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TIE7	TIE6	TIE5	TIE4	TIE3	TIE2	TIE1	TIE0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 35-73. MCAN\_TXBTIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	TIE31	R/W	0h	Transmission Interrupt Enable 31. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
30	TIE30	R/W	0h	Transmission Interrupt Enable 30. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
29	TIE29	R/W	0h	Transmission Interrupt Enable 29. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
28	TIE28	R/W	0h	Transmission Interrupt Enable 28. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
27	TIE27	R/W	0h	Transmission Interrupt Enable 27. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
26	TIE26	R/W	0h	Transmission Interrupt Enable 26. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn

**Table 35-73. MCAN\_TXBTIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	TIE25	R/W	0h	Transmission Interrupt Enable 25. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
24	TIE24	R/W	0h	Transmission Interrupt Enable 24. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
23	TIE23	R/W	0h	Transmission Interrupt Enable 23. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
22	TIE22	R/W	0h	Transmission Interrupt Enable 22. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
21	TIE21	R/W	0h	Transmission Interrupt Enable 21. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
20	TIE20	R/W	0h	Transmission Interrupt Enable 20. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
19	TIE19	R/W	0h	Transmission Interrupt Enable 19. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
18	TIE18	R/W	0h	Transmission Interrupt Enable 18. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
17	TIE17	R/W	0h	Transmission Interrupt Enable 17. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
16	TIE16	R/W	0h	Transmission Interrupt Enable 16. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
15	TIE15	R/W	0h	Transmission Interrupt Enable 15. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn

**Table 35-73. MCAN\_TXBTIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	TIE14	R/W	0h	Transmission Interrupt Enable 14. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
13	TIE13	R/W	0h	Transmission Interrupt Enable 13. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
12	TIE12	R/W	0h	Transmission Interrupt Enable 12. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
11	TIE11	R/W	0h	Transmission Interrupt Enable 11. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
10	TIE10	R/W	0h	Transmission Interrupt Enable 10. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
9	TIE9	R/W	0h	Transmission Interrupt Enable 9. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
8	TIE8	R/W	0h	Transmission Interrupt Enable 8. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
7	TIE7	R/W	0h	Transmission Interrupt Enable 7. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
6	TIE6	R/W	0h	Transmission Interrupt Enable 6. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
5	TIE5	R/W	0h	Transmission Interrupt Enable 5. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
4	TIE4	R/W	0h	Transmission Interrupt Enable 4. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn

**Table 35-73. MCAN\_TXBTIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	TIE3	R/W	0h	Transmission Interrupt Enable 3. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
2	TIE2	R/W	0h	Transmission Interrupt Enable 2. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
1	TIE1	R/W	0h	Transmission Interrupt Enable 1. Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn
0	TIE0	R/W	0h	Transmission Interrupt Enable 0. 0 Transmission interrupt disabled 1 Transmission interrupt enable Reset type: SYSRSn

### 35.7.3.43 MCAN\_TXBCIE Register (Offset = 72h) [Reset = 0000000h]

MCAN\_TXBCIE is shown in [Figure 35-78](#) and described in [Table 35-74](#).

Return to the [Summary Table](#).

MCAN Tx Buffer Cancellation Finished Interrupt Enable

**Figure 35-78. MCAN\_TXBCIE Register**

31	30	29	28	27	26	25	24
CFIE31	CFIE30	CFIE29	CFIE28	CFIE27	CFIE26	CFIE25	CFIE24
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
CFIE23	CFIE22	CFIE21	CFIE20	CFIE19	CFIE18	CFIE17	CFIE16
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
CFIE15	CFIE14	CFIE13	CFIE12	CFIE11	CFIE10	CFIE9	CFIE8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CFIE7	CFIE6	CFIE5	CFIE4	CFIE3	CFIE2	CFIE1	CFIE0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 35-74. MCAN\_TXBCIE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CFIE31	R/W	0h	Cancellation Finished Interrupt Enable 31. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
30	CFIE30	R/W	0h	Cancellation Finished Interrupt Enable 30. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
29	CFIE29	R/W	0h	Cancellation Finished Interrupt Enable 29. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
28	CFIE28	R/W	0h	Cancellation Finished Interrupt Enable 28. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
27	CFIE27	R/W	0h	Cancellation Finished Interrupt Enable 27. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
26	CFIE26	R/W	0h	Cancellation Finished Interrupt Enable 26. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn

**Table 35-74. MCAN\_TXBCIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	CFIE25	R/W	0h	Cancellation Finished Interrupt Enable 25. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
24	CFIE24	R/W	0h	Cancellation Finished Interrupt Enable 24. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
23	CFIE23	R/W	0h	Cancellation Finished Interrupt Enable 23. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
22	CFIE22	R/W	0h	Cancellation Finished Interrupt Enable 22. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
21	CFIE21	R/W	0h	Cancellation Finished Interrupt Enable 21. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
20	CFIE20	R/W	0h	Cancellation Finished Interrupt Enable 20. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
19	CFIE19	R/W	0h	Cancellation Finished Interrupt Enable 19. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
18	CFIE18	R/W	0h	Cancellation Finished Interrupt Enable 18. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
17	CFIE17	R/W	0h	Cancellation Finished Interrupt Enable 17. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
16	CFIE16	R/W	0h	Cancellation Finished Interrupt Enable 16. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
15	CFIE15	R/W	0h	Cancellation Finished Interrupt Enable 15. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn

**Table 35-74. MCAN\_TXBCIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	CFIE14	R/W	0h	Cancellation Finished Interrupt Enable 14. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
13	CFIE13	R/W	0h	Cancellation Finished Interrupt Enable 13. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
12	CFIE12	R/W	0h	Cancellation Finished Interrupt Enable 12. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
11	CFIE11	R/W	0h	Cancellation Finished Interrupt Enable 11. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
10	CFIE10	R/W	0h	Cancellation Finished Interrupt Enable 10. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
9	CFIE9	R/W	0h	Cancellation Finished Interrupt Enable 9. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
8	CFIE8	R/W	0h	Cancellation Finished Interrupt Enable 8. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
7	CFIE7	R/W	0h	Cancellation Finished Interrupt Enable 7. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
6	CFIE6	R/W	0h	Cancellation Finished Interrupt Enable 6. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
5	CFIE5	R/W	0h	Cancellation Finished Interrupt Enable 5. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
4	CFIE4	R/W	0h	Cancellation Finished Interrupt Enable 4. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn



**Table 35-74. MCAN\_TXBCIE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CFIE3	R/W	0h	Cancellation Finished Interrupt Enable 3. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
2	CFIE2	R/W	0h	Cancellation Finished Interrupt Enable 2. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
1	CFIE1	R/W	0h	Cancellation Finished Interrupt Enable 1. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn
0	CFIE0	R/W	0h	Cancellation Finished Interrupt Enable 0. Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled Reset type: SYSRSn

### 35.7.3.44 MCAN\_TXEFC Register (Offset = 78h) [Reset = 0000000h]

MCAN\_TXEFC is shown in [Figure 35-79](#) and described in [Table 35-75](#).

Return to the [Summary Table](#).

MCAN Tx Event FIFO Configuration

**Figure 35-79. MCAN\_TXEFC Register**

31	30	29	28	27	26	25	24
RESERVED				EFWM			
R-0h				R/WQ-0h			
23	22	21	20	19	18	17	16
RESERVED				EFS			
R-0h				R/WQ-0h			
15	14	13	12	11	10	9	8
EFSA							
R/WQ-0h							
7	6	5	4	3	2	1	0
EFSA						RESERVED	
R/WQ-0h						R-0h	

**Table 35-75. MCAN\_TXEFC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	RESERVED	R	0h	Reserved
29-24	EFWM	R/WQ	0h	Event FIFO Watermark 0 Watermark interrupt disabled 1-32 Level for Tx Event FIFO watermark interrupt (IR.TEFW) >32 Watermark interrupt disabled Reset type: SYSRSn
23-22	RESERVED	R	0h	Reserved
21-16	EFS	R/WQ	0h	Event FIFO Size. The Tx Event FIFO elements are indexed from 0 to EFS - 1. 0 Tx Event FIFO disabled 1-32 Number of Tx Event FIFO elements >32 Values greater than 32 are interpreted as 32 Reset type: SYSRSn
15-2	EFSA	R/WQ	0h	Event FIFO Start Address. Start address of Tx Event FIFO in Message RAM (32-bit word address). Reset type: SYSRSn
1-0	RESERVED	R	0h	Reserved

### 35.7.3.45 MCAN\_TXEFS Register (Offset = 7Ah) [Reset = 0000000h]

MCAN\_TXEFS is shown in [Figure 35-80](#) and described in [Table 35-76](#).

Return to the [Summary Table](#).

MCAN Tx Event FIFO Status

**Figure 35-80. MCAN\_TXEFS Register**

31	30	29	28	27	26	25	24
RESERVED						TEFL	EFF
R-0h						R-0h	R-0h
23	22	21	20	19	18	17	16
RESERVED				EFPI			
R-0h				R-0h			
15	14	13	12	11	10	9	8
RESERVED				EFGI			
R-0h				R-0h			
7	6	5	4	3	2	1	0
RESERVED			EFFL				
R-0h			R-0h				

**Table 35-76. MCAN\_TXEFS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	TEFL	R	0h	Tx Event FIFO Element Lost. This bit is a copy of interrupt flag IR.TEFL. When IR.TEFL is reset, this bit is also reset. 0 No Tx Event FIFO element lost 1 Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero. Reset type: SYSRSn
24	EFF	R	0h	Event FIFO Full 0 Tx Event FIFO not full 1 Tx Event FIFO full Reset type: SYSRSn
23-21	RESERVED	R	0h	Reserved
20-16	EFPI	R	0h	Event FIFO Put Index. Tx Event FIFO write index pointer, range 0 to 31. Reset type: SYSRSn
15-13	RESERVED	R	0h	Reserved
12-8	EFGI	R	0h	Event FIFO Get Index. Tx Event FIFO read index pointer, range 0 to 31. Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	EFFL	R	0h	Event FIFO Fill Level. Number of elements stored in Tx Event FIFO, range 0 to 32. Reset type: SYSRSn

### 35.7.3.46 MCAN\_TXEFA Register (Offset = 7Ch) [Reset = 0000000h]

MCAN\_TXEFA is shown in [Figure 35-81](#) and described in [Table 35-77](#).

Return to the [Summary Table](#).

MCAN Tx Event FIFO Acknowledge

**Figure 35-81. MCAN\_TXEFA Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																											EFAI				
R-0h																											R/W-0h				

**Table 35-77. MCAN\_TXEFA Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	RESERVED	R	0h	Reserved
4-0	EFAI	R/W	0h	Event FIFO Acknowledge Index. After the Host has read an element or a sequence of elements from the Tx Event FIFO it has to write the index of the last element read from Tx Event FIFO to EFAI. This will set the Tx Event FIFO Get Index TXEFS.EFGI to EFAI + 1 and update the Event FIFO Fill Level TXEFS.EFFL. Reset type: SYSRSn

### 35.7.4 MCAN\_ERROR\_REGS Registers

Table 35-78 lists the memory-mapped registers for the MCAN\_ERROR\_REGS registers. All register offset addresses not listed in Table 35-78 should be considered as reserved locations and the register contents should not be modified.

**Table 35-78. MCAN\_ERROR\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	MCANERR_REV	MCAN Error Aggregator Revision Register		<a href="#">Go</a>
4h	MCANERR_VECTOR	MCAN ECC Vector Register		<a href="#">Go</a>
6h	MCANERR_STAT	MCAN Error Misc Status		<a href="#">Go</a>
8h	MCANERR_WRAP_REV	MCAN ECC Wrapper Revision Register		<a href="#">Go</a>
Ah	MCANERR_CTRL	MCAN ECC Control		<a href="#">Go</a>
Ch	MCANERR_ERR_CTRL1	MCAN ECC Error Control 1 Register		<a href="#">Go</a>
Eh	MCANERR_ERR_CTRL2	MCAN ECC Error Control 2 Register		<a href="#">Go</a>
10h	MCANERR_ERR_STAT1	MCAN ECC Error Status 1 Register		<a href="#">Go</a>
12h	MCANERR_ERR_STAT2	MCAN ECC Error Status 2 Register		<a href="#">Go</a>
14h	MCANERR_ERR_STAT3	MCAN ECC Error Status 3 Register		<a href="#">Go</a>
1Eh	MCANERR_SEC_EOI	MCAN Single Error Corrected End of Interrupt Register		<a href="#">Go</a>
20h	MCANERR_SEC_STATUS	MCAN Single Error Corrected Interrupt Status Register		<a href="#">Go</a>
40h	MCANERR_SEC_ENABLE_SET	MCAN Single Error Corrected Interrupt Enable Set Register		<a href="#">Go</a>
60h	MCANERR_SEC_ENABLE_CLR	MCAN Single Error Corrected Interrupt Enable Clear Register		<a href="#">Go</a>
9Eh	MCANERR_DED_EOI	MCAN Double Error Detected End of Interrupt Register		<a href="#">Go</a>
A0h	MCANERR_DED_STATUS	MCAN Double Error Detected Interrupt Status Register		<a href="#">Go</a>
C0h	MCANERR_DED_ENABLE_SET	MCAN Double Error Detected Interrupt Enable Set Register		<a href="#">Go</a>
E0h	MCANERR_DED_ENABLE_CLR	MCAN Double Error Detected Interrupt Enable Clear Register		<a href="#">Go</a>
100h	MCANERR_AGGR_ENABLE_SET	MCAN Error Aggregator Enable Set Register		<a href="#">Go</a>
102h	MCANERR_AGGR_ENABLE_CLR	MCAN Error Aggregator Enable Clear Register		<a href="#">Go</a>
104h	MCANERR_AGGR_STATUS_SET	MCAN Error Aggregator Status Set Register		<a href="#">Go</a>
106h	MCANERR_AGGR_STATUS_CLR	MCAN Error Aggregator Status Clear Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 35-79 shows the codes that are used for access types in this section.

**Table 35-79. MCAN\_ERROR\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear

**Table 35-79. MCAN\_ERROR\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W1S	W 1S	Write 1 to set
WD	W D	Write Decrement. Decrements the specified bit field by the amount written.
WI	W I	Write Increment. Increments the specified bit field by the amount written.
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 35.7.4.1 MCANERR\_REV Register (Offset = 0h) [Reset = 66A0EA00h]

MCANERR\_REV is shown in [Figure 35-82](#) and described in [Table 35-80](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Revision Register

**Figure 35-82. MCANERR\_REV Register**

31	30	29	28	27	26	25	24
SCHEME		RESERVED		MODULE_ID			
R-1h		R-2h		R-6A0h			
23	22	21	20	19	18	17	16
MODULE_ID							
R-6A0h							
15	14	13	12	11	10	9	8
RESERVED					REVMMAJ		
R-1Dh					R-2h		
7	6	5	4	3	2	1	0
RESERVED		REVMIN					
R-0h		R-0h					

**Table 35-80. MCANERR\_REV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	PID Register Scheme Reset type: SYSRSn
29-28	RESERVED	R	2h	Reserved
27-16	MODULE_ID	R	6A0h	Module Identification Number Reset type: SYSRSn
15-11	RESERVED	R	1Dh	Reserved
10-8	REVMMAJ	R	2h	Major Revision of the Error Aggregator Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	REVMIN	R	0h	Minor Revision of the Error Aggregator Reset type: SYSRSn

### 35.7.4.2 MCANERR\_VECTOR Register (Offset = 4h) [Reset = 0000000h]

MCANERR\_VECTOR is shown in [Figure 35-83](#) and described in [Table 35-81](#).

Return to the [Summary Table](#).

Each error detection and correction (EDC) controller has a bank of error registers (offsets 0x10 - 0x3B) associated with it. These registers are accessed via an internal serial bus (SVBUS). To access them through the ECC aggregator the controller ID desired must be written to the ECC\_VECTOR field, together with the RD\_SVBUS trigger and RD\_SVBUS\_ADDRESS bit field. This initiates the serial read which consummates by setting the RD\_SVBUS\_DONE bit. At this point the addressed register may be read by a normal CPU read of the appropriate offset address.

**Figure 35-83. MCANERR\_VECTOR Register**

31	30	29	28	27	26	25	24
RESERVED							RD_SVBUS_D ONE
R-0h							R-0h
23	22	21	20	19	18	17	16
RD_SVBUS_ADDRESS							
R/W-0h							
15	14	13	12	11	10	9	8
RD_SVBUS	RESERVED				ECC_VECTOR		
R-0/W1S-0h	R-0h				R/W-0h		
7	6	5	4	3	2	1	0
ECC_VECTOR							
R/W-0h							

**Table 35-81. MCANERR\_VECTOR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	RESERVED	R	0h	Reserved
24	RD_SVBUS_DONE	R	0h	Read Completion Flag Reset type: SYSRSn
23-16	RD_SVBUS_ADDRESS	R/W	0h	Read Address Offset Reset type: SYSRSn
15	RD_SVBUS	R-0/W1S	0h	Read Trigger Reset type: SYSRSn
14-11	RESERVED	R	0h	Reserved
10-0	ECC_VECTOR	R/W	0h	ECC RAM ID. Each error detection and correction (EDC) controller has a bank of error registers (offsets 0x10 - 0x3B) associated with it. These registers are accessed via an internal serial bus (SVBUS). To access them through the ECC aggregator the controller ID desired must be written to the ECC_VECTOR field, together with the RD_SVBUS trigger and RD_SVBUS_ADDRESS bit field. This initiates the serial read which consummates by setting the RD_SVBUS_DONE bit. At this point the addressed register may be read by a normal CPU read of the appropriate offset address. 0x000 Message RAM ECC controller is selected Others Reserved (do not use) Subsequent writes through the SVBUS (offsets 0x10 - 0x3B) have a delayed completion. To avoid conflicts, perform a read back of a register within this range after writing. Reset type: SYSRSn



### 35.7.4.3 MCANERR\_STAT Register (Offset = 6h) [Reset = 0000002h]

MCANERR\_STAT is shown in [Figure 35-84](#) and described in [Table 35-82](#).

Return to the [Summary Table](#).

MCAN Error Misc Status

**Figure 35-84. MCANERR\_STAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											NUM_RAMs																				
R-0h											R-2h																				

**Table 35-82. MCANERR\_STAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-11	RESERVED	R	0h	Reserved
10-0	NUM_RAMs	R	2h	Number of RAMs. Number of ECC RAMs serviced by the aggregator. Reset type: SYSRSn

### 35.7.4.4 MCANERR\_WRAP\_REV Register (Offset = 8h) [Reset = 66A42A02h]

MCANERR\_WRAP\_REV is shown in [Figure 35-85](#) and described in [Table 35-83](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 35-85. MCANERR\_WRAP\_REV Register**

31	30	29	28	27	26	25	24
SCHEME		RESERVED		MODULE_ID			
R-1h		R-2h		R-6A4h			
23	22	21	20	19	18	17	16
MODULE_ID							
R-6A4h							
15	14	13	12	11	10	9	8
RESERVED					REVM AJ		
R-5h					R-2h		
7	6	5	4	3	2	1	0
RESERVED		REVM IN					
R-0h		R-2h					

**Table 35-83. MCANERR\_WRAP\_REV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	PID Register Scheme Reset type: SYSRSn
29-28	RESERVED	R	2h	Reserved
27-16	MODULE_ID	R	6A4h	Module Identification Number Reset type: SYSRSn
15-11	RESERVED	R	5h	Reserved
10-8	REVM AJ	R	2h	Major Revision of the Error Aggregator Reset type: SYSRSn
7-6	RESERVED	R	0h	Reserved
5-0	REVM IN	R	2h	Minor Revision of the Error Aggregator Reset type: SYSRSn

### 35.7.4.5 MCANERR\_CTRL Register (Offset = Ah) [Reset = 00000187h]

MCANERR\_CTRL is shown in [Figure 35-86](#) and described in [Table 35-84](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 35-86. MCANERR\_CTRL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							CHECK_SVBU S_TIMEOUT
R-0h							R/W-1h
7	6	5	4	3	2	1	0
RESERVED	ERROR_ONCE	FORCE_N_ROW	FORCE_DED	FORCE_SEC	ENABLE_RMW	ECC_CHECK	ECC_ENABLE
R/W-1h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-1h	R/W-1h

**Table 35-84. MCANERR\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R	0h	Reserved
8	CHECK_SVBUS_TIMEOUT	R/W	1h	Enables Serial VBUS timeout mechanism Reset type: SYSRSn
7	RESERVED	R/W	1h	Reserved
6	ERROR_ONCE	R/W	0h	If this bit is set, the FORCE_SEC/FORCE_DED will inject an error to the specified row only once. The FORCE_SEC bit will be cleared once a writeback happens. If writeback is not enabled, this error will be cleared the cycle following the read when the data is corrected. For double-bit errors, the FORCE_DED bit will be cleared the cycle following the double-bit error. Any subsequent reads will not force an error. Reset type: SYSRSn
5	FORCE_N_ROW	R/W	0h	Enable single/double-bit error on the next RAM read, regardless of the MCANERR_ERR_CTRL1.ECC_ROW setting. For write through mode, this applies to writes as well as reads. Reset type: SYSRSn
4	FORCE_DED	R/W	0h	Force double-bit error. Cleared the cycle following the error if ERROR_ONCE is asserted. For write through mode, this applies to writes as well as reads. MCANERR_ERR_CTRL1 and MCANERR_ERR_CTRL2 should be configured prior to setting this bit. Reset type: SYSRSn
3	FORCE_SEC	R/W	0h	Force single-bit error. Cleared on a writeback or the cycle following the error if ERROR_ONCE is asserted. For write through mode, this applies to writes as well as reads. MCANERR_ERR_CTRL1 and MCANERR_ERR_CTRL2 should be configured prior to setting this bit. Reset type: SYSRSn

**Table 35-84. MCANERR\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	ENABLE_RMW	R/W	1h	Enable read-modify-write on partial word writes Reset type: SYSRSn
1	ECC_CHECK	R/W	1h	Enable ECC Check. ECC is completely bypassed if both ECC_ENABLE and ECC_CHECK are '0'. Reset type: SYSRSn
0	ECC_ENABLE	R/W	1h	Enable ECC Generation Reset type: SYSRSn

### 35.7.4.6 MCANERR\_ERR\_CTRL1 Register (Offset = Ch) [Reset = 00000000h]

MCANERR\_ERR\_CTRL1 is shown in [Figure 35-87](#) and described in [Table 35-85](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 35-87. MCANERR\_ERR\_CTRL1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ECC_ROW																															
R/W-0h																															

**Table 35-85. MCANERR\_ERR\_CTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ECC_ROW	R/W	0h	Row address where FORCE_SEC or FORCE_DED needs to be applied. This is ignored if FORCE_N_ROW is set. Reset type: SYSRSn

### 35.7.4.7 MCANERR\_ERR\_CTRL2 Register (Offset = Eh) [Reset = 0000000h]

MCANERR\_ERR\_CTRL2 is shown in [Figure 35-88](#) and described in [Table 35-86](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 35-88. MCANERR\_ERR\_CTRL2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ECC_BIT2																ECC_BIT1															
R/W-0h																R/W-0h															

**Table 35-86. MCANERR\_ERR\_CTRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	ECC_BIT2	R/W	0h	Second column/data bit that needs to be flipped when FORCE_DED is set Reset type: SYSRSn
15-0	ECC_BIT1	R/W	0h	Column/Data bit that needs to be flipped when FORCE_SEC or FORCE_DED is set Reset type: SYSRSn

### 35.7.4.8 MCANERR\_ERR\_STAT1 Register (Offset = 10h) [Reset = 0000000h]

MCANERR\_ERR\_STAT1 is shown in [Figure 35-89](#) and described in [Table 35-87](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 35-89. MCANERR\_ERR\_STAT1 Register**

31	30	29	28	27	26	25	24
ECC_BIT1							
R-0h							
23	22	21	20	19	18	17	16
ECC_BIT1							
R-0h							
15	14	13	12	11	10	9	8
CLR_CTRL_REG_ERROR	RESERVED		CLR_ECC_OTHER	CLR_ECC_DED		CLR_ECC_SEC	
R/W1S-0h	R/WD-0h		R/W1C-0h	R/WD-0h		R/WD-0h	
7	6	5	4	3	2	1	0
CTRL_REG_ERROR	RESERVED		ECC_OTHER	ECC_DED		ECC_SEC	
R/W1S-0h	R/WI-0h		R/W1S-0h	R/WI-0h		R/WI-0h	

**Table 35-87. MCANERR\_ERR\_STAT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	ECC_BIT1	R	0h	ECC Error Bit Position. Indicates the bit position in the RAM data that is in error on an SEC error. Only valid on an SEC error. 0 Bit 0 is in error 1 Bit 1 is in error 2 Bit 2 is in error 3 Bit 3 is in error ... 31 Bit 31 is in error >32 Invalid Reset type: SYSRSn
15	CLR_CTRL_REG_ERROR	R/W1S	0h	Writing a '1' clears the CTRL_REG_ERROR bit Reset type: SYSRSn
14-13	RESERVED	R/WD	0h	Reserved
12	CLR_ECC_OTHER	R/W1C	0h	Writing a '1' clears the ECC_OTHER bit. Reset type: SYSRSn
11-10	CLR_ECC_DED	R/WD	0h	Clear ECC_DED. A write of a non-zero value to this bit field decrements the ECC_DED bit field by the value provided. Reset type: SYSRSn
9-8	CLR_ECC_SEC	R/WD	0h	Clear ECC_SEC. A write of a non-zero value to this bit field decrements the ECC_SEC bit field by the value provided. Reset type: SYSRSn
7	CTRL_REG_ERROR	R/W1S	0h	Control Register Error. A bit field in the control register is in an ambiguous state. This means that the redundancy registers have detected a state where not all values are the same and has defaulted to the reset state. S/W needs to re-write these registers to a known state. A write of 1 will set this interrupt flag. Reset type: SYSRSn
6-5	RESERVED	R/WI	0h	Reserved

**Table 35-87. MCANERR\_ERR\_STAT1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	ECC_OTHER	R/W1S	0h	SEC While Writeback Error Status 0 No SEC error while writeback pending 1 Indicates that successive single-bit errors have occurred while a writeback is still pending Reset type: SYSRSn
3-2	ECC_DED	R/WI	0h	Double Bit Error Detected Status. A 2-bit saturating counter of the number of DED errors that have occurred since last cleared. 0 No double-bit error detected 1 One double-bit error was detected 2 Two double-bit errors were detected 3 Three double-bit errors were detected A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn
1-0	ECC_SEC	R/WI	0h	Single Bit Error Corrected Status. A 2-bit saturating counter of the number of SEC errors that have occurred since last cleared. 0 No single-bit error detected 1 One single-bit error was detected and corrected 2 Two single-bit errors were detected and corrected 3 Three single-bit errors were detected and corrected A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn



### 35.7.4.9 MCANERR\_ERR\_STAT2 Register (Offset = 12h) [Reset = 0000000h]

MCANERR\_ERR\_STAT2 is shown in [Figure 35-90](#) and described in [Table 35-88](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 35-90. MCANERR\_ERR\_STAT2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ECC_ROW																															
R-0h																															

**Table 35-88. MCANERR\_ERR\_STAT2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	ECC_ROW	R	0h	Indicates the row address where the single or double-bit error occurred. This value is address offset/4. Reset type: SYSRSn

### 35.7.4.10 MCANERR\_ERR\_STAT3 Register (Offset = 14h) [Reset = 0000000h]

MCANERR\_ERR\_STAT3 is shown in [Figure 35-91](#) and described in [Table 35-89](#).

Return to the [Summary Table](#).

This register is accessed through the ECC aggregator via an internal serial bus. To access, the appropriate procedure must be first followed in the MCAN ECC Vector Register.

**Figure 35-91. MCANERR\_ERR\_STAT3 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED						CLR_SVBUS_T IMEOUT	RESERVED
R-0h						R-0/W1C-0h	R-0h
7	6	5	4	3	2	1	0
RESERVED						SVBUS_TIMEO UT	WB_PEND
R-0h						R-0/W1S-0h	R-0h

**Table 35-89. MCANERR\_ERR\_STAT3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	RESERVED	R	0h	Reserved
9	CLR_SVBUS_TIMEOUT	R-0/W1C	0h	Write 1 to clear the Serial VBUS Timeout Flag Reset type: SYSRSn
8-2	RESERVED	R	0h	Reserved
1	SVBUS_TIMEOUT	R-0/W1S	0h	Serial VBUS Timeout Flag. Write 1 to set. Reset type: SYSRSn
0	WB_PEND	R	0h	Delayed Write Back Pending Status 0 No write back pending 1 An ECC data correction write back is pending Reset type: SYSRSn

### 35.7.4.11 MCANERR\_SEC\_EOI Register (Offset = 1Eh) [Reset = 0000000h]

MCANERR\_SEC\_EOI is shown in [Figure 35-92](#) and described in [Table 35-90](#).

Return to the [Summary Table](#).

MCAN Single Error Corrected End of Interrupt Register

**Figure 35-92. MCANERR\_SEC\_EOI Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
R-0h							R-0/W1S-0h

**Table 35-90. MCANERR\_SEC\_EOI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EOI_WR	R-0/W1S	0h	Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host. Note that a write to the MCANERR_ERR_STAT1.CLR_ECC_SEC goes through the SVBUS and has a delayed completion. To avoid an additional interrupt, read the MCANERR_ERR_STAT1 register back prior to writing to this bit field. Reset type: SYSRSn

### 35.7.4.12 MCANERR\_SEC\_STATUS Register (Offset = 20h) [Reset = 0000000h]

MCANERR\_SEC\_STATUS is shown in [Figure 35-93](#) and described in [Table 35-91](#).

Return to the [Summary Table](#).

MCAN Single Error Corrected Interrupt Status Register

**Figure 35-93. MCANERR\_SEC\_STATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_PEN D
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 35-91. MCANERR\_SEC\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R-0/W1S	0h	Reserved
0	MSGMEM_PEND	R-0/W1S	0h	Message RAM SEC Interrupt Pending 0 No SEC interrupt is pending 1 SEC interrupt is pending Reset type: SYSRSn

### 35.7.4.13 MCANERR\_SEC\_ENABLE\_SET Register (Offset = 40h) [Reset = 0000000h]

MCANERR\_SEC\_ENABLE\_SET is shown in [Figure 35-94](#) and described in [Table 35-92](#).

Return to the [Summary Table](#).

MCAN Single Error Corrected Interrupt Enable Set Register

**Figure 35-94. MCANERR\_SEC\_ENABLE\_SET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_ENABLE_SET
R-0h						R/W1S-0h	R/W1S-0h

**Table 35-92. MCANERR\_SEC\_ENABLE\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W1S	0h	Reserved
0	MSGMEM_ENABLE_SET	R/W1S	0h	Message RAM SEC Interrupt Pending Enable Set. Writing a 1 to this bit enables the Message RAM SEC error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

### 35.7.4.14 MCANERR\_SEC\_ENABLE\_CLR Register (Offset = 60h) [Reset = 0000000h]

MCANERR\_SEC\_ENABLE\_CLR is shown in [Figure 35-95](#) and described in [Table 35-93](#).

Return to the [Summary Table](#).

MCAN Single Error Corrected Interrupt Enable Clear Register

**Figure 35-95. MCANERR\_SEC\_ENABLE\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_ENA BLE_CLR
R-0h						R/W1C-0h	R/W1C-0h

**Table 35-93. MCANERR\_SEC\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W1C	0h	Reserved
0	MSGMEM_ENABLE_CLR	R/W1C	0h	Message RAM SEC Interrupt Pending Enable Clear. Writing a 1 to this bit disables the Message RAM SEC error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

### 35.7.4.15 MCANERR\_DED\_EOI Register (Offset = 9Eh) [Reset = 0000000h]

MCANERR\_DED\_EOI is shown in [Figure 35-96](#) and described in [Table 35-94](#).

Return to the [Summary Table](#).

MCAN Double Error Detected End of Interrupt Register

**Figure 35-96. MCANERR\_DED\_EOI Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							EOI_WR
R-0h							R-0/W1S-0h

**Table 35-94. MCANERR\_DED\_EOI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	EOI_WR	R-0/W1S	0h	Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host. Note that a write to the MCANERR_ERR_STAT1.CLR_ECC_DED goes through the SVBUS and has a delayed completion. To avoid an additional interrupt, read the MCANERR_ERR_STAT1 register back prior to writing to this bit field. Reset type: SYSRSn

### 35.7.4.16 MCANERR\_DED\_STATUS Register (Offset = A0h) [Reset = 0000000h]

MCANERR\_DED\_STATUS is shown in [Figure 35-97](#) and described in [Table 35-95](#).

Return to the [Summary Table](#).

MCAN Double Error Detected Interrupt Status Register

**Figure 35-97. MCANERR\_DED\_STATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_PEN D
R-0h						R-0/W1S-0h	R-0/W1S-0h

**Table 35-95. MCANERR\_DED\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R-0/W1S	0h	Reserved
0	MSGMEM_PEND	R-0/W1S	0h	Message RAM DED Interrupt Pending 0 No DED interrupt is pending 1 DED interrupt is pending Reset type: SYSRSn



### 35.7.4.17 MCANERR\_DED\_ENABLE\_SET Register (Offset = C0h) [Reset = 0000000h]

MCANERR\_DED\_ENABLE\_SET is shown in [Figure 35-98](#) and described in [Table 35-96](#).

Return to the [Summary Table](#).

MCAN Double Error Detected Interrupt Enable Set Register

**Figure 35-98. MCANERR\_DED\_ENABLE\_SET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_ENABLE_SET
R-0h						R/W1S-0h	R/W1S-0h

**Table 35-96. MCANERR\_DED\_ENABLE\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W1S	0h	Reserved
0	MSGMEM_ENABLE_SET	R/W1S	0h	Message RAM DED Interrupt Pending Enable Set. Writing a 1 to this bit enables the Message RAM DED error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

### 35.7.4.18 MCANERR\_DED\_ENABLE\_CLR Register (Offset = E0h) [Reset = 0000000h]

MCANERR\_DED\_ENABLE\_CLR is shown in [Figure 35-99](#) and described in [Table 35-97](#).

Return to the [Summary Table](#).

MCAN Double Error Detected Interrupt Enable Clear Register

**Figure 35-99. MCANERR\_DED\_ENABLE\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						RESERVED	MSGMEM_ENA BLE_CLR
R-0h						R/W1C-0h	R/W1C-0h

**Table 35-97. MCANERR\_DED\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	RESERVED	R/W1C	0h	Reserved
0	MSGMEM_ENABLE_CLR	R/W1C	0h	Message RAM DED Interrupt Pending Enable Clear. Writing a 1 to this bit disables the Message RAM DED error interrupts. Writing a 0 has no effect. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

### 35.7.4.19 MCANERR\_AGGR\_ENABLE\_SET Register (Offset = 100h) [Reset = 0000000h]

MCANERR\_AGGR\_ENABLE\_SET is shown in [Figure 35-100](#) and described in [Table 35-98](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Enable Set Register

**Figure 35-100. MCANERR\_AGGR\_ENABLE\_SET Register**

31	30	29	28	27	26	25	24		
RESERVED									
R-0h									
23	22	21	20	19	18	17	16		
RESERVED									
R-0h									
15	14	13	12	11	10	9	8		
RESERVED									
R-0h									
7	6	5	4	3	2	1	0		
RESERVED							ENABLE_TIME OUT_SET	ENABLE_PARI TY_SET	
R-0h							R/W1S-0h	R/W1S-0h	

**Table 35-98. MCANERR\_AGGR\_ENABLE\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	ENABLE_TIMEOUT_SET	R/W1S	0h	Write 1 to enable timeout errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn
0	ENABLE_PARITY_SET	R/W1S	0h	Write 1 to enable parity errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

### 35.7.4.20 MCANERR\_AGGR\_ENABLE\_CLR Register (Offset = 102h) [Reset = 0000000h]

MCANERR\_AGGR\_ENABLE\_CLR is shown in [Figure 35-101](#) and described in [Table 35-99](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Enable Clear Register

**Figure 35-101. MCANERR\_AGGR\_ENABLE\_CLR Register**

31	30	29	28	27	26	25	24		
RESERVED									
R-0h									
23	22	21	20	19	18	17	16		
RESERVED									
R-0h									
15	14	13	12	11	10	9	8		
RESERVED									
R-0h									
7	6	5	4	3	2	1	0		
RESERVED							ENABLE_TIME OUT_CLR	ENABLE_PARI TY_CLR	
R-0h							R/W1C-0h	R/W1C-0h	

**Table 35-99. MCANERR\_AGGR\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	ENABLE_TIMEOUT_CLR	R/W1C	0h	Write 1 to disable timeout errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn
0	ENABLE_PARITY_CLR	R/W1C	0h	Write 1 to disable parity errors. Reads return the corresponding enable bit's current value. Reset type: SYSRSn

### 35.7.4.21 MCANERR\_AGGR\_STATUS\_SET Register (Offset = 104h) [Reset = 0000000h]

MCANERR\_AGGR\_STATUS\_SET is shown in [Figure 35-102](#) and described in [Table 35-100](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Status Set Register

**Figure 35-102. MCANERR\_AGGR\_STATUS\_SET Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				SVBUS_TIMEOUT		AGGR_PARITY_ERR	
R-0h				R/WI-0h		R/WI-0h	

**Table 35-100. MCANERR\_AGGR\_STATUS\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3-2	SVBUS_TIMEOUT	R/WI	0h	Aggregator Serial VBUS Timeout Error Status 2-bit saturating counter of the number of SVBUS timeout errors that have occurred since last cleared. 0 No timeout errors have occurred 1 One timeout error has occurred 2 Two timeout errors have occurred 3 Three timeout errors have occurred A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn
1-0	AGGR_PARITY_ERR	R/WI	0h	Aggregator Parity Error Status 2-bit saturating counter of the number of parity errors that have occurred since last cleared. 0 No parity errors have occurred 1 One parity error has occurred 2 Two parity errors have occurred 3 Three parity errors have occurred A write of a non-zero value to this bit field increments it by the value provided. Reset type: SYSRSn

### 35.7.4.22 MCANERR\_AGGR\_STATUS\_CLR Register (Offset = 106h) [Reset = 0000000h]

MCANERR\_AGGR\_STATUS\_CLR is shown in [Figure 35-103](#) and described in [Table 35-101](#).

Return to the [Summary Table](#).

MCAN Error Aggregator Status Clear Register

**Figure 35-103. MCANERR\_AGGR\_STATUS\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				SVBUS_TIMEOUT		AGGR_PARITY_ERR	
R-0h				R/WD-0h		R/WD-0h	

**Table 35-101. MCANERR\_AGGR\_STATUS\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3-2	SVBUS_TIMEOUT	R/WD	0h	Aggregator Serial VBUS Timeout Error Status 2-bit saturating counter of the number of SVBUS timeout errors that have occurred since last cleared. 0 No timeout errors have occurred 1 One timeout error has occurred 2 Two timeout errors have occurred 3 Three timeout errors have occurred A write of a non-zero value to this bit field decrements it by the value provided. Reset type: SYSRSn
1-0	AGGR_PARITY_ERR	R/WD	0h	Aggregator Parity Error Status 2-bit saturating counter of the number of parity errors that have occurred since last cleared. 0 No parity errors have occurred 1 One parity error has occurred 2 Two parity errors have occurred 3 Three parity errors have occurred A write of a non-zero value to this bit field decrements it by the value provided. Reset type: SYSRSn

### 35.7.5 MCAN Registers to Driverlib Functions

**Table 35-102. MCAN Registers to Driverlib Functions**

File	Driverlib Function
SS_PID	
-	
SS_CTRL	
-	
SS_STAT	

**Table 35-102. MCAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>SS_ICS</b>	
-	
<b>SS_IRS</b>	
-	
<b>SS_IECS</b>	
-	
<b>SS_IE</b>	
-	
<b>SS_IES</b>	
-	
<b>SS_EOI</b>	
-	
<b>SS_EXT_TS_PRESCALER</b>	
-	
<b>SS_EXT_TS_UNSERVICED_INTR_CNTR</b>	
-	
<b>CREL</b>	
-	
<b>ENDN</b>	
-	
<b>DBTP</b>	
-	
<b>TEST</b>	
-	
<b>RWD</b>	
-	
<b>CCCR</b>	
-	
<b>NBTP</b>	
-	
<b>TSCC</b>	
-	
<b>TSCV</b>	
-	
<b>TOCC</b>	
-	
<b>TOCV</b>	
-	
<b>ECR</b>	
-	
<b>PSR</b>	
-	
<b>TDCR</b>	
-	

**Table 35-102. MCAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
IR	
-	
IE	
-	
ILS	
-	
ILE	
-	
GFC	
-	
SIDFC	
-	
XIDFC	
-	
XIDAM	
-	
HPMS	
-	
NDAT1	
-	
NDAT2	
-	
RXF0C	
-	
RXF0S	
-	
RXF0A	
-	
RXBC	
-	
RXF1C	
-	
RXF1S	
-	
RXF1A	
-	
RXESC	
-	
TXBC	
-	
TXFQS	
-	
TXESC	
-	
TXBRP	



**Table 35-102. MCAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
-	
<b>TXBAR</b>	
-	
<b>TXBCR</b>	
-	
<b>TXBTO</b>	
-	
<b>TXBCF</b>	
-	
<b>TXBTIE</b>	
-	
<b>TXBCIE</b>	
-	
<b>TXEFC</b>	
-	
<b>TXEFS</b>	
-	
<b>TXEFA</b>	
-	
<b>ERR_REV</b>	
-	
<b>ERR_VECTOR</b>	
-	
<b>ERR_STAT</b>	
-	
<b>ERR_WRAP_REV</b>	
-	
<b>ERR_CTRL</b>	
-	
<b>ERR_ERR_CTRL1</b>	
-	
<b>ERR_ERR_CTRL2</b>	
-	
<b>ERR_ERR_STAT1</b>	
-	
<b>ERR_ERR_STAT2</b>	
-	
<b>ERR_ERR_STAT3</b>	
-	
<b>ERR_SEC_EOI</b>	
-	
<b>ERR_SEC_STATUS</b>	
-	
<b>ERR_SEC_ENABLE_SET</b>	
-	

**Table 35-102. MCAN Registers to Driverlib Functions (continued)**

File	Driverlib Function
ERR_SEC_ENABLE_CLR	
-	
ERR_DED_EOI	
-	
ERR_DED_STATUS	
-	
ERR_DED_ENABLE_SET	
-	
ERR_DED_ENABLE_CLR	
-	
ERR_AGGR_ENABLE_SET	
-	
ERR_AGGR_ENABLE_CLR	
-	
ERR_AGGR_STATUS_SET	
-	
ERR_AGGR_STATUS_CLR	
-	

# Universal Asynchronous Receiver/Transmitter (UART)

---



This chapter describes the Universal Asynchronous Receivers/Transmitters (UARTs).

<b>36.1 Introduction</b> .....	<b>5345</b>
<b>36.2 Functional Description</b> .....	<b>5345</b>
<b>36.3 Initialization and Configuration</b> .....	<b>5353</b>
<b>36.4 Software</b> .....	<b>5353</b>
<b>36.5 UART Registers</b> .....	<b>5354</b>

## 36.1 Introduction

The UART module performs the functions of parallel-to-serial and serial-to-parallel conversions.

### 36.1.1 Features

The Universal Asynchronous Receiver/Transmitter (UART) module in this device contains the following features:

- Programmable baud-rate generator allowing speeds up to 12.5Mbps for regular speed (divide by 16) and 25Mbps for high speed (divide by 8)
- Separate 16-deep and 8-bit wide transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of  $\frac{1}{8}$ ,  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{3}{4}$ , and  $\frac{7}{8}$
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no parity bit generation and detection
  - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder and decoder providing
  - Programmable use of IrDA SIR or UART input/output
  - Support of IrDA SIR encoder and decoder functions for data rates up to 115.2kbps half-duplex
  - Support of normal 3/16 and low-power (1.41 to 2.23 $\mu$ s) bit durations
  - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- EIA-485 9-bit support
- Standard FIFO-level and End-of-Transmission (EOT) interrupts
- Efficient transfers using Direct Memory Access Controller (DMA)
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
  - Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level
- SYSCLK (200MHz maximum) is used to generate the baud clock.

### 36.1.2 Block Diagram

Figure 36-1 shows the UART block diagram.

## 36.2 Functional Description

The UART module performs the functions of parallel-to-serial and serial-to-parallel conversions. The UART module is similar in functionality to a 16C550 UART, but is not register-compatible.

The UART is configured for transmit or receive through the TXE and RXE bits of the UART Control (UARTCTL) register. Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in UARTCTL. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART module also includes a serial IR (SIR) encoder and decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.




Figure 36-1. UART Module Block Diagram

### 36.2.1 Transmit and Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 36-2 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and the status accompanies the data that is written to the receive FIFO.




Figure 36-2. UART Character Frame

### 36.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divisor allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the UART Integer Baud-Rate Divisor (UARTIBRD) register and the 6-bit fractional part is loaded with the UART Fractional Baud-Rate Divisor (UARTFBRD) register. The baud-rate divisor (BRD) has the following relationship to the system clock (where BRDI is the integer part of the BRD, and BRDF is the fractional part, separated by a decimal place.)

$$\text{BRD} = \text{BRDI} + \text{BRDF} = \text{UARTSysClk} / (\text{ClkDiv} \times \text{Baud Rate})$$

where

UARTSysClk is the system clock (SYSCLK) connected to the UART, and ClkDiv is either 16 (if HSE in UARTCTL is clear) or 8 (if HSE in UARTCTL is set).

By default, this is the main system clock (SYSCLK).

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the UARTFBRD register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying by 64, and adding 0.5 to account for rounding errors:

$$\text{UARTFBRD}[\text{DIVFRAC}] = \text{integer}(\text{BRDF} \times 64 + 0.5)$$

The UART generates an internal baud-rate reference clock at 8× or 16× the baud-rate (referred to as Baud8 and Baud16, depending on the setting of the HSE bit [bit 5] in UARTCTL). This reference clock is divided by 8 or 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the UART Line Control High Byte (UARTLCRH) register, the UARTIBRD and UARTFBRD registers form an internal 30-bit register. This internal register is only updated when a write operation to UARTLCRH is performed, so any changes to the baud-rate divisor must be followed by a write to the UARTLCRH register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

### 36.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, the UART causes a data frame to start transmitting with the parameters indicated in the UARTLCRH register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the UART Flag (UARTFR) register is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that the UART is busy even though the UART is no longer enabled.

When the receiver is idle (the UnRx signal is continuously 1), and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 or fourth cycle of Baud8 depending on the setting of the HSE bit (bit 5) in UARTCTL (described in [Section 36.2.1](#)).

The start bit is valid and recognized if the UnRx signal is still low on the eighth cycle of Baud16 (HSE clear) or the fourth cycle of Baud8 (HSE set), otherwise the start bit is ignored. After a valid start bit is detected, successive data bits are sampled on every 16th cycle of Baud16 or eighth cycle of Baud8 (that is, one bit period later) according to the programmed length of the data characters and value of the HSE bit in UARTCTL. The parity bit is then checked if parity mode is enabled. Data length and parity are defined in the UARTLCRH register.

Lastly, a valid stop bit is confirmed if the UnRx signal is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO along with any error bits associated with that word.


### 36.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA SIR encoder and decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream and a half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output and decoded input to the UART. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol. These signals must be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block can receive and transmit, but the SIR block is only half-duplex so the SIR block cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10ms delay between transmission and reception. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as a high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static low signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling the output low and driving the UART input pin low.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63μs, assuming a nominal 1.8432MHz frequency) by changing the appropriate bit in the UARTCTL register.

Whether the device is in normal or low-power IrDA mode, a start bit is deemed valid if the decoder is still low one period of IrLPBaud16 after the low was first detected. This enables a normal-mode UART to receive data from a low-power mode UART that can transmit pulses as small as 1.41μs. Thus, for both low-power and normal mode operation, the ILPDVSR field in the UARTILPR register must be programmed such that  $1.42\text{MHz} < f_{\text{IrLPBaud16}} < 2.12\text{MHz}$ , resulting in a low-power pulse duration of 1.41 to 2.11μs (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 make sure that pulses less than one period of IrLPBaud16 are rejected, but pulses greater than 1.4μs are accepted as valid pulses.

[Figure 36-3](#) shows the UART transmit and receive signals, with and without IrDA modulation.



**Figure 36-3. IrDA Data Modulation**

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10ms delay between transmission and reception. This delay must be generated by software because the delay is not automatically supported by the UART. The delay is required because the infrared receiver electronics can become biased or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency or receiver setup time.

### 36.2.5 9-Bit UART Mode

The UART provides a 9-bit mode that is enabled with the 9BITEN bit in the UART9BITADDR register. This feature is useful in a multi-drop configuration of the UART, where a single transmitter connected to multiple receivers can communicate with a particular receiver through the address or set of addresses along with a qualifier for an address byte. All the receivers check for the address qualifier in the place of the parity bit and, if set, then compare the byte received with the preprogrammed address. If the address matches, then the receiver receives or sends further data. If the address does not match, the receiver drops the address byte and any subsequent data bytes. If the UART is in 9-bit mode, then the receiver operates with no parity mode. The address can be predefined to match with the received byte and the address can be configured with the UART9BITADDR register. The matching can be extended to a set of addresses using the address mask in the UART9BITAMASK register. By default, the UART9BITAMASK is 0xFF, meaning that only the specified address is matched.

When not finding a match, the rest of the data bytes with the ninth bit cleared are dropped. If a match is found, then an interrupt is generated to the NVIC for further action. The subsequent data bytes with the cleared ninth bit are stored in the FIFO. Software can mask this interrupt in case DMA or FIFO operations are enabled for this instance and processor intervention is not required. All the send transactions with 9-bit mode are data bytes and the ninth bit is cleared. Software can override the ninth bit to be set (to indicate address) by overriding the parity settings to sticky parity with odd parity enabled for a particular byte. To match the transmission time with correct parity settings, the address byte can be transmitted as a single then a burst transfer. The transmit FIFO does not hold the address/data bit; hence, software can enable the address bit appropriately.



### 36.2.6 FIFO Operation

The UART has two 16-deep 8-bit wide FIFOs; one for transmit and one for receive. Both FIFOs are accessed by way of the UART Data (UARTDR) register. Read operations of the UARTDR register return a 12-bit value consisting of eight data bits and four error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1 byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in the UARTLCRH register.

FIFO status can be monitored through the UART Flag (UARTFR) register and the UART Receive Status (UARTRSR) register. Hardware monitors empty, full, and overrun conditions. The UARTFR register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits), and the UARTRSR register shows overrun status with the OE bit. If the FIFOs are disabled, the empty and full flags are set according to the status of the 1 byte-deep holding registers.

The trigger points, at which the FIFOs generate interrupts, is controlled by way of the UART Interrupt FIFO Level Select (UARTIFLS) register. Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include  $\frac{1}{8}$ ,  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{3}{4}$ , and  $\frac{7}{8}$ . For example, if the  $\frac{1}{4}$  option is selected for the receive FIFO, the UART generates a receive interrupt after four data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the  $\frac{1}{2}$  mark.

### 36.2.7 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun error
- Break error
- Parity error
- Framing error
- Receive time-out
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met, or if the EOT bit in UARTCTL is set, when the last bit of all transmitted data leaves the serializer)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the UART Masked Interrupt Status (UARTMIS) register.

The interrupt events that can trigger a controller-level interrupt are defined in the UART Interrupt Mask (UARTIM) register by setting the corresponding IM bits. If interrupts are not used, the raw interrupt status is visible by way of the UART Raw Interrupt Status (UARTRIS) register.

---

#### Note

For receive time-out, the RTIM bit in the UARTIM register must be set to see the RTMIS and RTRIS status in the UARTMIS and UARTRIS registers.

---

Interrupts are always cleared (for the UARTMIS and UARTRIS registers) by writing a 1 to the corresponding bit in the UART Interrupt Clear (UARTICR) register. Additionally, write a 1 to the INT\_FLG\_CLR field of the UART\_GLB\_INT\_CLR register to clear the global interrupt flag and receive further UART interrupts.

The receive time-out interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period when the HSE bit is clear or over a 64-bit period when the HSE bit is set. The receive time-out interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the UARTICR register.

The receive interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the receive FIFO reaches the programmed trigger level, the RXRIS bit is set. The receive interrupt is cleared by reading data from the receive FIFO until the receive FIFO becomes less than the trigger level, or by clearing the interrupt by writing a 1 to the RXIC bit.
- If the FIFOs are disabled (have a depth of one location) and data is received thereby filling the location, the RXRIS bit is set. The receive interrupt is cleared by performing a single read of the receive FIFO, or by clearing the interrupt by writing a 1 to the RXIC bit.

The transmit interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the transmit FIFO progresses through the programmed trigger level, the TXRIS bit is set. The transmit interrupt is based on a transition through level, therefore the FIFO must be written past the programmed trigger level otherwise no further transmit interrupts are generated. The transmit interrupt is cleared by writing data to the transmit FIFO until the transmit FIFO becomes greater than the trigger level, or by clearing the interrupt by writing a 1 to the TXIC bit.
- If the FIFOs are disabled (have a depth of one location) and there is no data present in the transmitters single location, the TXRIS bit is set. The transmit interrupt is cleared by performing a single write to the transmit FIFO, or by clearing the interrupt by writing a 1 to the TXIC bit.

### 36.2.8 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work by setting the LBE bit in the UARTCTL register. In loopback mode, data transmitted on the UnTx output is received on the UnRx input. Note that the LBE bit must be set before the UART is enabled.

### 36.2.9 DMA Operation

The UART provides an interface to the DMA controller with separate channels for transmit and receive. The DMA operation of the UART is enabled through the UART DMA Control (UARTDMACTL) register. When DMA operation is enabled, the UART asserts a DMA request on the receive or transmit channel when the associated FIFO can transfer data. To trigger the DMA with the UART trigger sources, the UART FIFOs on the corresponding channel must be enabled. DMA operation does not work in non-FIFO mode.

For the receive channel, a transfer request is asserted whenever the amount of data in the receive FIFO is at or above the FIFO trigger level configured in the UARTIFLS register.

For the transmit channel, a request is asserted whenever the transmit FIFO contains fewer characters than the FIFO trigger level. The single and burst DMA transfer requests are handled automatically by the DMA controller depending on how the DMA channel is configured. When using the DMA to transfer 16-bit or 32-bit data to UARTDR for a transmit, only the least-significant 8-bits are transmitted.

To enable DMA operation for the receive channel, set the RXDMAE bit of the DMA Control (UARTDMACTL) register. To enable DMA operation for the transmit channel, set the TXDMAE bit of the UARTDMACTL register. The UART can also be configured to stop using DMA for the receive channel if a receive error occurs. If the DMAERR bit of the UARTDMACR register is set and a receive error occurs, the DMA receive requests are automatically disabled. This error condition can be cleared by clearing the appropriate UART error interrupt.

When the DMA is finished transferring data to the TX FIFO or from the RX FIFO, a dma\_done signal is sent to the UART to indicate completion. The dma\_done status is indicated through the DMATXRIS and DMARXIS bits of the UARTRIS register. An interrupt can be generated from these status bits by setting the DMATXIM and DMARXIM bits in the UARTIM register.

---

#### Note

The DMATXRIS bit can be used to indicate the completion of data transfer from the DMA to the TX FIFO. To indicate transfer completion from the serializer of the UART, the EOT bit can be enabled in the UARTCTL register.

---

See the *Direct Memory Access (DMA)* chapter for more details about programming the DMA controller.

### 36.2.9.1 Receiving Data Using UART with DMA

When using the DMA with the RX FIFO, the DMA Burst Size [DMA\_BURST\_SIZE] must equal the number of bytes used to trigger the FIFO level interrupt defined by RXIFLSEL in UARTIFLS. For example, a level of 1/8 is triggered by 2 bytes or more present in the FIFO, so DMA\_BURST\_SIZE = 2. To make sure that the DMA correctly receives all data from the RX FIFO, the DMA Burst Size also must be an integer divisor of the total number of UART receives. For complete data reception, follow these steps:

1. Decide the total number of words to be received. [BUFFER\_SIZE]
2. Decide the necessary FIFO level [UART\_BUFFER\_SIZE] and set RXIFSEL accordingly.
3. Calculate the number of DMA transfers. [DMA\_TRANSFER\_SIZE = BUFFER\_SIZE / UART\_BUFFER\_SIZE]
4. Set the DMA Burst Size [DMA\_BURST\_SIZE] equal to the UART\_BUFFER\_SIZE.
5. Configure DMA using the calculated values and use the UART peripheral trigger as the trigger source.

To receive 120 words from the UART using the DMA:

BUFFER\_SIZE = 120

UART\_BUFFER\_SIZE = 12

RXIFSEL: UART\_BUFFER\_SIZE / 16 = 3/4

DMA\_TRANSFER\_SIZE: BUFFER\_SIZE / UART\_BUFFER\_SIZE = 120/12 = 10

DMA\_BURST\_SIZE: UART\_BUFFER\_SIZE = 12

(1 burst = 12 words, 1 transfer = 10 bursts, 120 words received with each transfer)

### 36.2.9.2 Transmitting Data Using UART with DMA

When using the DMA with the TX FIFO, the DMA Burst Size [DMA\_BURST\_SIZE] must equal 16 - the number of bytes used to trigger the FIFO level interrupt defined by TXIFSEL in UARTIFLS. For example, a level of 1/8 is triggered by having 14 bytes or less present in the FIFO, so DMA\_BURST\_SIZE = 16 - 14 = 2. To make sure that the DMA writes all data correctly to the TX FIFO, the DMA Burst Size must also be an integer divisor of the total number of UART transmissions. For complete data transmission, follow these steps:

1. Decide the total number or words to be transmitted. [BUFFER\_SIZE]
2. Decide the necessary FIFO level [UART\_BUFFER\_SIZE] and set TXIFSEL accordingly.
3. Calculate the number of DMA transfers. [DMA\_TRANSFER\_SIZE = BUFFER\_SIZE / UART\_BUFFER\_SIZE]
4. Calculate the DMA Burst Size [DMA\_BURST\_SIZE] to equal 16 - UART\_BUFFER\_SIZE.
5. Configure the DMA using the calculated values and use UART peripheral trigger as the trigger source.

---

#### Note

For a BUFFER\_SIZE less than or equal to 16, a software trigger can alternatively be used.

---

To transmit 120 words from the UART using the DMA:

BUFFER\_SIZE = 120

UART\_BUFFER\_SIZE = 12

TXIFSEL: 1 - (UART\_BUFFER\_SIZE / 16) = 1 - 3/4 = 1/4

DMA\_TRANSFER\_SIZE: (BUFFER\_SIZE / UART\_BUFFER\_SIZE) = (120/12) = 10

DMA\_BURST\_SIZE: UART\_BUFFER\_SIZE = 12

(1 burst = 12 words, 1 transfer = 10 bursts, 120 words transmitted with each transfer)

### 36.3 Initialization and Configuration

To enable and initialize the UART, perform the following steps:

1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
2. Write the integer portion of the BRD to the UARTIBRD register.
3. Write the fractional portion of the BRD to the UARTFBRD register.
4. Write the desired serial parameters to the UARTLCRH register.
5. Optionally, configure the DMA channel (see the *Direct Memory Access (DMA)* chapter and enable the DMA options in the UARTDMACTL register.
6. Enable the UART by setting the UARTEN bit in the UARTCTL register.

### 36.4 Software

#### 36.4.1 UART Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/uart

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

##### 36.4.1.1 UART Loopback - SINGLE\_CORE

FILE: uart\_ex1\_loopback.c

Simple UART internal loopback example

The sent data looks like this:

```
00 01 02 03 .... FE FF 00
```

This pattern is repeated forever.

##### *External Connections*

- None

##### *Watch Variables*

- *sData* - Data to send
- *rData* - Received data

Note: Avoid keeping the memory browser open while the execution is in progress.

##### 36.4.1.2 UART Loopback with Interrupt - SINGLE\_CORE

FILE: uart\_ex2\_loopback\_fifo\_interrupts.c

UART internal loopback w/ interrupt example Receive interrupt with FIFO is used.

A stream of data is sent and then compared to the received stream. The sent data looks like this:

```
00 01
```

```
01 02
```

```
02 03
```

```
....
```

```
FE FF
```

```
FF 00
```

```
etc..
```

The pattern is repeated forever.

##### *External Connections*

- None

##### *Watch Variables*

- *sData* - Data to send

- *rData* - Received data

Note: Avoid keeping the memory browser open while the execution is in progress.

### 36.4.1.3 UART Loopback with DMA - SINGLE\_CORE

FILE: `uart_ex3_loopback_dma.c`

This program uses the internal loopback test mode of the UART module. Both DMA interrupts and UART FIFOs are used. When the UART transmit FIFO has enough space (as indicated by its FIFO level interrupt signal), the DMA will transfer data from global variable `sData` into the FIFO. This will be transmitted to the receive FIFO via the internal loopback.

When enough data has been placed in the receive FIFO (as indicated by its FIFO level interrupt signal), the DMA will transfer the data from the FIFO into global variable `rData`.

When all data has been placed into `rData`, a check of the validity of the data will be performed in one of the DMA channels' ISRs.

#### External Connections

- None

#### Watch Variables

- *sData* - Data to send
- *rData* - Received data

## 36.5 UART Registers

This section describes the Connectivity Manager Universal Asynchronous Interface Registers.

### 36.5.1 UART Base Address Table

**Table 36-1. UART Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
UartaRegs, UartaWriteRegs	<a href="#">UART_REGS_WRITE</a>	UARTA_BASE, UARTAWRITE_BASE	0x0006_A000	YES	YES	-	YES	YES	YES
UartbRegs, UartbWriteRegs	<a href="#">UART_REGS_WRITE</a>	UARTB_BASE, UARTBWRITE_BASE	0x0006_A800	YES	YES	-	YES	YES	YES

### 36.5.2 UART\_REGS Registers

Table 36-2 lists the memory-mapped registers for the UART\_REGS registers. All register offset addresses not listed in Table 36-2 should be considered as reserved locations and the register contents should not be modified.

**Table 36-2. UART\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	UARTDR	UART Data		<a href="#">Go</a>
2h	UARTRSR	UART Receive Status/Error Clear		<a href="#">Go</a>
Ch	UARTFR	UART Flag		<a href="#">Go</a>
10h	UARTILPR	UART IrDA Low-Power Register		<a href="#">Go</a>
12h	UARTIBRD	UART Integer Baud-Rate Divisor		<a href="#">Go</a>
14h	UARTFBRD	UART Fractional Baud-Rate Divisor		<a href="#">Go</a>
16h	UARTLCRH	UART Line Control		<a href="#">Go</a>
18h	UARTCTL	UART Control		<a href="#">Go</a>
1Ah	UARTIFLS	UART Interrupt FIFO Level Select		<a href="#">Go</a>
1Ch	UARTIM	UART Interrupt Mask		<a href="#">Go</a>
1Eh	UARTRIS	UART Raw Interrupt Status		<a href="#">Go</a>
20h	UARTMIS	UART Masked Interrupt Status		<a href="#">Go</a>
22h	UARTICR	UART Interrupt Clear		<a href="#">Go</a>
24h	UARTDMACTL	UART DMA Control		<a href="#">Go</a>
40h	UART_GLB_INT_EN	UART Global Interrupt Enable Register		<a href="#">Go</a>
42h	UART_GLB_INT_FLG	UART Global Interrupt Flag Register		<a href="#">Go</a>
44h	UART_GLB_INT_CLR	UART Global Interrupt Clear Register		<a href="#">Go</a>
52h	UART9BITADDR	UART 9-Bit Self Address		<a href="#">Go</a>
54h	UART9BITAMASK	UART 9-Bit Self Address Mask		<a href="#">Go</a>
7E0h	UARTPP	UART Peripheral Properties		<a href="#">Go</a>
7E8h	UARTPeriphID4	UART Peripheral Identification 4		<a href="#">Go</a>
7EAh	UARTPeriphID5	UART Peripheral Identification 5		<a href="#">Go</a>
7ECh	UARTPeriphID6	UART Peripheral Identification 6		<a href="#">Go</a>
7EEh	UARTPeriphID7	UART Peripheral Identification 7		<a href="#">Go</a>
7F0h	UARTPeriphID0	UART Peripheral Identification 0		<a href="#">Go</a>
7F2h	UARTPeriphID1	UART Peripheral Identification 1		<a href="#">Go</a>
7F4h	UARTPeriphID2	UART Peripheral Identification 2		<a href="#">Go</a>
7F6h	UARTPeriphID3	UART Peripheral Identification 3		<a href="#">Go</a>
7F8h	UARTPCellID0	UART PrimeCell Identification 0		<a href="#">Go</a>
7FAh	UARTPCellID1	UART PrimeCell Identification 1		<a href="#">Go</a>
7FCh	UARTPCellID2	UART PrimeCell Identification 2		<a href="#">Go</a>
7FEh	UARTPCellID3	UART PrimeCell Identification 3		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 36-3 shows the codes that are used for access types in this section.

**Table 36-3. UART\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		

**Table 36-3. UART\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W	W	Write
W1C	W 1C	Write 1 to clear
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 36.5.2.1 UARTDR Register (Offset = 0h) [Reset = 0000000h]

UARTDR is shown in [Figure 36-4](#) and described in [Table 36-4](#).

Return to the [Summary Table](#).

**IMPORTANT:** This register is read sensitive. This register is the data register (the interface to the FIFOs). For transmitted data, if the FIFO is enabled, data written to this location is pushed onto the transmit FIFO. If the FIFO is disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART. For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If the FIFO is disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

**Figure 36-4. UARTDR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				OE	BE	PE	FE	DATA							
R-0h				R-0h	R-0h	R-0h	R-0h	R-0h	R/W-0h						

**Table 36-4. UARTDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	RESERVED	R	0h	Reserved
11	OE	R	0h	UART Overrun Error 0 No data has been lost due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss. Reset type: PER.RESET
10	BE	R	0h	UART Break Error 0 No break condition has occurred 1 A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state), and the next valid start bit is received. Reset type: PER.RESET
9	PE	R	0h	UART Parity Error 0 No parity error has occurred 1 The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register. In FIFO mode, this error is associated with the character at the top of the FIFO. Reset type: PER.RESET
8	FE	R	0h	UART Framing Error 0 No framing error has occurred 1 The received character does not have a valid stop bit (a valid stop bit is 1). Reset type: PER.RESET



**Table 36-4. UARTDR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7-0	DATA	R/W	0h	<p>Data Transmitted or Received</p> <p>Data that is to be transmitted via the UART is written to this field. When read, this field contains the data that was received by the UART.</p> <p>For transmitted data, if the FIFO is enabled, data written to this location is pushed onto the transmit FIFO. If the FIFO is disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.</p> <p>For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If the FIFO is disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.</p> <p>Reset type: PER.RESET</p>

### 36.5.2.2 UARTRSR Register (Offset = 2h) [Reset = 0000000h]

UARTRSR is shown in [Figure 36-5](#) and described in [Table 36-5](#).

Return to the [Summary Table](#).

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the UARTDR register, receive status can also be read from the UARTRSR register.

If the status is read from this register, then the status information corresponds to the entry read from UARTDR prior to reading UARTRSR. The status information for overrun is set immediately when an overrun condition occurs.

The UARTRSR register cannot be written.

A write of any value to the UARTECR register clears the framing, parity, break, and overrun errors.

All the bits are cleared on reset.

**Figure 36-5. UARTRSR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												OE	BE	PE	FE
R-0h												R-0h	R-0h	R-0h	R-0h

**Table 36-5. UARTRSR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	OE	R	0h	UART Overrun Error 0 No data has been lost due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss. This bit is cleared by a write to UARTECR. The FIFO contents remain valid because no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must read the data in order to empty the FIFO. Reset type: PER.RESET
2	BE	R	0h	UART Break Error 0 No break condition has occurred 1 A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits). This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received. Reset type: PER.RESET
1	PE	R	0h	UART Parity Error 0 No parity error has occurred 1 The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register. This bit is cleared to 0 by a write to UARTECR. Reset type: PER.RESET

**Table 36-5. UARTSR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	FE	R	0h	UART Framing Error 0 No framing error has occurred 1 The received character does not have a valid stop bit (a valid stop bit is 1). This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. Reset type: PER.RESET

### 36.5.2.3 UARTFR Register (Offset = Ch) [Reset = 0000090h]

UARTFR is shown in [Figure 36-6](#) and described in [Table 36-6](#).

Return to the [Summary Table](#).

The UARTFR register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

**Figure 36-6. UARTFR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							RESERVED
R-0h							R-0h
7	6	5	4	3	2	1	0
TXFE	RXFF	TXFF	RXFE	BUSY	RESERVED	RESERVED	RESERVED
R-1h	R-0h	R-0h	R-1h	R-0h	R-0h	R-0h	R-0h

**Table 36-6. UARTFR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	TXFE	R	1h	UART Transmit FIFO Empty The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register. 0 The transmitter has data to transmit. 1 If the FIFO is disabled (FEN is 0), the transmit holding register is empty. If the FIFO is enabled (FEN is 1), the transmit FIFO is empty. Reset type: PER.RESET
6	RXFF	R	0h	UART Receive FIFO Full The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register. 0 The receiver can receive data. 1 If the FIFO is disabled (FEN is 0), the receive holding register is full. If the FIFO is enabled (FEN is 1), the receive FIFO is full. Reset type: PER.RESET
5	TXFF	R	0h	UART Transmit FIFO Full The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register. 0 The transmitter is not full. 1 If the FIFO is disabled (FEN is 0), the transmit holding register is full. If the FIFO is enabled (FEN is 1), the transmit FIFO is full. Reset type: PER.RESET

**Table 36-6. UARTFR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	RXFE	R	1h	UART Receive FIFO Empty The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register. 0 The receiver is not empty. 1 If the FIFO is disabled (FEN is 0), the receive holding register is empty. If the FIFO is enabled (FEN is 1), the receive FIFO is empty. Reset type: PER.RESET
3	BUSY	R	0h	UART Busy 0 The UART is not busy. 1 The UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register. This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled). Reset type: PER.RESET
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 36.5.2.4 UARTILPR Register (Offset = 10h) [Reset = 0000000h]

UARTILPR is shown in [Figure 36-7](#) and described in [Table 36-7](#).

Return to the [Summary Table](#).

The UARTILPR register stores the 8-bit low-power counter divisor value used to derive the low-power SIR pulse width clock.

**Figure 36-7. UARTILPR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																ILPDVSR															
R-0h																R/W-0h															

**Table 36-7. UARTILPR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	ILPDVSR	R/W	0h	<p>IrDA Low-Power Divisor</p> <p>This field contains the 8-bit low-power divisor value. The UARTILPR register stores the 8-bit low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared when reset.</p> <p>The internal IrLPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to UARTILPR. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrLPBaud16 clock. The low-power divisor value is calculated as follows:</p> $\text{ILPDVSR} = \text{SysClk} / \text{FIrLPBaud16}$ <p>where FIrLPBaud16 is nominally 1.8432 MHz. Because the IrLPBaud16 clock is used to sample transmitted data irrespective of mode, the ILPDVSR field must be programmed in both low power and normal mode, such that FIrLPBaud16 is between 1.42 and 2.12 MHz, resulting in a low-power pulse duration of 1.41-2.11 us (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but pulses greater than 1.4 us are accepted as valid pulses.</p> <p>Note: Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated</p> <p>Reset type: PER.RESET</p>

### 36.5.2.5 UARTIBRD Register (Offset = 12h) [Reset = 0000000h]

UARTIBRD is shown in [Figure 36-8](#) and described in [Table 36-8](#).

Return to the [Summary Table](#).

The UARTIBRD register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when UARTIBRD=0), in which case the UARTFBRD register is ignored. When changing the UARTIBRD register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the UARTLCRH register.

**Figure 36-8. UARTIBRD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																DIVINT															
R-0h																R/W-0h															

**Table 36-8. UARTIBRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	DIVINT	R/W	0h	Integer Baud-Rate Divisor The minimum possible divide ratio is 1 (when UARTIBRD=0), in which case the UARTFBRD register is ignored. When changing the UARTIBRD register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the UARTLCRH register. Reset type: PER.RESET

### 36.5.2.6 UARTFBRD Register (Offset = 14h) [Reset = 0000000h]

UARTFBRD is shown in [Figure 36-9](#) and described in [Table 36-9](#).

Return to the [Summary Table](#).

The UARTFBRD register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the UARTFBRD register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the UARTLCRH register. See 'Baud-Rate Generation' on page 1165 for configuration details.

**Figure 36-9. UARTFBRD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										DIVFRAC					
R-0h										R/W-0h					

**Table 36-9. UARTFBRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5-0	DIVFRAC	R/W	0h	Fractional Baud-Rate Divisor The UARTFBRD register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the UARTFBRD register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the UARTLCRH register. Reset type: PER.RESET



### 36.5.2.7 UARTLCRH Register (Offset = 16h) [Reset = 0000000h]

UARTLCRH is shown in [Figure 36-10](#) and described in [Table 36-10](#).

Return to the [Summary Table](#).

The UARTLCRH register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (UARTIBRD and/or UARTIFRD), the UARTLCRH register must also be written. The write strobe for the baud-rate divisor registers is tied to the UARTLCRH register.

**Figure 36-10. UARTLCRH Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
SPS	WLEN		FEN	STP2	EPS	PEN	BRK
R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 36-10. UARTLCRH Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	SPS	R/W	0h	UART Stick Parity Select UART Stick Parity Select 0 Stick parity is disabled (default) 1 Stick parity is enabled. When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. Reset type: PER.RESET
6-5	WLEN	R/W	0h	UART Word Length The bits indicate the number of data bits transmitted or received in a frame as follows: 0x0 5 bits (default) 0x1 6 bits 0x2 7 bits 0x3 8 bits Reset type: PER.RESET
4	FEN	R/W	0h	UART Enable FIFOs 0 The FIFOs are disabled. The FIFOs become 1-byte-deep holding registers. 1 The transmit and receive FIFO buffers are enabled (FIFO mode). Reset type: PER.RESET
3	STP2	R/W	0h	UART Two Stop Bits Select 0 One stop bit is transmitted at the end of a frame. 1 Two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. Reset type: PER.RESET

**Table 36-10. UARTLCRH Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	EPS	R/W	0h	UART Even Parity Select 0 Odd parity is performed, which checks for an odd number of 1s. 1 Even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits. This bit has no effect when parity is disabled by the PEN bit. Reset type: PER.RESET
1	PEN	R/W	0h	UART Parity Enable 0 Parity is disabled and no parity bit is added to the data frame. 1 Parity checking and generation is enabled. Reset type: PER.RESET
0	BRK	R/W	0h	UART Send Break 0 Normal use. 1 A Low level is continually output on the UnTx signal, after completing transmission of the current character. For the proper execution of the break command, software must set this bit for at least two frames (character periods). Reset type: PER.RESET

### 36.5.2.8 UARTCTL Register (Offset = 18h) [Reset = 0000300h]

UARTCTL is shown in [Figure 36-11](#) and described in [Table 36-11](#).

Return to the [Summary Table](#).

The UARTCTL register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set.

To enable the UART module, the UARTEN bit must be set. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

**Figure 36-11. UARTCTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED		RESERVED	RESERVED	RXE	TXE
R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h	R/W-1h	R/W-1h
7	6	5	4	3	2	1	0
LBE	RESERVED	HSE	EOT	RESERVED	SIRLP	SIREN	UARTEN
R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 36-11. UARTCTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13-12	RESERVED	R	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10	RESERVED	R/W	0h	Reserved
9	RXE	R/W	1h	UART Receive Enable 0 The receive section of the UART is disabled. 1 The receive section of the UART is enabled. If the UART is disabled in the middle of a receive, it completes the current character before stopping. To enable reception, the UARTEN bit must also be set. Reset type: PER.RESET
8	TXE	R/W	1h	UART Transmit Enable 0 The transmit section of the UART is disabled. 1 The transmit section of the UART is enabled. If the UART is disabled in the middle of a transmission, it completes the current character before stopping. To enable transmission, the UARTEN bit must also be set. Reset type: PER.RESET
7	LBE	R/W	0h	UART Loop Back Enable 0 Normal operation. 1 The UnTx path is fed through the UnRx path. Reset type: PER.RESET
6	RESERVED	R	0h	Reserved

**Table 36-11. UARTCTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	HSE	R/W	0h	High-Speed Enable 0 The UART is clocked using the system clock divided by 16. 1 The UART is clocked using the system clock divided by 8. Reset type: PER.RESET
4	EOT	R/W	0h	End of Transmission This bit determines the behavior of the TXRIS bit in the UARTRIS register. 0 The TXRIS bit is set when the transmit FIFO condition specified in UARTIFLS is met. 1 The TXRIS bit is set only after all transmitted data, including stop bits, have cleared the serializer. Reset type: PER.RESET
3	RESERVED	R/W	0h	Reserved
2	SIRLP	R/W	0h	UART SIR Low-Power Mode This bit selects the IrDA encoding mode. 0 Low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. 1 The UART operates in SIR Low-Power mode. Low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. Reset type: PER.RESET
1	SIREN	R/W	0h	UART SIR Enable 0 Normal operation. 1 The IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol. Reset type: PER.RESET
0	UARTEN	R/W	0h	UART Enable 0 The UART is disabled. 1 The UART is enabled. If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping. Reset type: PER.RESET

### 36.5.2.9 UARTIFLS Register (Offset = 1Ah) [Reset = 0000012h]

UARTIFLS is shown in [Figure 36-12](#) and described in [Table 36-12](#).

Return to the [Summary Table](#).

The UARTIFLS register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the UARTRIS register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level.

For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Therefore, changing the trigger level does not trigger an interrupt using the new level until another character is received.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

**Figure 36-12. UARTIFLS Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED										RXIFLSEL			TXIFLSEL		
R-0h										R/W-2h			R/W-2h		

**Table 36-12. UARTIFLS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	RESERVED	R	0h	Reserved
5-3	RXIFLSEL	R/W	2h	UART Receive Interrupt FIFO Level Select The trigger points for the receive interrupt are as follows: Value Description 0x0 RX FIFO greater than or equal to 1/8 full - at least 2 filled spots 0x1 RX FIFO greater than or equal to 1/4 full - at least 4 filled spots 0x2 RX FIFO greater than or equal to 1/2 full - at least 8 filled spots (default) 0x3 RX FIFO greater than or equal to 3/4 full - at least 12 filled spots 0x4 RX FIFO greater than or equal to 7/8 full - at least 14 filled spots 0x5-0x7 Reserved Reset type: PER.RESET
2-0	TXIFLSEL	R/W	2h	Value Description 0x0 TX FIFO less than or equal to 1/8 full - at least 14 empty spots 0x1 TX FIFO less than or equal to 1/4 full - at least 12 empty spots 0x2 TX FIFO less than or equal to 1/2 full - at least 8 empty spots (default) 0x3 TX FIFO less than or equal to 3/4 full - at least 4 empty spots 0x4 TX FIFO less than or equal to 7/8 full - at least 2 empty spots 0x5-0x7 Reserved Note: If the EOT bit in UARTCTL is set, the transmit interrupt is generated once the FIFO is completely empty and all data including stop bits have left the transmit serializer. In this case, the setting of TXIFLSEL is ignored. Reset type: PER.RESET

### 36.5.2.10 UARTIM Register (Offset = 1Ch) [Reset = 0000000h]

UARTIM is shown in [Figure 36-13](#) and described in [Table 36-13](#).

Return to the [Summary Table](#).

The UARTIM register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller.

**Figure 36-13. UARTIM Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED						DMATXIM	DMARXIM
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED			9BITIM	RESERVED	OEIM	BEIM	PEIM
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
FEIM	RTIM	TXIM	RXIM	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 36-13. UARTIM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R	0h	Reserved
17	DMATXIM	R/W	0h	Transmit DMA Interrupt Mask 0 The DMATXRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the DMATXRIS bit in the UARTRIS register is set. Reset type: PER.RESET
16	DMARXIM	R/W	0h	Receive DMA Interrupt Mask 0 The DMARXRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the DMARXRIS bit in the UARTRIS register is set. Reset type: PER.RESET
15-13	RESERVED	R	0h	Reserved
12	9BITIM	R/W	0h	9-Bit Mode Interrupt Mask 0 The 9BITRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the 9BITRIS bit in the UARTRIS register is set. Reset type: PER.RESET
11	RESERVED	R/W	0h	Reserved
10	OEIM	R/W	0h	UART Overrun Error Interrupt Mask 0 The OERIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the OERIS bit in the UARTRIS register is set. Reset type: PER.RESET

**Table 36-13. UARTIM Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	BEIM	R/W	0h	UART Break Error Interrupt Mask 0 The BERIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the BERIS bit in the UARTRIS register is set. Reset type: PER.RESET
8	PEIM	R/W	0h	UART Parity Error Interrupt Mask 0 The PERIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the PERIS bit in the UARTRIS register is set. Reset type: PER.RESET
7	FEIM	R/W	0h	UART Framing Error Interrupt Mask 0 The FERIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the FERIS bit in the UARTRIS register is set. Reset type: PER.RESET
6	RTIM	R/W	0h	UART Receive Time-Out Interrupt Mask 0 The RTRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the RTRIS bit in the UARTRIS register is set. Reset type: PER.RESET
5	TXIM	R/W	0h	UART Transmit Interrupt Mask 0 The TXRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the TXRIS bit in the UARTRIS register is set. Reset type: PER.RESET
4	RXIM	R/W	0h	UART Receive Interrupt Mask 0 The RXRIS interrupt is suppressed and not sent to the interrupt controller. 1 An interrupt is sent to the interrupt controller when the RXRIS bit in the UARTRIS register is set. Reset type: PER.RESET
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 36.5.2.11 UARTRIS Register (Offset = 1Eh) [Reset = 0000000h]

UARTRIS is shown in [Figure 36-14](#) and described in [Table 36-14](#).

Return to the [Summary Table](#).

The UARTRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

**Figure 36-14. UARTRIS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED						DMATXRIS	DMARXRIS
R-0h						R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED			9BITRIS	RESERVED	OERIS	BERIS	PERIS
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
FERIS	RTRIS	TXRIS	RXRIS	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 36-14. UARTRIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R	0h	Reserved
17	DMATXRIS	R	0h	Transmit DMA Raw Interrupt Status 0 No interrupt 1 The transmit DMA has completed. This bit is cleared by writing a 1 to the DMATXIC bit in the UARTICR register. Reset type: PER.RESET
16	DMARXRIS	R	0h	Receive DMA Raw Interrupt Status 0 No interrupt 1 The receive DMA has completed. This bit is cleared by writing a 1 to the DMARXIC bit in the UARTICR register. Reset type: PER.RESET
15-13	RESERVED	R	0h	Reserved
12	9BITRIS	R	0h	9-Bit Mode Raw Interrupt Status 0 No interrupt 1 A receive address match has occurred. This bit is cleared by writing a 1 to the 9BITIC bit in the UARTICR register. Reset type: PER.RESET
11	RESERVED	R	0h	Reserved
10	OERIS	R	0h	UART Overrun Error Raw Interrupt Status 0 No interrupt 1 An overrun error has occurred. This bit is cleared by writing a 1 to the OEIC bit in the UARTICR register. Reset type: PER.RESET



**Table 36-14. UARTRIS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	BERIS	R	0h	UART Break Error Raw Interrupt Status 0 No interrupt 1 A break error has occurred. This bit is cleared by writing a 1 to the BEIC bit in the UARTICR register. Reset type: PER.RESET
8	PERIS	R	0h	UART Parity Error Raw Interrupt Status 0 No interrupt 1 A parity error has occurred. This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register. Reset type: PER.RESET
7	FERIS	R	0h	UART Framing Error Raw Interrupt Status 0 No interrupt 1 A framing error has occurred. This bit is cleared by writing a 1 to the FEIC bit in the UARTICR register. Reset type: PER.RESET
6	RTRIS	R	0h	UART Receive Time-Out Raw Interrupt Status 0 No interrupt 1 A receive time out has occurred. This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register. Reset type: PER.RESET
5	TXRIS	R	0h	UART Transmit Raw Interrupt Status 0 No interrupt 1 If the EOT bit in the UARTCTL register is clear, the transmit FIFO level has passed through the condition defined in the UARTIFLS register. If the EOT bit is set, the last bit of all transmitted data and flags has left the serializer. This bit is cleared by writing a 1 to the TXIC bit in the UARTICR register or by writing data to the transmit FIFO until it becomes greater than the trigger level, if the FIFO is enabled, or by writing a single byte if the FIFO is disabled. Reset type: PER.RESET
4	RXRIS	R	0h	UART Receive Raw Interrupt Status 0 No interrupt 1 The receive FIFO level has passed through the condition defined in the UARTIFLS register. This bit is cleared by writing a 1 to the RXIC bit in the UARTICR register or by reading data from the receive FIFO until it becomes less than the trigger level, if the FIFO is enabled, or by reading a single byte if the FIFO is disabled. Reset type: PER.RESET
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 36.5.2.12 UARTMIS Register (Offset = 20h) [Reset = 0000000h]

UARTMIS is shown in [Figure 36-15](#) and described in [Table 36-15](#).

Return to the [Summary Table](#).

The UARTMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

**Figure 36-15. UARTMIS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED						DMATXMIS	DMARXMIS
R-0h						R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED			9BITMIS	RESERVED	OEMIS	BEMIS	PEMIS
R-0h			R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
FEMIS	RTMIS	TXMIS	RXMIS	RESERVED	RESERVED	RESERVED	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 36-15. UARTMIS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R	0h	Reserved
17	DMATXMIS	R	0h	Transmit DMA Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to the completion of the transmit DMA. This bit is cleared by writing a 1 to the DMATXIC bit in the UARTICR register. Reset type: PER.RESET
16	DMARXMIS	R	0h	Receive DMA Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to the completion of the receive DMA. This bit is cleared by writing a 1 to the DMARXIC bit in the UARTICR register. Reset type: PER.RESET
15-13	RESERVED	R	0h	Reserved
12	9BITMIS	R	0h	9-Bit Mode Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to a receive address match. This bit is cleared by writing a 1 to the 9BITIC bit in the UARTICR register. Reset type: PER.RESET
11	RESERVED	R	0h	Reserved
10	OEMIS	R	0h	UART Overrun Error Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to an overrun error. This bit is cleared by writing a 1 to the OEIC bit in the UARTICR register. Reset type: PER.RESET

**Table 36-15. UARTMIS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	BEMIS	R	0h	UART Break Error Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to a break error. This bit is cleared by writing a 1 to the BEIC bit in the UARTICR register. Reset type: PER.RESET
8	PEMIS	R	0h	UART Parity Error Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to a parity error. This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register. Reset type: PER.RESET
7	FEMIS	R	0h	UART Framing Error Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to a framing error. This bit is cleared by writing a 1 to the FEIC bit in the UARTICR register. Reset type: PER.RESET
6	RTMIS	R	0h	UART Receive Time-Out Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to a receive time out. This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register. Reset type: PER.RESET
5	TXMIS	R	0h	UART Transmit Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to passing through the specified transmit FIFO level (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set). This bit is cleared by writing a 1 to the TXIC bit in the UARTICR register or by writing data to the transmit FIFO until it becomes greater than the trigger level, if the FIFO is enabled, or by writing a single byte if the FIFO is disabled. Reset type: PER.RESET
4	RXMIS	R	0h	UART Receive Masked Interrupt Status 0 An interrupt has not occurred or is masked. 1 An unmasked interrupt was signaled due to passing through the specified receive FIFO level. This bit is cleared by writing a 1 to the RXIC bit in the UARTICR register or by reading data from the receive FIFO until it becomes less than the trigger level, if the FIFO is enabled, or by reading a single byte if the FIFO is disabled. Reset type: PER.RESET
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

### 36.5.2.13 UARTICR Register (Offset = 22h) [Reset = 0000000h]

UARTICR is shown in [Figure 36-16](#) and described in [Table 36-16](#).

Return to the [Summary Table](#).

The UARTICR register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

**Figure 36-16. UARTICR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED						DMATXIC	DMARXIC
R-0h						R-0/W1S-0h	R-0/W1S-0h
15	14	13	12	11	10	9	8
RESERVED			9BITIC	EOTIC	OEIC	BEIC	PEIC
R-0h			R/W-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h
7	6	5	4	3	2	1	0
FEIC	RTIC	TXIC	RXIC	RESERVED	RESERVED	RESERVED	RESERVED
R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h	R-0/W1S-0h

**Table 36-16. UARTICR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R	0h	Reserved
17	DMATXIC	R-0/W1S	0h	Transmit DMA Interrupt Clear Writing a 1 to this bit clears the DMATXRIS bit in the UARTRIS register and the DMATXMIS bit in the UARTMIS register. Reset type: PER.RESET
16	DMARXIC	R-0/W1S	0h	Receive DMA Interrupt Clear Writing a 1 to this bit clears the DMARXRIS bit in the UARTRIS register and the DMARXMIS bit in the UARTMIS register. Reset type: PER.RESET
15-13	RESERVED	R	0h	Reserved
12	9BITIC	R/W	0h	9-Bit Mode Interrupt Clear Writing a 1 to this bit clears the 9BITRIS bit in the UARTRIS register and the 9BITMIS bit in the UARTMIS register. Reset type: PER.RESET
11	EOTIC	R-0/W1S	0h	End of Transmission Interrupt Clear Writing a 1 to this bit clears the EOTRIS bit in the UARTRIS register and the EOTMIS bit in the UARTMIS register. Reset type: PER.RESET
10	OEIC	R-0/W1S	0h	Overrun Error Interrupt Clear Writing a 1 to this bit clears the OERIS bit in the UARTRIS register and the OEMIS bit in the UARTMIS register. Reset type: PER.RESET
9	BEIC	R-0/W1S	0h	Break Error Interrupt Clear Writing a 1 to this bit clears the BERIS bit in the UARTRIS register and the BEMIS bit in the UARTMIS register. Reset type: PER.RESET
8	PEIC	R-0/W1S	0h	Parity Error Interrupt Clear Writing a 1 to this bit clears the PERIS bit in the UARTRIS register and the PEMIS bit in the UARTMIS register. Reset type: PER.RESET

**Table 36-16. UARTICR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	FEIC	R-0/W1S	0h	Framing Error Interrupt Clear Writing a 1 to this bit clears the FERIS bit in the UARTRIS register and the FEMIS bit in the UARTMIS register. Reset type: PER.RESET
6	RTIC	R-0/W1S	0h	Receive Time-Out Interrupt Clear Writing a 1 to this bit clears the RTRIS bit in the UARTRIS register and the RTMIS bit in the UARTMIS register. Reset type: PER.RESET
5	TXIC	R-0/W1S	0h	Transmit Interrupt Clear Writing a 1 to this bit clears the TXRIS bit in the UARTRIS register and the TXMIS bit in the UARTMIS register. Reset type: PER.RESET
4	RXIC	R-0/W1S	0h	Receive Interrupt Clear Writing a 1 to this bit clears the RXRIS bit in the UARTRIS register and the RXMIS bit in the UARTMIS register. Reset type: PER.RESET
3	RESERVED	R-0/W1S	0h	Reserved
2	RESERVED	R-0/W1S	0h	Reserved
1	RESERVED	R-0/W1S	0h	Reserved
0	RESERVED	R-0/W1S	0h	Reserved

### 36.5.2.14 UARTDMACTL Register (Offset = 24h) [Reset = 0000000h]

UARTDMACTL is shown in [Figure 36-17](#) and described in [Table 36-17](#).

Return to the [Summary Table](#).

UART DMA Control

**Figure 36-17. UARTDMACTL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					DMAERR	TXDMAE	RXDMAE
R-0h					R/W-0h	R/W-0h	R/W-0h

**Table 36-17. UARTDMACTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	RESERVED	R	0h	Reserved
2	DMAERR	R/W	0h	DMA on Error 0 DMA receive requests are unaffected when a receive error occurs. 1 DMA receive requests are automatically disabled when a receive error occurs. Reset type: PER.RESET
1	TXDMAE	R/W	0h	Transmit DMA Enable 0 DMA for the transmit FIFO is disabled. 1 DMA for the transmit FIFO is enabled. Reset type: PER.RESET
0	RXDMAE	R/W	0h	Receive DMA Enable 0 DMA for the receive FIFO is disabled. 1 DMA for the receive FIFO is enabled. Reset type: PER.RESET

### 36.5.2.15 UART\_GLB\_INT\_EN Register (Offset = 40h) [Reset = 0000000h]

UART\_GLB\_INT\_EN is shown in [Figure 36-18](#) and described in [Table 36-18](#).

Return to the [Summary Table](#).

The UART\_GLB\_INT\_EN register is used to enable interrupt from UART to PIE

**Figure 36-18. UART\_GLB\_INT\_EN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESERVED
R-0h							R/W-0h

**Table 36-18. UART\_GLB\_INT\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 36.5.2.16 UART\_GLB\_INT\_FLG Register (Offset = 42h) [Reset = 0000000h]

UART\_GLB\_INT\_FLG is shown in [Figure 36-19](#) and described in [Table 36-19](#).

Return to the [Summary Table](#).

The UART\_GLB\_INT\_FLG register contains the current status of the UART interrupt

**Figure 36-19. UART\_GLB\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INT_FLG
R-0h							R-0h

**Table 36-19. UART\_GLB\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	INT_FLG	R	0h	Global Interrupt Flag for UART INT. This bit determines whether the SINTREQUEST is generated by UART This bit can be cleared by writing a 1 to the corresponding bit in the UART_GLB_INT_CLR register. Reset type: SYSRSn



### 36.5.2.17 UART\_GLB\_INT\_CLR Register (Offset = 44h) [Reset = 0000000h]

UART\_GLB\_INT\_CLR is shown in [Figure 36-20](#) and described in [Table 36-20](#).

Return to the [Summary Table](#).

The UART\_GLB\_INT\_CLR register is used to clear the interrupt flags in UART\_GLB\_INT\_FLG register.

**Figure 36-20. UART\_GLB\_INT\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							INT_FLG_CLR
R-0h							R/W1C-0h

**Table 36-20. UART\_GLB\_INT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	INT_FLG_CLR	R/W1C	0h	Global Interrupt flag clear for UART INT. This bit is used to clear the corresponding bit in the UART_GLB_INT_FLG register. Write 1 to clear the INT_FLG bit. Writing 0 has no effect. Reset type: SYSRSn

### 36.5.2.18 UART9BITADDR Register (Offset = 52h) [Reset = 0000000h]

UART9BITADDR is shown in [Figure 36-21](#) and described in [Table 36-21](#).

Return to the [Summary Table](#).

The UART9BITADDR register is used to write the specific address that should be matched with the receiving byte when the 9-bit Address Mask (UART9BITAMASK) is set to 0xFF. This register is used in conjunction with UART9BITAMASK to form a match for address-byte received.

**Figure 36-21. UART9BITADDR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
9BITEN	RESERVED						
R/W-0h	R-0h						
7	6	5	4	3	2	1	0
ADDR							
R/W-0h							

**Table 36-21. UART9BITADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15	9BITEN	R/W	0h	Enable 9-Bit Mode 0 9-bit mode is disabled. 1 9-bit mode is enabled. Reset type: PER.RESET
14-8	RESERVED	R	0h	Reserved
7-0	ADDR	R/W	0h	Self Address for 9-Bit Mode This field contains the address that should be matched when UART9BITAMASK is 0xFF. Reset type: PER.RESET

### 36.5.2.19 UART9BITAMASK Register (Offset = 54h) [Reset = 00000FFh]

UART9BITAMASK is shown in [Figure 36-22](#) and described in [Table 36-22](#).

Return to the [Summary Table](#).

The UART9BITAMASK register is used to enable the address mask for 9-bit mode. The address bits are masked to create a set of addresses to be matched with the received address byte.

**Figure 36-22. UART9BITAMASK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														MASK																	
R-0h														R/W-FFh																	

**Table 36-22. UART9BITAMASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	MASK	R/W	FFh	Self Address Mask for 9-Bit Mode This field contains the address mask that creates a set of addresses that should be matched. Reset type: PER.RESET

### 36.5.2.20 UARTPP Register (Offset = 7E0h) [Reset = 0000002h]

UARTPP is shown in [Figure 36-23](#) and described in [Table 36-23](#).

Return to the [Summary Table](#).

The UARTPP register provides information regarding the properties of the UART module.

**Figure 36-23. UARTPP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												MSE	MS	NB	SC
R-0h												R-0h	R-0h	R-1h	R-0h

**Table 36-23. UARTPP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	RESERVED	R	0h	Reserved
3	MSE	R	0h	Modem Support Extended 0 The UART module does not provide extended support for modem control. 1 The UART module provides extended support for modem control including UARTnDTR, UARTnDSR, UARTnDCD, and UARTnRI. Reset type: PER.RESET
2	MS	R	0h	Modem Support 0 The UART module does not provide support for modem control. 1 The UART module provides support for modem control including UARTnRTS and UARTnCTS. Reset type: PER.RESET
1	NB	R	1h	9-Bit Support 0 The UART module does not provide support for the transmission of 9-bit data for RS-485 support. 1 The UART module provides support for the transmission of 9-bit data for RS-485 support. Reset type: PER.RESET
0	SC	R	0h	Smart Card Support 0 The UART module does not provide smart card support. 1 The UART module provides smart card support. Reset type: PER.RESET

### 36.5.2.21 UARTPeriphID4 Register (Offset = 7E8h) [Reset = 0000060h]

UARTPeriphID4 is shown in [Figure 36-24](#) and described in [Table 36-24](#).

Return to the [Summary Table](#).

UART Peripheral Identification 4

**Figure 36-24. UARTPeriphID4 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														PID4																	
R-0h														R-60h																	

**Table 36-24. UARTPeriphID4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	PID4	R	60h	UART Peripheral ID Register [7:0] Can be used by software to identify the presence of this peripheral. Reset type: PER.RESET

### 36.5.2.22 UARTPeriphID5 Register (Offset = 7EAh) [Reset = 0000000h]

UARTPeriphID5 is shown in [Figure 36-25](#) and described in [Table 36-25](#).

Return to the [Summary Table](#).

UART Peripheral Identification 5

**Figure 36-25. UARTPeriphID5 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																PID5															
R-0h																R-0h															

**Table 36-25. UARTPeriphID5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	PID5	R	0h	UART Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral. Reset type: PER.RESET

### 36.5.2.23 UARTPeriphID6 Register (Offset = 7ECh) [Reset = 0000000h]

UARTPeriphID6 is shown in [Figure 36-26](#) and described in [Table 36-26](#).

Return to the [Summary Table](#).

UART Peripheral Identification 6

**Figure 36-26. UARTPeriphID6 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																PID6															
R-0h																R-0h															

**Table 36-26. UARTPeriphID6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	PID6	R	0h	UART Peripheral ID Register [23:16] Can be used by software to identify the presence of this peripheral. Reset type: PER.RESET

### 36.5.2.24 UARTPeriphID7 Register (Offset = 7EEh) [Reset = 0000000h]

UARTPeriphID7 is shown in [Figure 36-27](#) and described in [Table 36-27](#).

Return to the [Summary Table](#).

UART Peripheral Identification 7

**Figure 36-27. UARTPeriphID7 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														PID7																	
R-0h														R-0h																	

**Table 36-27. UARTPeriphID7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	PID7	R	0h	UART Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral. Reset type: PER.RESET



### 36.5.2.25 UARTPeriphID0 Register (Offset = 7F0h) [Reset = 0000011h]

UARTPeriphID0 is shown in [Figure 36-28](#) and described in [Table 36-28](#).

Return to the [Summary Table](#).

UART Peripheral Identification 0

**Figure 36-28. UARTPeriphID0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														PID0																	
R-0h														R-11h																	

**Table 36-28. UARTPeriphID0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	PID0	R	11h	UART Peripheral ID Register [7:0] Can be used by software to identify the presence of this peripheral. Reset type: PER.RESET

### 36.5.2.26 UARTPeriphID1 Register (Offset = 7F2h) [Reset = 0000000h]

UARTPeriphID1 is shown in [Figure 36-29](#) and described in [Table 36-29](#).

Return to the [Summary Table](#).

UART Peripheral Identification 1

**Figure 36-29. UARTPeriphID1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																PID1															
R-0h																R-0h															

**Table 36-29. UARTPeriphID1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	PID1	R	0h	UART Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral. Reset type: PER.RESET

### 36.5.2.27 UARTPeriphID2 Register (Offset = 7F4h) [Reset = 00000018h]

UARTPeriphID2 is shown in [Figure 36-30](#) and described in [Table 36-30](#).

Return to the [Summary Table](#).

UART Peripheral Identification 2

**Figure 36-30. UARTPeriphID2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																PID2															
R-0h																R-18h															

**Table 36-30. UARTPeriphID2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	PID2	R	18h	UART Peripheral ID Register [23:16] Can be used by software to identify the presence of this peripheral. Reset type: PER.RESET

### 36.5.2.28 UARTPeriphID3 Register (Offset = 7F6h) [Reset = 0000001h]

UARTPeriphID3 is shown in [Figure 36-31](#) and described in [Table 36-31](#).

Return to the [Summary Table](#).

UART Peripheral Identification 3

**Figure 36-31. UARTPeriphID3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														PID3																	
R-0h														R-1h																	

**Table 36-31. UARTPeriphID3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	PID3	R	1h	UART Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral. Reset type: PER.RESET

### 36.5.2.29 UARTPCellID0 Register (Offset = 7F8h) [Reset = 000000Dh]

UARTPCellID0 is shown in [Figure 36-32](#) and described in [Table 36-32](#).

Return to the [Summary Table](#).

UART PrimeCell Identification 0

**Figure 36-32. UARTPCellID0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														CID0																	
R-0h														R-Dh																	

**Table 36-32. UARTPCellID0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	CID0	R	Dh	UART PrimeCell ID Register [7:0] Provides software a standard cross-peripheral identification system. Reset type: PER.RESET

### 36.5.2.30 UARTPCellID1 Register (Offset = 7FAh) [Reset = 00000F0h]

UARTPCellID1 is shown in [Figure 36-33](#) and described in [Table 36-33](#).

Return to the [Summary Table](#).

UART PrimeCell Identification 1

**Figure 36-33. UARTPCellID1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CID1															
R-0h																R-F0h															

**Table 36-33. UARTPCellID1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	CID1	R	F0h	UART PrimeCell ID Register [15:8] Provides software a standard cross-peripheral identification system. Reset type: PER.RESET

### 36.5.2.31 UARTPCellID2 Register (Offset = 7FCh) [Reset = 0000005h]

UARTPCellID2 is shown in [Figure 36-34](#) and described in [Table 36-34](#).

Return to the [Summary Table](#).

UART PrimeCell Identification 2

**Figure 36-34. UARTPCellID2 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																CID2															
R-0h																R-5h															

**Table 36-34. UARTPCellID2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	CID2	R	5h	UART PrimeCell ID Register [23:16] Provides software a standard cross-peripheral identification system. Reset type: PER.RESET

### 36.5.2.32 UARTPCellID3 Register (Offset = 7FEh) [Reset = 00000B1h]

UARTPCellID3 is shown in [Figure 36-35](#) and described in [Table 36-35](#).

Return to the [Summary Table](#).

UART PrimeCell Identification 3

**Figure 36-35. UARTPCellID3 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														CID3																	
R-0h														R-B1h																	

**Table 36-35. UARTPCellID3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	CID3	R	B1h	UART PrimeCell ID Register [31:24] Provides software a standard cross-peripheral identification system. Reset type: PER.RESET



### 36.5.3 UART\_REGS\_WRITE Registers

Table 36-36 lists the memory-mapped registers for the UART\_REGS\_WRITE registers. All register offset addresses not listed in Table 36-36 should be considered as reserved locations and the register contents should not be modified.

**Table 36-36. UART\_REGS\_WRITE Registers**

Offset	Acronym	Register Name	Write Protection	Section
2h	UARTECR	UART Error Clear		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 36-37 shows the codes that are used for access types in this section.

**Table 36-37. UART\_REGS\_WRITE Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 36.5.3.1 UARTECR Register (Offset = 2h) [Reset = 0000000h]

UARTECR is shown in [Figure 36-36](#) and described in [Table 36-38](#).

Return to the [Summary Table](#).

The UARTECR register is the error clear register.

In addition to the UARTDR register, receive status can also be read from the UARTRSR register. If the status is read from this register, then the status information corresponds to the entry read from UARTDR prior to reading UARTRSR. The status information for overrun is set immediately when an overrun condition occurs.

The UARTRSR register cannot be written.

A write of any value to the UARTECR register clears the framing, parity, break, and overrun errors. All the bits are cleared on reset.

**Figure 36-36. UARTECR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														DATA																	
R-0/W-0h														R-0/W-0h																	

**Table 36-38. UARTECR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R-0/W	0h	Reserved
7-0	DATA	R-0/W	0h	Error Clear A write to this register of any data clears the framing, parity, break, and overrun flags. Reset type: PER.RESET

### 36.5.4 UART Registers to Driverlib Functions

**Table 36-39. UART Registers to Driverlib Functions**

File	Driverlib Function
<b>DR</b>	
uart.c	UART_writeCharNonBlocking
uart.c	UART_send9BitAddress
uart.h	UART_readCharNonBlocking
uart.h	UART_readChar
uart.h	UART_writeChar
<b>RSR</b>	
uart.h	UART_getRxError
<b>FR</b>	
uart.c	UART_writeCharNonBlocking
uart.c	UART_send9BitAddress
uart.c	UART_stop9BitDataMode
uart.c	UART_configure9BitDataMode
uart.h	UART_disableModule
uart.h	UART_disableModuleNonFIFO
uart.h	UART_isDataAvailable
uart.h	UART_isSpaceAvailable
uart.h	UART_readCharNonBlocking
uart.h	UART_readChar
uart.h	UART_writeChar
uart.h	UART_isBusy

**Table 36-39. UART Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ILPR</b>	
uart.h	UART_setIrDALPDivisor
<b>IBRD</b>	
uart.c	UART_setConfig
uart.c	UART_getConfig
<b>FBRD</b>	
uart.c	UART_setConfig
uart.c	UART_getConfig
<b>LCRH</b>	
uart.c	UART_setConfig
uart.c	UART_getConfig
uart.c	UART_send9BitAddress
uart.c	UART_stop9BitDataMode
uart.c	UART_configure9BitDataMode
uart.h	UART_setParityMode
uart.h	UART_getParityMode
uart.h	UART_enableModule
uart.h	UART_disableModule
uart.h	UART_enableFIFO
uart.h	UART_disableFIFO
uart.h	UART_isFIFOEnabled
uart.h	UART_setBreakConfig
<b>CTL</b>	
uart.c	UART_setConfig
uart.c	UART_getConfig
uart.h	UART_enableModule
uart.h	UART_disableModule
uart.h	UART_enableModuleNonFIFO
uart.h	UART_disableModuleNonFIFO
uart.h	UART_enableSIR
uart.h	UART_disableSIR
uart.h	UART_setTxIntMode
uart.h	UART_getTxIntMode
uart.h	UART_enableLoopback
uart.h	UART_disableLoopback
<b>IFLS</b>	
uart.h	UART_setFIFOLevel
uart.h	UART_getFIFOLevel
<b>IM</b>	
uart.h	UART_enableInterrupt
uart.h	UART_disableInterrupt
<b>RIS</b>	
uart.h	UART_getInterruptStatus
<b>MIS</b>	
uart.h	UART_getInterruptStatus

**Table 36-39. UART Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>ICR</b>	
uart.h	UART_clearInterruptStatus
<b>DMACTL</b>	
uart.h	UART_enableDMA
uart.h	UART_disableDMA
<b>GLB_INT_FLG</b>	
uart.h	UART_getGlobalInterruptFlagStatus
<b>GLB_INT_CLR</b>	
uart.h	UART_clearGlobalInterruptFlag
<b>9BITADDR</b>	
uart.h	UART_enable9Bit
uart.h	UART_disable9Bit
uart.h	UART_set9BitAddress
<b>9BITAMASK</b>	
uart.h	UART_set9BitAddress
<b>PP</b>	
-	
<b>PERIPHID4</b>	
-	
<b>PERIPHID5</b>	
-	
<b>PERIPHID6</b>	
-	
<b>PERIPHID7</b>	
-	
<b>PERIPHID0</b>	
-	
<b>PERIPHID1</b>	
-	
<b>PERIPHID2</b>	
-	
<b>PERIPHID3</b>	
-	
<b>PCELLID0</b>	
-	
<b>PCELLID1</b>	
-	
<b>PCELLID2</b>	
-	
<b>PCELLID3</b>	
-	
<b>ECR</b>	
uart.h	UART_clearRxError

## Chapter 37

# Local Interconnect Network (LIN)

---



This chapter describes the local interconnect network (LIN) module. Since this module can also operate like a conventional serial communications interface (SCI) port, this module is referred to as the SCI/LIN module in this document. In SCI compatibility mode, this module is functionally compatible to the standalone SCI module. However, since the SCI/LIN module uses a different register/bit structure, code written for this module cannot be directly ported to the standalone SCI module and conversely.

This module can be configured to operate in either SCI (UART) or LIN mode.

<b>37.1 LIN Overview</b> .....	<b>5403</b>
<b>37.2 Serial Communications Interface Module</b> .....	<b>5408</b>
<b>37.3 Local Interconnect Network Module</b> .....	<b>5426</b>
<b>37.4 Low-Power Mode</b> .....	<b>5448</b>
<b>37.5 Emulation Mode</b> .....	<b>5450</b>
<b>37.6 Software</b> .....	<b>5451</b>
<b>37.7 SCI/LIN Registers</b> .....	<b>5452</b>

## 37.1 LIN Overview

The SCI/LIN is compliant to the LIN 2.1 protocol specified in the *LIN Specification Package*. The SCI/LIN module can be programmed to work either as an SCI or as a LIN. The SCI hardware features are augmented to achieve LIN compatibility.

The SCI module is a universal asynchronous receiver-transmitter (UART) that implements the standard non-return to zero format.

The LIN standard is based on the SCI (UART) serial data link format. The communication concept is single-commander/multiple-responder with a message identification for multicast transmission between any network nodes.

Throughout the chapter, compatibility mode refers to SCI mode functionality of the SCI/LIN module. [Section 37.2](#) explains about the SCI functionality and [Section 37.3](#) explains about the LIN functionality. Though the registers are common for LIN and SCI, the register descriptions has notes to identify the register and bit usage in different modes.

### 37.1.1 SCI Features

The following are the features of the SCI module:

- Standard universal asynchronous receiver-transmitter (UART) communication
- Supports full- or half-duplex operation
- Standard non-return to zero (NRZ) format
- Double-buffered receive and transmit functions in compatibility mode
- Supports two individually enabled interrupt lines: level 0 and level 1
- Configurable frame format of 3 to 13 bits per character based on the following:
  - Data word length programmable from one to eight bits
  - Additional address bit in address-bit mode
  - Parity programmable for zero or one parity bit, odd or even parity
  - Stop programmable for one or two stop bits
- Asynchronous communication mode
- Two multiprocessor communication formats allow communication between more than two devices
- Sleep mode is available to free CPU resources during multiprocessor communication and then wake up to receive an incoming message
- The 24-bit programmable baud rate supports  $2^{24}$  different baud rates provide high accuracy baud rate selection
- At 100MHz peripheral clock, 3.125Mbps is the maximum baud rate achievable
- Capability to use direct memory access (DMA) for transmit and receive data
- Five error flags and seven status flags provide detailed information regarding SCI events
- Two external pins: LINRX and LINTX
- Multibuffered receive and transmit units

---

#### Note

The SCI/LIN module is functionally compatible with the C2000™ SCI modules, but not directly software compatible due to different register control structures.

The SCI/LIN module does not support UART hardware flow control. This feature can be implemented in software using a general-purpose I/O pin.

The SCI/LIN module does not support isosynchronous mode as there is no SCICLK pin.

---

### 37.1.2 LIN Features

The following are the features of the LIN module:

- Compatibility with LIN 1.3 , 2.0, and 2.1 protocols
- Configurable baud rate up to 20 kbps
- Two external pins: LINRX and LINTX.
- Multibuffered receive and transmit units
- Identification masks for message filtering
- Automatic commander header generation
  - Programmable synchronization break field
  - Synchronization field
  - Identifier field
- Responder Automatic Synchronization
  - Synchronization break detection
  - Optional baud rate update
  - Synchronization validation
- $2^{31}$  programmable transmission rates with 7 fractional bits
- Wakeup on LINRX dominant level from transceiver
- Automatic wakeup support
  - Wakeup signal generation
  - Expiration times on wakeup signals
- Automatic bus idle detection
- Error detection
  - Bit error
  - Bus error
  - No-response error
  - Checksum error
  - Synchronization field error
  - Parity error
- Capability to use Direct Memory Access (DMA) for transmit and receive data.
- 2 interrupt lines with priority encoding for:
  - Receive
  - Transmit
  - ID, error, and status
- Support for LIN 2.0 checksum
- Enhanced synchronizer finite state machine (FSM) support for frame processing
- Enhanced handling of extended frames
- Enhanced baud rate generator
- Update wakeup/go to sleep

### 37.1.3 LIN Related Collateral

#### Foundational Materials

- [C2000 Academy - LIN](#)
- [LIN Protocol and Physical Layer Requirements Application Report](#)
- [Local Interconnect Network \(LIN\) Overview and Training \(Video\)](#)

### 37.1.4 Block Diagram

The SCI/LIN module contains the core SCI block with added sub-blocks to support LIN protocol.

The three major components of the SCI Module are:

- **Transmitter (TX)** contains two major registers to perform the double-buffering:
  - The transmitter data buffer register (SCITD) contains data loaded by the CPU to be transferred to the shift register for transmission.
  - The transmitter shift register (SCITXSHF) loads data from the data buffer (SCITD) and shifts data onto the LINTX pin, one bit at a time.
- **Baud Clock Generator**
  - A programmable baud generator produces a baud clock scaled from the input clock VCLK
  - LIN VCLK is based on the SYSCLK frequency. VCLK input from SYSCLK and can be divided by 1, 2, or 4 using the CLK\_CFG\_REGS PERCLKDIVSEL.LINxCLKDIV field for each LIN module individually. By default, VCLK input is SYSCLK divided by 2
- **Receiver (RX)** contains two major registers to perform the double-buffering:
  - The receiver shift register (SCIRXSHF) shifts data in from the LINRX pin one bit at a time and transfers completed data into the receive data buffer.
  - The receiver data buffer register (SCIRD) contains received data transferred from the receiver shift register

The SCI receiver and transmitter are double-buffered, and each has a separate enable and interrupt bits. The receiver and transmitter can each be operated independently or simultaneously in full duplex mode.

To maintain data integrity, the SCI checks the data the SCI receives for breaks, parity, overrun, and framing errors. The bit rate (baud) is programmable to over 16 million different rates through a 24-bit baud-select register. [Figure 37-1](#) shows the detailed SCI block diagram.

The SCI/LIN module is based on the standalone SCI with the addition of an error detector (parity calculator, checksum calculator, and bit monitor), a mask filter, a synchronizer, and a multibuffered receiver and transmitter. The SCI interface, the DMA control sub-blocks and the baud generator are modified as part of the hardware enhancements for LIN compatibility. [Figure 37-2](#) shows the SCI/LIN block diagram.






Figure 37-1. SCI Block Diagram




Figure 37-2. SCI/LIN Block Diagram

## 37.2 Serial Communications Interface Module

### 37.2.1 SCI Communication Formats

The SCI module can be configured to meet the requirements of many applications. Because communication formats vary depending on the specific application, many attributes of the SCI/LIN are user configurable. The configuration options are:

- SCI Frame format
- SCI Timing modes
- SCI Baud rate
- SCI Multiprocessor modes

#### 37.2.1.1 SCI Frame Formats

The SCI uses a programmable frame format. All frames consist of the following:


- One start bit
- One to eight data bits
- Zero or one address bit
- Zero or one parity bit
- One or two stop bits

The frame format for both the transmitter and receiver is programmable through the bits in the SCIGCR1 register. Both receive and transmit data is in nonreturn to zero (NRZ) format, which means that the transmit and receive lines are at logic high when idle. Each frame transmission begins with a start bit, in which the transmitter pulls the SCI line low (logic low). Following the start bit, the frame data is sent and received least significant bit first (LSB).

An address bit is present in each frame if the SCI is configured to be in address-bit mode but is not present in any frame if the SCI is configured for idle-line mode. The format of frames with and without the address bit is illustrated in [Figure 37-3](#).

A parity bit is present in every frame when the PARITY ENA bit is set. The value of the parity bit depends on the number of one bits in the frame and whether odd or even parity has been selected using the PARITY ENA bit. Both examples in [Figure 37-3](#) have parity enabled.

All frames include one stop bit, which is always a high level. This high level at the end of each frame is used to indicate the end of a frame to make sure synchronization between communicating devices. Two stop bits are transmitted, if the STOP bit in SCIGCR1 register is set. The examples shown in [Figure 37-3](#) use one stop bit per frame.



**Figure 37-3. Typical SCI Data Frame Formats**

### 37.2.1.2 SCI Asynchronous Timing Mode

The SCI can be configured to use the asynchronous timing mode using TIMING MODE bit in SCIGCR1 register.

The asynchronous timing mode uses only the receive and transmit data lines to interface with devices using the standard universal asynchronous receiver-transmitter (UART) protocol.

In the asynchronous timing mode, each bit in a frame has a duration of 16 SCI baud clock periods. Each bit therefore consists of 16 samples (one for each clock period). When the SCI is using asynchronous mode, the baud rates of all communicating devices must match as closely as possible. Receive errors result from devices communicating at different baud rates.

With the receiver in the asynchronous timing mode, the SCI detects a valid start bit if the first four samples after a falling edge on the LINRX pin are of logic level 0. As soon as a falling edge is detected on LINRX, the SCI assumes that a frame is being received and synchronizes to the bus.

To prevent interpreting noise as Start bit SCI expects LINRX line to be low for at least four contiguous SCI baud clock periods to detect a valid start bit. The bus is considered idle if this condition is not met. When a valid start bit is detected, the SCI determines the value of each bit by sampling the LINRX line value during the seventh, eighth, and ninth SCI baud clock periods. A majority vote of these three samples is used to determine the value stored in the SCI receiver shift register. By sampling in the middle of the bit, the SCI reduces errors caused by propagation delays and rise and fall times and data line noises. Figure 37-4 illustrates how the receiver samples a start bit and a data bit in asynchronous timing mode.

The transmitter transmits each bit for a duration of 16 SCI baud clock periods. During the first clock period for a bit, the transmitter shifts the value of that bit onto the LINTX pin. The transmitter then holds the current bit value on LINTX for 16 SCI baud clock periods.




Figure 37-4. Asynchronous Communication Bit Timing

### 37.2.1.3 SCI Baud Rate

The SCI/LIN has an internally generated serial clock determined by the peripheral VCLK and the prescalers P and M in this register. The SCI uses the 24-bit integer prescaler P value in the BRS register to select the required baud rates. The additional 4-bit fractional divider M refines the baud rate selection.

In asynchronous timing mode, the SCI generates a baud clock according to the following formula:

$$SCICLK \text{ Frequency} = \frac{VCLK \text{ Frequency}}{P + 1 + \frac{M}{16}}$$

$$\text{Asynchronous baud value} = \frac{SCICLK \text{ Frequency}}{16}$$

For P = 0,

$$\text{Asynchronous baud value} = \frac{VCLK \text{ Frequency}}{32}$$

### 37.2.1.3.1 Superfractional Divider, SCI Asynchronous Mode

The superfractional divider is available in SCI asynchronous mode (idle-line and address-bit mode). Building on the 4-bit fractional divider M (BRS[27:24]), the superfractional divider uses an additional 3-bit modulating value (see [Table 37-2](#)). The bits with a 1 in the table have an additional VCLK period added to the  $T_{bit}$ . If the character length is more than 10, then the modulation table is a rolled-over version of the original table ([Table 37-1](#)), as shown in [Table 37-2](#).

The baud rate varies over a data field to average according to the BRS[30:28] value by a “d” fraction of the peripheral internal clock:  $0 < d < 1$ . See [Figure 37-5](#) for a simple Average “d” calculation based on “U” value (BRS[30:28]).

The instantaneous bit time is expressed in terms of  $T_{VCLK}$  as follows:

For all P other than 0, and all M and d (0 or 1),

$$T^{i bit} = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK}$$

For P = 0,  $T_{bit} = 32T_{VCLK}$

The averaged bit time is expressed in terms of  $T_{VCLK}$  as follows:

For all P other than 0, and all M and d ( $0 < d < 1$ ),

$$T^{a bit} = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK}$$

For P = 0,  $T_{bit} = 32T_{VCLK}$

**Table 37-1. Superfractional Bit Modulation for SCI Mode (Normal Configuration)**



Normal Configuration = Start Bit + 8 Data Bits + Stop Bit										
BRS[30:28]	Start Bit	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]	Stop Bit
0h	0	0	0	0	0	0	0	0	0	0
1h	1	0	0	0	0	0	0	0	1	0
2h	1	0	0	0	1	0	0	0	1	0
3h	1	0	1	0	1	0	0	0	1	0
4h	1	0	1	0	1	0	1	0	1	0
5h	1	1	1	0	1	0	1	0	1	1
6h	1	1	1	0	1	1	1	0	1	1
7h	1	1	1	1	1	1	1	0	1	1

**Table 37-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration)**

Maximum Configuration = Start Bit + 8 Data Bits + Addr Bit + Parity Bit + Stop Bit 0 + Stop Bit 1													
BRS[30:28]	Start Bit	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]	Addr	Parity	Stop0	Stop1
0h	0	0	0	0	0	0	0	0	0	0	0	0	0
1h	1	0	0	0	0	0	0	0	1	0	0	0	0
2h	1	0	0	0	1	0	0	0	1	0	0	0	1
3h	1	0	1	0	1	0	0	0	1	0	1	0	1
4h	1	0	1	0	1	0	1	0	1	0	1	0	1
5h	1	1	1	0	1	0	1	0	1	1	1	0	1
6h	1	1	1	0	1	1	1	0	1	1	1	0	1
7h	1	1	1	1	1	1	1	0	1	1	1	1	1

**Table 37-3. SCI Mode (Minimum Configuration)**

Minimum Configuration = Start Bit + 1 Data Bit + Stop Bit			
BRS[30:28]	Start Bit	D[0]	Stop Bit
0h	0	0	0
1h	1	0	0
2h	1	0	0
3h	1	0	1
4h	1	0	1
5h	1	1	1
6h	1	1	1
7h	1	1	1

**Normal Data Frame with BRS[31:28] = 0**

**Normal Data Frame with BRS[31:28] = 1**

**Figure 37-5. Superfractional Divider Example**

**Table 37-4. Comparative Baud Values for Different P Values, Asynchronous Mode**

VCLK = 50MHz				
24-Bit Register Value		Baud Rate Selected		
Decimal	Hex	Ideal	Actual	Percent Error
26	00 001A	115200	115740	0.47
53	00 0035	57600	57870	0.47
80	00 0050	38400	38580	0.47
162	00 00A2	19200	19172	-0.15
299	00 012B	10400	10417	0.16
325	00 0145	9600	9586	-0.15
399	00 018F	7812.5	7812.5	0.00
650	00 028A	4800	4800	0.00
15624	00 3BA0	200	200	0.00
624999	09 8967	5	5	0.00

#### 37.2.1.4 SCI Multiprocessor Communication Modes

In some applications, the SCI can be connected to more than one serial communication device. In such a multiprocessor configuration, several frames of data can be sent to all connected devices or to an individual device. In the case of data sent to an individual device, the receiving devices must determine when the devices are being addressed. When a message is not intended for them, the devices can ignore the following data. When only two devices make up the SCI network, addressing is not needed, so multiprocessor communication schemes are not required.

SCI supports two multiprocessor communication modes which can be selected using COMM MODE bit:

- Idle-Line Mode
- Address Bit Mode

When the SCI is not used in a multiprocessor environment, software can consider all frames as data frames. In this case, the only distinction between the idle-line and address-bit modes is the presence of an extra bit (the address bit) in each frame sent with the address-bit protocol.

The SCI allows full-duplex communication where data can be sent and received using the transmit and receive pins simultaneously. However, the protocol used by the SCI assumes that only one device transmits data on the same bus line at any one time. No arbitration is done by the SCI.



### 37.2.1.4.1 Idle-Line Multiprocessor Modes

In idle-line multiprocessor mode, a frame that is preceded by an idle period (10 or more idle bits) is an address frame. A frame that is preceded by fewer than 10 idle bits is a data frame. Figure 37-6 illustrates the format of several blocks and frames with idle-line mode.

There are two ways to transmit an address frame using idle-line mode:

**Method 1:** In software, deliberately leave an idle period between the transmission of the last data frame of the previous block and the address frame of the new block.

**Method 2:** Configure the SCI to automatically send an idle period between the last data frame of the previous block and the address frame of the new block.

Although Method 1 is only accomplished by a delay loop in software, Method 2 can be implemented by using the transmit buffer and the TXWAKE bit in the following manner:

Step 1: Write a 1 to the TXWAKE bit.


Step 2: Write a dummy data value to the SCITD register. This triggers the SCI to begin the idle period as soon as the transmitter shift register is empty.

Step 3: Wait for the SCI to clear the TXWAKE flag.

Step 4: Write the address value to SCITD.

As indicated by Step 3, software can wait for the SCI to clear the TXWAKE bit. However, the SCI clears the TXWAKE bit at the same time the SCI sets TXRDY (that is, transfers data from SCITD into SCITXSHF). Therefore, if the TX INT ENA bit is set, the transfer of data from SCITD to SCITXSHF causes an interrupt to be generated at the same time that the SCI clears the TXWAKE bit. If this interrupt method is used, software is not required to poll the TXWAKE bit waiting for the SCI to clear the bit.

When idle-line multiprocessor communications are used, software must make sure that the idle time exceeds 10 bit periods before addresses (using one of the methods mentioned above), and software must also make sure that data frames are written to the transmitter quickly enough to be sent without a delay of 10 bit periods between frames. Failure to comply with these conditions results in data interpretation errors by other devices receiving the transmission.




**Figure 37-6. Idle-Line Multiprocessor Communication Format**

**37.2.1.4.2 Address-Bit Multiprocessor Mode**

In the address-bit protocol, each frame has an extra bit immediately following the data field called an address bit. A frame with the address bit set to 1 is an address frame; a frame with the address bit set to 0 is a data frame. The idle period timing is irrelevant in this mode. Figure 37-7 illustrates the format of several blocks and frames with the address-bit mode.

When address-bit mode is used, the value of the TXWAKE bit is the value sent as the address bit. To send an address frame, software must set the TXWAKE bit. This bit is cleared as the contents of the SCITD are shifted from the TXWAKE register so that all frames sent are data except when the TXWAKE bit is written as a 1.

No dummy write to SCITD is required before an address frame is sent in address-bit mode. The first byte written to SCITD after the TXWAKE bit is written to 1 is transmitted with the address bit set when address-bit mode is used.



**Figure 37-7. Address-Bit Multiprocessor Communication Format**

### 37.2.1.5 SCI Multibuffered Mode


To reduce CPU load when receiving or transmitting data in interrupt mode or DMA mode, the SCI/LIN module has eight separate receive and transmit buffers. Multibuffered mode is enabled by setting the MBUF MODE bit.

The multibuffer 3-bit counter counts the data bytes transferred from the SCIRXSHF register to the RDy receive buffers and TDy transmit buffers register to SCITXSHF register. The 3-bit compare register contains the number of data bytes expected to be received or transmitted. The LENGTH value in SCIFORMAT register indicates the expected length and is used to load the 3-bit compare register.

A receive interrupt (RX interrupt; see the SCIINTVECT0 and SCIINTVECT1 registers), and a receive ready RXRDY flag set in SCIFLR register, as well as a DMA request (RXDMA) can occur after receiving a response if there are no response receive errors for the frame (such as, there is, frame error, and overrun error).

A transmit interrupt (TX interrupt), and a transmit ready flag (TXRDY flag in SCIFLR register), and a DMA request (TXDMA) can occur after transmitting a response.

Figure 37-8 and Figure 37-9 show the receive and transmit multibuffer functional block diagram, respectively.



**Figure 37-8. Receive Buffers**





Figure 37-9. Transmit Buffers

### 37.2.2 SCI Interrupts

The SCI/LIN module has two interrupt lines, level 0 and level 1, to the vectored interrupt manager (VIM) module (see [Figure 37-10](#)). Two offset registers SCIINTVECT0 and SCIINTVECT1 determine which flag triggered the interrupt according to the respective priority encoders. Each interrupt condition has a bit to enable/disable the interrupt in the SCISSETINT and SCICLRINT registers, respectively.

Each interrupt also has a bit that can be set as interrupt level 0 (INT0) or as interrupt level 1 (INT1). By default, interrupts are in interrupt level 0. SCISSETINTLVL sets a given interrupt to level 1. SCICLEARINTLVL resets a given interrupt level to the default level 0.

The interrupt vector registers SCIINTVECT0 and SCIINTVECT1 return the vector of the pending interrupt line INT0 or INT1. If more than one interrupt is pending, the interrupt vector register holds the highest priority interrupt.



**Figure 37-10. General Interrupt Scheme**




Figure 37-11. Interrupt Generation for Given Flags

### 37.2.2.1 Transmit Interrupt

To use transmit interrupt functionality, SETTXINT bit must be enabled and SET\_TX\_DMA bit must be cleared in the SCISSETINT register. The transmit ready (TXRDY) flag is set when the SCI transfers the contents of SCITD/TDy to the shift register, SCITXSHF. The TXRDY flag indicates that SCITD/TDy is ready to be loaded with more data. In addition, the SCI sets the TX EMPTY bit if both the SCITD/TDy and SCITXSHF registers are empty. If the SETTXINT bit is set, then a transmit interrupt is generated when the TXRDY flag goes high. The transmit interrupt is not generated immediately after setting the SETTXINT bit unlike the transmit DMA request. The transmit interrupt is generated only after the first transfer from SCITD/TDy to SCITXSHF, that is first data has to be written to SCITD/TDy before any interrupt gets generated. To transmit further data, data can be written to SCITD/TDy in the transmit interrupt service routine.

Writing data to the SCITD/TDy register clears the TXRDY bit. When this data has been moved to the SCITXSHF register, the TXRDY bit is set again. The interrupt request can be suspended by setting the CLRTXINT bit in the SCICLEARINT register; however, when the SETTXINT bit is again set to 1, the TXRDY interrupt is asserted again. The transmit interrupt request can be eliminated until the next series of values is written to SCITD/TDy, by disabling the transmitter using the TXENA bit, by a software reset SWnRST, or by a device hardware reset.

### 37.2.2.2 Receive Interrupt

The receive ready (RXRDY) flag is set when the SCI transfers newly received data from SCIRXSHF to SCIRD/RDy. The RXRDY flag therefore indicates that the SCI has new data to be read. Receive interrupts are enabled by the SETRXINT bit in the SCISSETINT register. If the SETRXINT is set when the SCI sets the RXRDY flag, then a receive interrupt is generated. The received data can be read in the Interrupt Service routine.

On a device with a DMA controller, the SET\_RX\_DMA bit in the SCISSETINT register must be cleared to select interrupt functionality.

### 37.2.2.3 WakeUp Interrupt

SCI sets the WAKEUP flag if bus activity on the RX line either prevents power-down mode from being entered, or RX line activity causes an exit from power-down mode. If enabled (SCISSETINT.SETWAKEUPINT is set), the wakeup interrupt is triggered once the WAKEUP flag in the SCIFLR register is set.

### 37.2.2.4 Error Interrupts

The following error detections are supported with an interrupt by the SCI module:

- Parity errors (PE)
- Frame errors (FE)
- Break Detect errors (BRKDT)
- Overrun errors (OE)
- Bit errors (BE)

There are 16 interrupt sources in the SCI/LIN module. In SCI mode, 8 interrupts are supported, as listed in [Table 37-5](#).

If all of these errors (PE, FE, BRKDT, OE, BE) are flagged, an interrupt for the flagged errors is generated if enabled. A message is valid for both the transmitter and the receiver, if there is no error detected until the end of the frame. Each of these flags is located in the receiver status (SCIFLR) register ([Table 37-6](#) and [Table 37-7](#)).

**Table 37-5. SCI/LIN Interrupts**

Offset <sup>(1)</sup>	Interrupt	Applicable to SCI	Applicable to LIN
0	No interrupt	-	-
1	Wakeup	Yes	Yes
2	Inconsistent-sync-field error (ISFE)	No	Yes
3	Parity error (PE)	Yes	Yes
4	ID	No	Yes
5	Physical bus error (PBE)	No	Yes
6	Frame error (FE)	Yes	Yes
7	Break detect (BRKDT)	Yes	No
8	Checksum error (CE)	No	Yes
9	Overrun error (OE)	Yes	Yes
10	Bit error (BE)	Yes	Yes
11	Receive	Yes	Yes
12	Transmit	Yes	Yes
13	No-response error (NRE)	No	Yes
14	Timeout after wakeup signal (150ms)	No	Yes
15	Timeout after three wakeup signals (1.5s)	No	Yes
16	Timeout (Bus Idle, 4s)	No	Yes

(1) Offset 1 is the highest priority. Offset 16 is the lowest priority.

**Table 37-6. SCI Receiver Status Flags**

SCI Flag	Register	Bit	Value After Reset <sup>(1)</sup>
CE	SCIFLR	29	0
ISFE	SCIFLR	28	0
NRE	SCIFLR	27	0
FE	SCIFLR	26	0
OE	SCIFLR	25	0
PE	SCIFLR	24	0
RXWAKE	SCIFLR	12	0
RXRDY	SCIFLR	9	0
BUSY	SCIFLR	3	0
IDLE	SCIFLR	2	1
WAKEUP	SCIFLR	1	0
BRKDT	SCIFLR	0	0

(1) The flags are frozen with the reset value while SWnRST = 0.

**Table 37-7. SCI Transmitter Status Flags**

SCI Flag	Register	Bit	Value After Reset <sup>(1)</sup>
BE	SCIFLR	31	0
PBE	SCIFLR	30	0
TXWAKE	SCIFLR	10	0
TXEMPTY	SCIFLR	11	1
TXRDY	SCIFLR	8	1

(1) The flags are frozen with the reset value while SWnRST = 0.



### 37.2.3 SCI DMA Interface

DMA requests for receive (RXDMA request) and transmit (TXDMA request) are available for the SCI/LIN module. The DMA must be configured to transfer to/from the SCITD/SCIRD register if multibuffer mode is disabled (MБУFMODE in the SCIGCR1 register is cleared), and to/from the TDy/RDy registers if multibuffer mode is enabled (MБУFMODE in the SCIGCR1 register is set.)

#### 37.2.3.1 Receive DMA Requests

This DMA functionality is enabled/disabled by the CPU using the SETRXDMA/CLRRXDMA bits, respectively.

In multibuffered SCI mode with DMA enabled, the receiver loads the RDy buffers for each received character. RXDMA request is triggered once the last character of the programmed number of characters (LENGTH) are received and copied to the corresponding RDy buffer successfully.

If the multibuffer option is disabled, then DMA requests are generated on a byte-per-byte basis.

In multiprocessor mode, the SCI can generate receiver interrupts for address frames and DMA requests for data frames or DMA requests for both. This is controlled by the SET\_RX\_DMA\_ALL bit.

In multiprocessor mode with the SLEEP bit set, no DMA request is generated for received data frames. The software must clear the SLEEP bit before data frames can be received.

#### 37.2.3.2 Transmit DMA Requests

DMA functionality is enabled/disabled by the CPU with SET\_TX\_DMA/CLR\_TX\_DMA bits, respectively.

In multibuffered SCI mode once TXRDY bit is set or after a transmission of programmed number of characters (LENGTH) (up to eight data bytes stored in the transmit buffers (TDy) in the LINTD0 and LINTD1 registers), a DMA request is generated to reload the transmit buffer for the next transmission. If the multibuffer option is disabled, then DMA requests are generated on a byte-per-byte basis.

### 37.2.4 SCI Configurations

Before the SCI sends or receives data, the SCI registers can be properly configured. Upon power-up or a system-level reset, each bit in the SCI registers is set to a default state. The registers are writable only after the RESET bit in the SCIGCR0 register is set to 1. Of particular importance is the SWnRST bit in the SCIGCR1 register. The SWnRST is an active-low bit initialized to 0 and keeps the SCI in a reset state until the bit is programmed to 1. Therefore, all SCI configuration can be completed before a 1 is written to the SWnRST bit.

The following list details the configuration steps that software can perform prior to the transmission or reception of data. As long as the SWnRST bit is cleared to 0 the entire time that the SCI is being configured, the order in which the registers are programmed is not important.

- Enable SCI by setting the RESET bit to 1.
- Clear the SWnRST bit to 0 before SCI is configured.
- Select the desired frame format by programming the SCIGCR1 register.
- Set both the RX FUNC and TX FUNC bits in SCIPIO0 to 1 to configure the LINRX and LINTX pins for SCI functionality.
- Select the baud rate to be used for communication by programming the BRS register.
- Set the CLOCK bit in SCIGCR1 to 1 to select the internal clock.
- Set the CONT bit in SCIGCR1 to 1 to make SCI not halt for an emulation breakpoint until the current reception or transmission is complete (this bit is used only in an emulation environment).
- Set the LOOP BACK bit in SCIGCR1 to 1 to connect the transmitter to the receiver internally (this feature is used to perform a self-test).
- Set the RXENA bit in SCIGCR1 to 1, if data is to be received.
- Set the TXENA bit in SCIGCR1 to 1, if data is to be transmitted.
- Set the SWnRST bit to 1 after SCI is configured.
- Perform receiving or transmitting data (see [Section 37.2.4.1](#) or [Section 37.2.4.2](#)).

#### 37.2.4.1 Receiving Data

The SCI receiver is enabled to receive messages, if both the RX FUNC bit and the RXENA bit are set to 1. If the RX FUNC bit is not set, the LINRX pin functions as a general-purpose I/O pin rather than as an SCI function pin.

SCI module can receive data in one of the following modes:

- Single-Buffer (Normal) Mode
- Multibuffer Mode

After a valid idle period is detected, data is automatically received as the data arrives on the LINRX pin.

##### 37.2.4.1.1 Receiving Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUFMODE bit in SCIGCR1 is cleared to 0. In this mode, SCI sets the RXRDY bit when the SCI transfers newly received data from SCIRXSHF to SCIRD. The RXRDY bit is cleared after the new data in SCIRD has been read. Also, as data is transferred from SCIRXSHF to SCIRD, the FE, OE, or PE flags are set if any of these error conditions were detected in the received data. These error conditions are supported with configurable interrupt capability. The wakeup and break-detect status bits are also set if one of these errors occurs, but the bits do not necessarily occur at the same time that new data is being loaded into SCIRD.

You can receive data by:

1. Polling the Receive Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for the RXRDY bit and read the data from the SCIRD register once the RXRDY bit is set high. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use either the interrupt or DMA method. To use the interrupt method, set the SETRXINT bit. To use the DMA method, set the SET\_RX\_DMA bit. Either an interrupt or a DMA request is generated the moment the RXRDY bit is set.

#### 37.2.4.1.2 Receiving Data in Multibuffer Mode

Multibuffer mode is selected when the MBUFMODE bit in SCIGCR1 is set to 1. In this mode, SCI sets the RXRDY bit after receiving the programmed number of data in the receive buffer, the complete frame. The error condition detection logic is similar to the single-buffer mode, except that this logic monitors for the complete frame. Like single-buffer mode, use the polling, DMA, or interrupt method to read the data. The RXRDY bit is automatically cleared after the new data in SCIRD has been read.

#### 37.2.4.2 Transmitting Data

The SCI transmitter is enabled if both the TXFUNC bit and the TXENA bit are set to 1. If the TXFUNC bit is not set, the LINTX pin functions as a general-purpose I/O pin rather than as an SCI function pin. Any value written to the SCITD/TDy before TXENA is set to 1 is not transmitted. Both of these control bits allow for the SCI transmitter to be held inactive independently of the receiver.

The SCI module can transmit data in one of the following modes:

- Single-Buffer (Normal) Mode
- Multibuffered or Buffered SCI Mode

##### 37.2.4.2.1 Transmitting Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUFMODE bit in SCIGCR1 is cleared to 0. In this mode, the SCI waits for data to be written to SCITD, transfers the data to SCITXSHF, and transmits the data. The TXRDY and TXEMPTY bits indicate the status of the transmit buffers. That is, when the transmitter is ready for data to be written to SCITD, the TXRDY bit is set. Additionally, if both SCITD and SCITXSHF are empty, then the TXEMPTY bit is also set.

You can transmit data by:

1. Polling the Transmit Ready Flag
2. Transmit Interrupt
3. DMA

With the polling method, software can poll for the TXRDY bit to go high before writing the data to the SCITD register. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use the interrupt or DMA method. To use the interrupt method, the SETTXINT bit is set. To use the DMA method, the SET\_TX\_DMA bit is set. Either an interrupt or a DMA request is generated the moment the TXRDY bit is set. When the SCI has completed transmission of all pending frames, the SCITXSHF register and SCITD are empty, the TXRDY bit is set, and an interrupt/DMA request is generated, if enabled. Because all data has been transmitted, the interrupt/DMA request must be halted. This can either be done by disabling the transmit interrupt (CLRTXINT) / DMA request (CLRTXDMA bit), or by disabling the transmitter (clear TXENA bit).

---

#### Note

The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0 or SCIINTVECT1 register.

---

##### 37.2.4.2.2 Transmitting Data in Multibuffer Mode

Multibuffer mode is selected when the MBUFMODE bit in SCIGCR1 is set to 1. Like single-buffer mode, you can use the polling, DMA, or interrupt method to write the data to be transmitted. The transmitted data has to be written to the SCITD registers. The SCI waits for data to be written to the SCITD register and then transfers the programmed number of bytes to SCITXSHF to transmit one by one automatically.

### 37.2.5 SCI Low-Power Mode

The SCI/LIN can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SCI/LIN. During global low-power mode, all clocks to the SCI/LIN are turned off so the module is completely inactive.

Local low-power mode is asserted by setting the POWERDOWN bit; setting this bit stops the clocks to the SCI/LIN internal logic and the module registers. Setting the POWERDOWN bit causes the SCI to enter local low-power mode and clearing the POWERDOWN bit causes SCI/LIN to exit from local low-power mode. All the registers are accessible during local power-down mode as any register access enables the clock to SCI for that particular access alone.

The wakeup interrupt is used to allow the SCI to exit low-power mode automatically when a low level is detected on the LINRX pin and also this clears the POWERDOWN bit. If wakeup interrupt is disabled, then the SCI/LIN immediately enters low-power mode whenever it is requested and also any activity on the LINRX pin does not cause the SCI to exit low-power mode.

---

#### Note

##### Enabling Local Low-Power Mode During Receive and Transmit

If the wakeup interrupt is enabled and low-power mode is requested while the receiver is receiving data, then the SCI immediately generates a wakeup interrupt to clear the powerdown bit and prevents the SCI from entering low-power mode and thus completes the current reception. Otherwise, if the wakeup interrupt is disabled, then the SCI completes the current reception and then enters the low-power mode.

---

#### 37.2.5.1 Sleep Mode for Multiprocessor Communication

When the SCI receives data and transfers that data from SCIRXSHF to SCIRD, the RXRDY bit is set and if SETRXINT is set, the SCI also generates an interrupt. The interrupt triggers the CPU to read the newly received frame before another one is received. In multiprocessor communication modes, this default behavior can be enhanced to provide selective indication of new data. When the SCI receives an address frame that does not match the address, the device can ignore the data following this non-matching address until the next address frame by using sleep mode. Sleep mode can be used with both idle-line and address-bit multiprocessor modes.

If sleep mode is enabled by the SLEEP bit, then the SCI transfers data from SCIRXSHF to SCIRD only for address frames. Therefore, in sleep mode, all data frames are assembled in the SCIRXSHF register without being shifted into the SCIRD and without initiating a receive interrupt or DMA request. Upon reception of an address frame, the contents of the SCIRXSHF are moved into SCIRD, and the software must read SCIRD and determine if the SCI is being addressed by comparing the received address against the address previously set in the software and stored somewhere in memory (the SCI does not have hardware available for address comparison). If the SCI is being addressed, the software must clear the SLEEP bit so that the SCI loads SCIRD with the data of the data frames that follow the address frame.

When the SCI has been addressed and sleep mode has been disabled (in software) to allow the receipt of data, the SCI can check the RXWAKE bit (SCIFLR.12) to determine when the next address has been received. The bit is set to 1, if the current value in SCIRD is an address; the bit is set to 0, if SCIRD contains data. If the RXWAKE bit is set, then software can check the address in SCIRD against the address. If SCIRD is still being addressed, then sleep mode can remain disabled; otherwise, the SLEEP bit can be set again.

Following is a sequence of events typical of sleep mode operation:

- The SCI is configured and both sleep mode and receive actions are enabled.
- An address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is not being addressed, so the value of the SLEEP bit is not changed.
- Several data frames are shifted into SCIRXSHF, but no data is moved to SCIRD and no receive interrupts are generated.
- A new address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is being addressed and clears the SLEEP bit.
- Data shifted into SCIRXSHF is transferred to SCIRD, and a receive interrupt is generated after each data frame is received.
- In each interrupt routine, software checks RXWAKE to determine if the current frame is an address frame.
- Another address frame is received, RXWAKE is set, software determines that the SCI is not being addressed and sets the SLEEP bit back to 1. No receive interrupts are generated for the data frames following this address frame.

By ignoring data frames that are not intended for the device, fewer interrupts are generated. Otherwise, these interrupts require CPU intervention to read data that is of no significance to this specific device. Using sleep mode can help free some CPU resources.

Except for the RXRDY flag, the SCI continues to update the receiver status flags (see [Table 37-6](#)) while sleep mode is active. In this way, if an error occurs on the receive line, an application can immediately respond to the error and take the appropriate corrective action.

Because the RXRDY bit is not updated for data frames when sleep mode is enabled, the SCI can enable sleep mode and use a polling algorithm if desired. In this case, when RXRDY is set, software knows that a new address has been received. If the SCI is not being addressed, then the software can not change the value of the SLEEP bit and can continue to poll RXRDY.

## 37.3 Local Interconnect Network Module

### 37.3.1 LIN Communication Formats

The SCI/LIN module can be used in LIN mode or SCI mode. The enhancements for baud generation, DMA controls, and additional receive/transmit buffers necessary for LIN mode operation are also part of the enhanced buffered SCI module. LIN mode is selected by enabling the LINMODE bit in SCIGCR1 register.

---

#### Note

The SCI/LIN is built around the SCI platform and uses a similar sampling scheme: 16 samples for each bit with majority vote on samples 8, 9, and 10. For the START bit, the first three samples are used.

---

The SCI/LIN control registers are located at the SCI/LIN base address. For a detailed description of each register, see [Section 37.7](#).

#### 37.3.1.1 LIN Standards

For compatibility with LIN2.0 standard the following additional features are implemented over LIN1.3:

1. Support for LIN 2.0 checksum
2. Enhanced synchronizer FSM support for frame processing
3. Enhanced handling of extended frames
4. Enhanced baud rate generator
5. Update wakeup/go to sleep

The LIN module covers the CPU performance-consuming features, defined in the *LIN Specification Package* Revision 1.3 and 2.0 by hardware. The Commander Mode of LIN module is compatible with LIN 2.1 standard.

### 37.3.1.2 Message Frame

The LIN protocol defines a message frame format, shown in Figure 37-12. Each frame includes one commander header, one response, one in-frame response space, and inter-byte spaces. In-frame-response and inter-byte spaces can be 0.

There is no arbitration in the definition of the LIN protocol; therefore, multiple responder nodes responding to a header can be detected as an error.

The LIN bus is a single-channel wired-AND bus. The bus has a binary level: either dominant for a value of 0 or recessive for a value of 1.




Figure 37-12. LIN Protocol Message Frame Format: Commander Header and Responder Peripheral Response

#### 37.3.1.2.1 Message Header

The header of a message is initiated by a commander (see Figure 37-13) and consists of a three field-sequence:

- The synchronization break field signaling the beginning of a message
- The synchronization field conveying bit rate information of the LIN bus
- The identification field denoting the content of a message





Figure 37-13. Header 3 Fields: Synch Break, Synch, and ID

### 37.3.1.2.2 Response

The format of the response is as illustrated in [Figure 37-14](#). There are two types of fields in a response: data and checksum. The data field consists of exactly one data byte, one start bit, and one stop bit, for a total of 10 bits. The LSB is transmitted first. The checksum field consists of one checksum byte, one start bit and one stop bit. The checksum byte is the inverted modulo-256 sum over all data bytes in the data fields of the response.



**Figure 37-14. Response Format of LIN Message Frame**

The format of the response is a stream of N data fields and one checksum field. Typically N is from 1 to 8, with the exception of the extended command frames ([Section 37.3.1.6](#)). The length N of the response is indicated either with the optional length control bits of the ID Field (this is used in standards earlier than LIN 1.x); see [Table 37-8](#), or by LENGTH value in SCIFORMAT[18:16] register; see [Table 37-9](#). The SCI/LIN module supports response lengths from 1 to 8 bytes in compliance with LIN 2.0.

**Table 37-8. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than v1.3**

ID5	ID4	Number of Data Bytes
0	0	2
0	1	2
1	0	4
1	1	8

**Table 37-9. Response Length with SCIFORMAT[18:16] Programming**

SCIFORMAT[18:16]	Number of Bytes
000	1
001	2
010	3
011	4
100	5
101	6
110	7
111	8

### 37.3.1.3 Synchronizer

The synchronizer has three major functions in the messaging between commander and responder nodes. The synchronizer generates the commander header data stream, the synchronizer synchronizes to the LIN bus for responding, and the synchronizer locally detects timeouts. A bit rate is programmed using the prescalers in the BRSR register to match the indicated LIN\_speed value in the LIN description file.

The LIN synchronizer performs the following functions: commander header signal generation, responder detection and synchronization to message header with optional baud rate adjustment, response transmission timing and timeout control.

The LIN synchronizer is capable of detecting an incoming break and initializing communication at all times.

### 37.3.1.4 Baud Rate

The transmission baud rate of any node is configured by the CPU at the beginning; this defines the bit time  $T_{bit}$ . The bit time is derived from the fields P and M in the baud rate selection register (BRSR). There is an additional 3-bit fractional divider value, field U in the BRSR register, which further fine-tunes the data-field baud rate.

The ranges for the prescaler values in the BRSR register are:

$$P = 0, 1, 2, 3, \dots, 2^{24} - 1$$

$$M = 0, 1, 2, \dots, 15$$

$$U = 0, 1, 2, 3, 4, 5, 6, 7$$

The P, M, and U values in the BRSR register are user programmable. The P and M dividers can be used for both SCI mode and LIN mode to select a baud rate. The U value is an additional 3-bit value determining that “ $a T_{VCLK}$ ” (with  $a = 0, 1$ ) is added to each  $T_{bit}$  as explained in [Section 37.3.1.4.2](#). If the ADAPT bit is set and the LIN peripheral is in adaptive baud rate mode, then all these divider values are automatically obtained during header reception when the synchronization field is measured.

The LIN protocol defines baud rate boundaries as:

$$1\text{kHz} \leq F_{LINCLK} \leq 20\text{kHz}$$

All transmitted bits are shifted in and out at  $T_{bit}$  periods.

#### 37.3.1.4.1 Fractional Divider

The M field of the BRSR register modifies the integer prescaler P for fine tuning of the baud rate. The M value adds in increments of 1/16 of the P value.

The bit time,  $T_{bit}$  is expressed in terms of the VCLK period  $T_{VCLK}$  as follows:

For all P other than 0, and all M,

$$T_{bit} = 16 \left( P + 1 + \frac{M}{16} \right) T_{VCLK}$$

For  $P = 0$  :  $T_{bit} = 32T_{VCLK}$



Therefore, the LINCLK frequency is given by:

$$F_{\text{LINCLK}} = \frac{F_{\text{VCLK}}}{16(P+1 + \frac{M}{16})} \quad \text{For all } P \text{ other than zero}$$

$$F_{\text{LINCLK}} = \frac{F_{\text{VCLK}}}{32} \quad \text{For } P = 0$$

### 37.3.1.4.2 Superfractional Divider

The superfractional divider scheme applies to the following modes:

- LIN commander mode (sync field + identifier field + response field + checksum field)
- LIN responder mode (response field + checksum field)

#### 37.3.1.4.2.1 Superfractional Divider In LIN Mode

Building on the 4-bit fractional divider M (BRSR[27:24], the superfractional divider uses an additional 3-bit modulating value, illustrated in [Table 37-10](#). The sync field (0x55), the identifier field, and the response field can all be seen as 8-bit data bytes flanked by a start bit and a stop bit. The bits with a 1 in the table have an additional VCLK period added to the  $T_{\text{bit}}$ . In LIN commander mode, bit modulation applies to sync field + identifier field + response field. In LIN responder mode, bit modulation applies to identifier field + response field.

**Table 37-10. Superfractional Bit Modulation for LIN Commander Mode and Responder Mode**

BRSR[30:28]	Start Bit	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]	Stop Bit
0h	0	0	0	0	0	0	0	0	0	0
1h	1	0	0	0	0	0	0	0	1	0
2h	1	0	0	0	1	0	0	0	1	0
3h	1	0	1	0	1	0	0	0	1	0
4h	1	0	1	0	1	0	1	0	1	0
5h	1	1	1	0	1	0	1	0	1	1
6h	1	1	1	0	1	1	1	0	1	1
7h	1	1	1	1	1	1	1	0	1	1

The baud rate varies over a LIN data field to average according to the BRSR[30:28] value by a  $d$  fraction of the peripheral internal clock:  $0 < d < 1$ .

The instantaneous bit time is expressed in terms of  $T_{\text{VCLK}}$  as follows:

For all  $P$  other than 0, and all  $M$  and  $d$  (0 or 1),

$$T^{\text{bit}} = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{\text{VCLK}}$$

For  $P = 0$ ,  $T_{\text{bit}} = 32T_{\text{VCLK}}$

The averaged bit time is expressed in terms of  $T_{VCLK}$  as follows:

For all  $P$  other than 0, and all  $M$  and  $d$  ( $0 < d < 1$ ),

$$T^{a}bit = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK}$$


For  $P = 0$ ,  $T_{bit} = 32T_{VCLK}$

### 37.3.1.5 Header Generation

Automatic generation of the LIN protocol header data stream is supported without CPU interaction. The CPU or the DMA triggers the LIN state machine to generate a message header. A commander node initiates header generation on the CPU or DMA writes to the IDBYTE in the LINID register. The header is always sent by the commander to initiate a LIN communication and consists of three fields: synchronization break field, synchronization field, and identification field, as seen in [Figure 37-15](#).

#### Note

The LIN protocol uses the parity bits in the identifier. The control length bits are optional to the LIN protocol.




**Figure 37-15. Message Header in Terms of  $T_{bit}$**

- The break field consists of two components:
  - The synchronization break (SYNCH BREAK) consists of a minimum of 13 (dominant) low bits to a maximum of 20 dominant bits. The sync break length can be extended from the minimum with the 3-bit SBREAK value in the LINCOMP register.
  - The synchronization break delimiter (SDEL) consists of a minimum of 1 (recessive) high bit to a maximum of 4 recessive bits. The delimiter marks the end of the synchronization break field. The sync break delimiter length depends on the 2-bit SDEL value in the LINCOMP register.
- The synchronization field (SYNCH FIELD) consists of one start bit, byte 0x55, and a stop bit. SYNCH FIELD is used to convey  $T_{bit}$  information and resynchronize LIN bus nodes.
- The identifier field ID byte can use 6 bits as an identifier, with optional length control and two optional bits as parity of the identifier. The identifier parity is used and checked if the PARITYENA bit is set. If length control bits are not used, then there can be a total of 64 identifiers plus parity. If neither length control or parity are used there can be up to 256 identifiers. See [Figure 37-16](#) for an illustration of the ID field.

**Note**
**Optional Control Length Bits**

The control length bits only apply to LIN standards prior to LIN 1.3. IDBYTE field conveys response length information if compliant to standards earlier than LIN1.3. The SCIFORMAT register stores the length of the response for later versions of the LIN protocol.


**Figure 37-16. ID Field**
**Note**

If the LIN module, configured as a responder in multibuffer mode, is in the process of transmitting data while a new header comes in, the module can end up responding with the data from the previous interrupted response (not the data corresponding to the new ID). To avoid this scenario, the following procedure can be used:

1. Check for the Bit Error (BE) during the response transmission. If the BE flag is set, this indicates that a collision has happened on the LIN bus (here because of the new Synch Break).
2. In the Bit Error ISR, configure the TD0 and TD1 registers with the next set of data to be transmitted on a TX Match for the incoming ID. Before writing to TD0/TD1 make sure that there was not already an update because of a Bit Error; otherwise, TD0/TD1 can be written twice for one ID.
3. Once the complete ID is received, based on the match, the newly configured data is transmitted by the node.

### 37.3.1.5.1 Event Triggered Frame Handling

The LIN 2.0 protocol uses event-triggered frames that can occasionally cause collisions. Event-triggered frames are handled in software.

If no responder answers to an event triggered frame header, the commander node sets the NRE flag, and a NRE interrupt occurs if enabled. If a collision occurs, a frame error and checksum error can arise before the NRE error. Those errors are flagged and the appropriate interrupts occur, if enabled.

Frame errors and checksum errors depend on the behavior and synchronization of the responding responders. If the responders are totally synchronized and stop transmission once the collision occurred, it is possible that only the NRE error is flagged despite the occurrence of a collision. To detect if there has been a reception of one byte before the NRE error is flagged, the BUS BUSY flag can be used as an indicator.

The BUS BUSY flag is set on the reception of the first bit of the header and remains set until the header reception is complete, and again is set on the reception of the first bit of the response. In the case of a collision, the flag is cleared in the same cycle as the NRE flag is set.

Software can implement the following sequence:

- Once the reception of the header is done (poll for RXID flag), wait for the BUS BUSY flag to get set or the NRE flag to get set.
- If the BUS BUSY flag is not set before the NRE flag, then a true no response is the case (no data has been transmitted onto the bus).
- If the BUS BUSY flag gets set, then wait for the NRE flag to get set or for successful reception. If the NRE flag is set, then a collision has occurred on the bus.

Even in the case of a collision, the received (corrupted) data is accessible in the RX buffers; registers LINRD0 and LINRD1.


### 37.3.1.5.2 Header Reception and Adaptive Baud Rate

A responder node baud rate can optionally be adjusted to the detected bit rate as an option to the LIN module. The adaptive baud rate option is enabled by setting the ADAPT bit. During header reception, a responder measures the baud rate during detection of the synch field. If ADAPT bit is set, then the measured baud rate is compared to the responder node programmed baud rate and adjusted to the LIN bus baud rate if necessary.

The responder node adjusts to any measured baud rate that is within  $\pm 10\%$  of the programmed baud rate. For example, if the expected baud rate is programmed at 20kbps, the responder node detects any baud rate between 18kbps and 22kbps and adjusts accordingly. The MBRSR register prescaler is determined by the following formula:

$$MBR = \frac{F_{VCLK}}{1.1 \times F_{LINCLK}}$$

The LIN synchronizer determines two measurements: BRK\_count and BAUD\_count ([Figure 37-17](#)). These values are always calculated during the Header reception for synch field validation ([Figure 37-18](#)).



**Figure 37-17. Measurements for Synchronization**

By measuring the values BRK\_count and BAUD\_count, a valid sync break sequence can be detected as described in [Figure 37-18](#). The four numbered events in [Figure 37-17](#) signal the start/stop of the synchronizer counter. The synchronizer counter uses VCLK as the time base.

The synchronizer counter is used to measure the sync break relative to the detecting node  $T_{bit}$ . For a responder node receiving the sync break, a threshold of  $11 T_{bit}$  is used as required by the LIN protocol. For detection of the dominant data stream of the sync break, the synchronizer counter is started on a falling edge and stopped on a rising edge of the LINRX. On detection of the sync break delimiter, the synchronizer counter value is saved and then reset.

On detection of five consecutive falling edges, the BAUD\_count is measured. Bit timing calculation and consistency to required accuracy is implemented following the recommendations of LIN revision 2.0. A responder node can calculate a single  $T_{bit}$  time by division of BAUD\_count by 8. In addition, for consistency between the detected edges the following is evaluated:

$$BAUD\_count + BAUD\_count \gg 2 + BAUD\_count \gg 3 \leq BRK\_count$$

The BAUD\_count value is shifted 3 times to the right and rounded using the first insignificant bit to obtain a  $T_{bit}$  unit. If the ADAPT bit is set, then the detected baud rate is compared to the programmed baud rate.

During the header reception processing as illustrated in [Figure 37-18](#), if the measured BRK\_count value is less than  $11 T_{bit}$ , the sync break is not valid according to the protocol for a fixed rate. If the ADAPT bit is set, then the MBRS register is used for measuring BRK\_count and BAUD\_count values and automatically adjusts to any allowed LIN bus rate (refer to *LIN Specification Package 2.0*).

#### Note

In adaptive mode, the MBRS divider can be set to allow a maximum baud rate that is not more than 10% above the expected operating baud rate in the LIN network. Otherwise, a 0x00 data byte can mistakenly be detected as a sync break.

The break-threshold relative to the responder node is  $11 T_{bit}$ . The break is  $13 T_{bit}$  as specified in LIN v1.3.




Figure 37-18. Synchronization Validation Process and Baud Rate Adjustment

If the synch field is not detected within the given tolerances, the inconsistent-sync-field-error (ISFE) flag is set. An ISFE interrupt is generated, if enabled by the respective bit in the SCISSETINT register. The ID byte can be received after the synch field validation was successful. Any time a valid break (larger than  $11 T_{bit}$ ) is detected, the receiver state machine can reset to reception of this new frame. This reset condition is only valid during response state, not if an additional synch break occurs during header reception.


#### Note

When an inconsistent synch field (ISFE) error occurs, suggested action for the application is to reset the SWnRST bit and set the SWnRST bit to make sure that the internal state machines are back to the normal states.

### 37.3.1.6 Extended Frames Handling

The LIN protocol 2.0 and prior includes two extended frames with identifiers 62 (user-defined) and 63 (reserved extended). The response data length of the user-defined frame (ID 62, or 0x3E) is unlimited. The length for this identifier is set at network configuration time to be shared with the LIN bus nodes.

Extended frame communication is triggered on reception of a header with identifier 0x3E; see [Figure 37-19](#). Once the extended frame communication is triggered, unlike normal frames, this communication needs to be stopped before issuing another header. To stop the extended frame communication the STOP EXT FRAME bit must be set.



**Figure 37-19. Optional Embedded Checksum in Response for Extended Frames**


An ID interrupt is generated (if enabled and there is a match) on reception of ID 62 (0x3E). This interrupt allows the CPU using a software counter to keep track of the bytes that are being sent out and decides when to calculate and insert a checksum byte (recommended at periodic rates). To handle this procedure, SC bit is used. A write to the send checksum bit SC initiates an automatic send of the checksum byte. The last data field can always be a checksum in compliance with the LIN protocol.

The periodicity of the checksum insertion, defined at network configuration time, is used by the receiving node to evaluate the checksum of the ongoing message, and has the benefit of enhanced reliability.

For the sending node, the checksum is automatically embedded each time the send checksum bit SC is set. For the receiving node, the checksum is compared each time the compare checksum bit CC is set; see [Figure 37-20](#).

#### Note

The LIN 2.0 enhanced checksum does not apply to the reserved identifiers. The reserved identifiers always use the classic checksum.



**Figure 37-20. Checksum Compare and Send for Extended Frames**

### 37.3.1.7 Timeout Control

Any LIN node listening to the bus and expecting a response initiated from a commander node can flag a no-response error timeout event. The LIN protocol defines four types of timeout events, which are all handled by the hardware of the LIN module. The four LIN protocol events are:

- No-response timeout error
- Bus idle detection
- Timeout after wakeup signal
- Timeout after three wakeup signals

#### 37.3.1.7.1 No-Response Error (NRE)

The no-response error occurs when any node expecting a response waits for  $T_{FRAME\_MAX}$  time and the message frame is not fully completed within the maximum length allowed,  $T_{FRAME\_MAX}$ . After this time, a no-response error (NRE) is flagged in the NRE bit of the SCIFLR register. An interrupt is triggered, if enabled.

As specified in the LIN 1.3 standard, the minimum time to transmit a frame is:

$$T_{FRAME\_MIN} = T_{HEADER\_MIN} + T_{DATA\_FIELD} + T_{CHECKSUM\_FIELD} = 44 + 10N$$

where N = number of data fields.

And the maximum time frame is given by:

$$T_{FRAME\_MAX} = T_{FRAME\_MIN} * 1.4 = (44 + 10N) * 1.4$$

The timeout value  $T_{FRAME\_MAX}$  is derived from the N number of data fields value, see [Table 37-11](#). The N value is either embedded in the header ID field for messages or is part of the description file. In the latter case, the 3-bit CHAR value in SCIFORMAT register indicates the value for N.

#### Note

The length coding of the ID field does not apply to two extended frame identifiers, ID fields of 0x3E (62) and 0x3F (63). In these cases, the ID field can be followed by an arbitrary number of data byte fields. Also, the LIN 2.0 protocol specification mentions that ID field 0x3F (63) cannot be used. For these two cases, the NRE is not handled by the LIN hardware.



**Table 37-11. Timeout Values in  $T_{bit}$  Units**

N	$T_{DATA\_FIELD}$	$T_{FRAME\_MIN}$	$T_{FRAME\_MAX}$
1	10	54	76
2	20	64	90
3	30	74	104
4	40	84	118
5	50	94	132
6	60	104	146
7	70	114	160
8	80	124	174

### 37.3.1.7.2 Bus Idle Detection

The second type of timeout can occur when a node detects an inactive LIN bus: no transitions between recessive and dominant values are detected on the bus. This happens after a minimum of 4 seconds (this is 80,000  $F_{LINCLK}$  cycles with the fastest bus rate of 20kbps). If a node detects no activity in the bus as the TIMEOUT bit is set, assume that the LIN bus is in sleep mode. Application software can use the Timeout flag to determine when the LIN bus is inactive and put the LIN into sleep mode by writing the POWERDOWN bit.

#### Note

After the timeout was flagged, a SWnRESET must be asserted before entering Low-Power Mode. This is required to reset the receiver in case that an incomplete frame is on the bus before the idle period.

### 37.3.1.7.3 Timeout After Wakeup Signal and Timeout After Three Wakeup Signals

The third and fourth types of timeout are related to the wakeup signal. A node initiating a wakeup must expect a header from the commander within a defined amount of time: timeout after wakeup signal. See [Section 37.4.3](#) for more details.

### 37.3.1.8 TXRX Error Detector (TED)

The following sources of error are detected by the TXRX error detector logic (TED). The TED logic consists of a bit monitor, an ID parity checker, and a checksum error. The following errors are detected:

- Bit errors (BE)
- Physical bus errors (PBE)
- Identifier parity errors (PE)
- Checksum errors (CE)

All of these errors (BE, PBE, PE, CE) are flagged. An interrupt for the flagged errors is generated if enabled. A message is valid for both the transmitter and the receiver if there is no error detected until the end of the frame.

37.3.1.8.1 Bit Errors

A bit error (BE) is detected at the bit time when the bit value that is monitored is different from the bit value that is sent. A bit error is indicated by the BE flag in SCIFLR. After signaling a BE, the transmission is aborted no later than the next byte. The bit monitor makes sure that the transmitted bit in LINTX is the correct value on the LIN bus by reading back on the LINRX pin as shown in Figure 37-21.

Note

If a bit occurs due to receiving a header during a responder response, NRE/TIMEOUT flag is not set for the new frame.




Figure 37-21. TXRX Error Detector

37.3.1.8.2 Physical Bus Errors

A Physical Bus Error (PBE) has to be detected by a commander, if no valid message can be generated on the bus (bus shorted to GND or VBAT). The bit monitor detects a PBE during the header transmission, if no Synch Break can be generated (for example, because of a bus shortage to VBAT) or if no Synch Break delimiter can be generated (for example, because of a bus shortage to GND). Once the Sync Break Delimiter was validated, all other deviations between the monitored and the sent bit value are flagged as Bit Errors (BE) for this frame.

37.3.1.8.3 ID Parity Errors

If parity is enabled, an ID parity error (PE) is detected if any of the two parity bits of the sent ID byte are not equal to the calculated parity on the receiver node. The two parity bits are generated using the following mixed parity algorithm:

$$P0 = ID0 \oplus ID1 \oplus ID2 \oplus ID4 \text{ (even Parity)}$$


$$P1 = ID1 \oplus ID3 \oplus ID4 \oplus ID5 \text{ (odd Parity)}$$

If an ID-parity error is detected, the ID-parity error is flagged, and the received ID is not valid. See Section 37.3.1.9 for details.


### 37.3.1.8.4 Checksum Errors

A checksum error (CE) is detected and flagged at the receiving end, if the calculated modulo-256 sum over all received data bytes (including the ID byte if the enhanced checksum type) plus the checksum byte does not result in 0xFF. The modulo-256 sum is calculated over each byte by adding with carry, where the carry bit of each addition is added to the LSB of the resulting sum.

For the transmitting node, the checksum byte sent at the end of a message is the inverted sum of all the data bytes (see Figure 37-22) for classic checksum implementation. The checksum byte is the inverted sum of the identifier byte and all the data bytes (see Figure 37-23) for the LIN 2.0 compliant enhanced checksum implementation. The classic checksum implementation can always be used for reserved identifiers 60 to 63; therefore, the CTYPE bit is overridden in this case. For signal-carrying-frame identifiers (0 to 59) the type of checksum used depends on the CTYPE bit.



**Figure 37-22. Classic Checksum Generation at Transmitting Node**



**Figure 37-23. LIN 2.0-Compliant Checksum Generation at Transmitting Node**

### 37.3.1.9 Message Filtering and Validation

Message filtering uses the entire identifier to determine which nodes participate in a response, either receiving or transmitting a response. Therefore, two acceptance masks are used as shown in Figure 37-24. During header reception, all nodes filter the ID-Field (ID-Field is the part of the header explained in Figure 37-16) to determine whether the nodes transmit a response or receive a response for the current message. There are two masks for message ID filtering: one to accept a response reception, the other to initiate a response transmission. See Figure 37-24. All nodes compare the received ID to the identifier stored in the ID-Responder Task BYTE of the LINID register and use the RX ID MASK and the TX ID MASK fields in the LINMASK register to filter the bits of the identifier that can not be compared.

If there is an RX match with no parity error and the RXENA bit is set, there is an ID RX flag and an interrupt is triggered if enabled. If there is a TX match with no parity error and the TXENA bit is set, there is an ID TX flag and an interrupt is triggered if enabled in the SCISSETINT register.

The masked bits become "don't cares" for the comparison. To build a mask for a set of identifiers, an XOR function can be used.




Figure 37-24. ID Reception, Filtering, and Validation

For example, to build a mask to accept IDs 0x26 and 0x25 using LINID[7:0] = 0x20; that is, compare 5 most-significant bits (MSBs) and filter 3 least-significant bits (LSBs), the acceptance mask can be:

$$(0x26 + 0x25) \oplus 0x20 = 0x07$$

A mask of all zeros compares all bits of the received identifier in the shift register with the ID-BYTE in LINID[7:0]. If HGEN CTRL is set to 1, a mask of 0xFF always causes a match. A mask of all 1s filters all bits of the received identifier, and thus there is an ID match regardless of the content of the ID-Responder Task BYTE field in the LINID register.

---

#### Note

When the HGEN CTRL bit = 0, the LIN nodes compare the received ID to the ID-BYTE field in the LINID register, and use the RX ID MASK and the TX ID MASK in the LINMASK register to filter the bits of the identifier that can not be compared.

If there is an RX match with no parity error and the RXENA bit is set, there is an ID RX flag and an interrupt is triggered if enabled. A mask of all 0s compares all bits of the received identifier in the shift register with the ID-BYTE field in LINID[7:0]. A mask of all 1s filters all bits of the received identifier and there is no match.

---

#### If HGEN CTRL = 1:

- Received ID is compared with the ID-Responder Task byte, using the RXID mask and the TXID mask.
- A mask of all 1s always result in a match.
- A mask of all 0s means all the bits must be the same to result in a match.
- If a mask has some bits that are 1s, then those bits are not used for the filtering criterion.

#### If HGEN CTRL = 0:

- Received ID is compared with the ID byte, using the RXID mask and the TXID mask.
- A mask of all 1s results in no match.
- A mask of all 0s means all the bits must be the same to result in a match.
- If a mask has some bits that are 1s, then those bits are not used for the filtering criterion.

During header reception, the received identifier is copied to the Received ID field LINID[23:16]. If there is no parity error and there is either a TX match or an RX match, then the corresponding TX or RX ID flag is set. If the ID interrupt is enabled, then an ID interrupt is generated.

After the ID interrupt is generated, the CPU can read the Received ID field LINID[23:16] and determine what response to load into the transmit buffers.

---

#### Note

When byte 0 is written to TD0 (LINTD0[31:24]), the response transmission is automatically generated.

---

In multibuffer mode, the TXRDY flag is set when all the response data bytes and checksum byte are copied to the shift register SCITXSHF. In non-multibuffer mode, the TXRDY flag is set each time a byte is copied to the SCITXSHF register, and also for the last byte of the frame after the checksum byte is copied to the SCITXSHF register.

In multibuffer mode, the TXEMPTY flag is set when both the transmit buffers TDy and the SCITXSHF shift register are emptied and the checksum has been sent. In non-multibuffer mode, TXEMPTY is set each time TD0 and SCITXSHF are emptied, except for the last byte of the frame where the checksum byte must also be transmitted.

If parity is enabled, all responder receiving nodes validate the identifier using all eight bits of the received ID byte. The SCI/LIN flags a corrupted identifier if an ID-parity error is detected.

### 37.3.1.10 Receive Buffers

To reduce CPU load when receiving a LIN N-byte (with N = 1–8) response in interrupt mode or DMA mode, the SCI/LIN module has eight receive buffers. These buffers can store an entire LIN response in the RDy receive buffers. [Figure 37-8](#) illustrates the receive buffers.

The checksum byte following the data bytes is validated by the internal checksum calculator. The checksum error (CE) flag indicates a checksum error and a CE interrupt is generated if enabled in the SCISSETINT register.

The multibuffer 3-bit counter counts the data bytes transferred from the SCIRXSHF register to the RDy receive buffers if multibuffer mode is enabled, or to RD0 if multibuffer mode is disabled. The 3-bit compare register contains the number of data bytes expected to be received. In cases where the IDBYTE field does not convey message length (see *Note: Optional Control Length Bits* in [Section 37.3.1.5](#)), the LENGTH value, indicates the expected length and is used to load the 3-bit compare register. Whether the length control field or the LENGTH value is used is selectable with the COMMMODE bit.

A receive interrupt, and a receive ready RXRDY flag, and a DMA request (RXDMA) can occur after receiving a response, if there are no response receive errors for the frame (such as, there is no checksum error, frame error, and overrun error). The checksum byte is compared before acknowledging a reception. A DMA request can be generated for each received byte or for the entire response depending on whether the multibuffer mode is enabled or not (MБУFMODE bit).

---

#### Note

In multibuffer mode following are the scenarios associated with clearing the RXRDY flag bit:

1. The RXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.
  2. For LENGTH less than or equal to 4, Read to RD0 register clears the RXRDY flag.
  3. For LENGTH greater than 4, Read to RD1 register clears the RXRDY flag.
-

### 37.3.1.11 Transmit Buffers

To reduce the CPU load when transmitting a LIN N-byte (with N = 1–8) response in interrupt mode or DMA mode, the SCI/LIN module has 8 transmit buffers, TD0–TD7 in LINTD0 and LINTD1. With these transmit buffers, an entire LIN response field can be preloaded in the TDy transmit buffers. Optionally, a DMA transfer can be done on a byte-per-byte basis when multibuffer mode is not enabled (MБУFMODE bit). [Figure 37-9](#) illustrates the transmit buffers.

The multibuffer 3-bit counter counts the data bytes transferred from the TDy transmit buffers register if multibuffer mode is enabled, or from TD0 to SCITXSHF if multibuffer mode is disabled. The 3-bit compare register contains the number of data bytes expected to be transmitted. If the ID field is not used to convey message length (see *Note: Optional Control Length Bits* in [Section 37.3.1.5](#)), the LENGTH value indicates the expected length and is used instead to load the 3-bit compare register. Whether the length control field or the LENGTH value is used is selectable with the COMMMODE bit.

A transmit interrupt (TX interrupt) and a transmit ready flag (TXRDY flag), as well as a DMA request (TXDMA) can occur after transmitting a response. A DMA request can be generated for each transmitted byte or for the entire response depending on whether multibuffer mode is enabled or not (MБУFMODE bit).

The checksum byte is automatically generated by the checksum calculator and sent after the data-fields transmission is finished. The multibuffer 3-bit counter counts the data bytes transferred from the TDy buffers into the SCITXSHF register.

---

#### Note

The transmit interrupt request can be eliminated until the next series of data is written into the transmit buffers LINTD0 and LINTD1, by disabling the corresponding interrupt using the SCICLRINT register or by disabling the transmitter using the TXENA bit.

---

### 37.3.2 LIN Interrupts

LIN and SCI modes have a common interrupt block, as explained in Section 37.2.2. There are 16 interrupt sources in the SCI/LIN module, with 8 of them being LIN mode only, as seen in Table 37-5.

A LIN message frame indicating the timing and sequence of the LIN interrupts that can occur is shown in Figure 37-25.




Figure 37-25. LIN Message Frame Showing LIN Interrupt Timing and Sequence

### 37.3.3 Servicing LIN Interrupts

When servicing an interrupt, clear the corresponding flag in the flag register (SCIFLR) before clearing the global interrupt (LIN\_GLB\_INT\_CLR). The ISR can follow the guidelines below. This prevents any spurious or duplicate interrupt from occurring.

- Clear the LIN interrupt flag in the SCIFLR register.
- Read the LIN interrupt status register to make sure the flag is cleared.
- Clear the global interrupt flag bit in LIN\_GLB\_INT\_CLR.

#### Note

The transmit interrupt is generated before the LIN transmitter is ready to accept new data. Inside of the LIN transmit ISR, the software can wait until the buffer is completely empty before loading the next data. This can be done by polling for the Bus Busy Flag (SCIFLR.BUSY) to be 0.



### 37.3.4 LIN DMA Interface

The LIN DMA interface uses the SCI DMA interface logic. DMA requests for receive (RXDMA request) and transmit (TXDMA request) are available for the SCI/LIN module. There are two modes for DMA transfers depending on whether multibuffer mode is enabled or not using the multibuffer enable control bit (MБУFMODE).

---

#### Note

Do not use the DMA to transmit data to multiple peripheral IDs. Writing to the LINID register initiates a new transmission. The DMA writes to the LINID register before the LIN state machine is ready to accept the new ID. Doing so causes the LIN to miss this transmission.

---

#### 37.3.4.1 LIN Receive DMA Requests

In LIN mode, when the multibuffer option is enabled, if a received response (up to eight data bytes) is transferred to the receive buffers (RDy), then a DMA request is generated. If the multibuffer option is disabled, then DMA requests are generated on a byte-per-byte basis until all the expected response data fields are received. This DMA functionality is enabled and disabled using the SET\_RX\_DMA and CLRRXDMA bits, respectively.

#### 37.3.4.2 LIN Transmit DMA Requests

In LIN mode with the multibuffer option enabled, after a transmission (up to eight data bytes stored in the transmit buffers (TDy) in the LINTD0 and LINTD1 registers), a DMA request is generated to reload the transmit buffer for the next transmission. If the multibuffer option is disabled, then DMA requests are generated on a byte-per-byte basis until all bytes are transferred. This DMA functionality is enabled and disabled using the SET\_TX\_DMA and CLRTXDMA bits, respectively.

### 37.3.5 LIN Configurations

The following list details the configuration steps that software can perform prior to the transmission or reception of data in LIN mode. As long as the SWnRST bit in the SCIGCR1 register is cleared to 0 the entire time that the LIN is being configured, the order in which the registers are programmed is not important.

- Enable LIN by setting RESET bit (SCIGCR0.0).
- Clear SWnRST to 0 before configuring the LIN (SCIGCR1.7).
- Enable the LINRX and LINTX pins by setting the RXFUNC and TXFUNC bits.
- Select LIN mode by programming the LINMODE bit (SCIGCR1.6).
- Select commander or responder mode by programming the CLOCK bit.
- Select the desired frame format (checksum, parity, length control) by programming SCIGCR1.
- Select multibuffer mode by programming MБУFMODE bit (SCIGCR1.10).
- Select the baud rate to be used for communication by programming BRSR.
- Set the maximum baud rate to be used for communication by programming MBRSR.
- Set the CONT bit to make LIN not halt for an emulation breakpoint until the LIN current reception or transmission is complete (this bit is used only in an emulation environment).
- Set LOOPBACK bit (SCIGCR1.16) to connect the transmitter to the receiver internally if needed (this feature is used to perform a self-test).
- Select the receiver enable RXENA bit (SCIGCR1.24), if data is to be received.
- Select the transmit enable TXENA bit (SCIGCR1.25), if data is to be transmitted.
- Select the RXIDMASK and the TXIDMASK fields in the LINMASK register.
- Set SWnRST (SCIGCR1.7) to 1 after the LIN is configured.
- Receive or Transmit data (see [Section 37.3.1.9](#), [Section 37.3.5.1](#), and [Section 37.3.5.2](#)).

---

#### Note

If TXENA is set and the SWnRST is released, the LIN immediately generates a new DMA request but not a new transmit interrupt request. If using interrupts, the first transmission must be started with software by writing data to the transmit buffer, followed by writing the chosen ID to the LINID register to initiate the transmission.

---

### 37.3.5.1 Receiving Data

The LIN receiver is enabled to receive messages if both the RXFUNC bit and the RXENA bit are set to 1. If the RXFUNC bit is not set, the LINRX pin functions as a general-purpose I/O pin rather than as a LIN function pin.

The IDRXFLAG in the SCIFLR register is set after a valid LINID is received with an RX Match. An ID interrupt is then generated, if enabled.

#### 37.3.5.1.1 Receiving Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUFMODE bit is cleared to 0. In this mode, LIN sets the RXRDY bit when the LIN transfers newly received data from SCIRXSHF to RD0. The SCI clears the RXRDY bit after the new data in RD0 has been read. Also, as data is transferred from SCIRXSHF to RD0, the LIN sets the FE, OE, or PE flags if any of these error conditions were detected in the received data. These error conditions are supported with configurable interrupt capability.

You can receive data by:

1. Polling Receive Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for the RXRDY bit and read the data from RD0 byte of the LINRD0 register once the RXRDY bit is set high. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use the interrupt or DMA method. To use the interrupt method, the SETRXINT bit is set. To use the DMA method, the SET\_RX\_DMA bit must be set. Either an interrupt or a DMA request is generated the moment the RXRDY bit is set. If the checksum scheme is enabled by setting the Compare Checksum (CC) bit to 1, the checksum is compared on the byte that is currently being received, which is expected to be the checksum byte. The CC bit is cleared once the checksum is received. A CE is immediately flagged, if there is a checksum error.

#### 37.3.5.1.2 Receiving Data in Multibuffer Mode

Multibuffer mode is selected when the MBUFMODE bit is set to 1. In this mode, LIN sets the RXRDY bit after receiving the programmed number of data in the receive buffer and the checksum field, the complete frame. The error condition detection logic is similar to the single-buffer mode, except that this logic monitors for the complete frame. Like single-buffer mode, you can use the polling, DMA, or interrupt method to read the data. The received data has to be read from the LINRD0 and LINRD1 registers, based on the number of bytes. For a LENGTH less than or equal to 4, a read from the LINRD0 register clears the RXRDY flag. For a LENGTH greater than 4, a read from the LINRD1 register clears the RXRDY flag. If the checksum scheme is enabled by setting the Compare Checksum (CC) bit to 1 during the reception of the data, then the byte that is received after the reception of the programmed number of data bytes indicated by the LENGTH field is treated as a checksum byte. The CC bit is cleared once the checksum is received and compared.

### 37.3.5.2 Transmitting Data

The LIN transmitter is enabled if both the TXFUNC bit and the TXENA bit are set to 1. If the TXFUNC bit is not set, the LINTX pin functions as a general-purpose I/O pin rather than as a LIN function pin. Any value written to the TD0 before the TXENA bit is set to 1 is not transmitted. Both of these control bits allow for the LIN transmitter to be held inactive independently of the receiver.

The IDTXFLAG bit in the SCIFLR register is set after a valid LIN ID is received with a TX Match. An ID interrupt is then generated, if enabled.

### 37.3.5.2.1 Transmitting Data in Single-Buffer Mode

Single-buffer mode is selected when the MBUFMODE bit is cleared to 0. In this mode, LIN waits for data to be written to TD0, transfers the data to SCITXSHF, and transmits the data. The TXRDY and TXEMPTY bits indicate the status of the transmit buffers. That is, when the transmitter is ready for data to be written to TD0, the TXRDY bit is set. Additionally, if both TD0 and SCITXSHF are empty, then the TXEMPTY bit is also set.

You can transmit data by:

1. Polling Transmit Ready Flag
2. Transmit Interrupt
3. DMA

In polling method, software can poll for the TXRDY bit to go high before writing the data to the TD0. The CPU is unnecessarily overloaded by selecting the polling method. To avoid this, you can use the interrupt or DMA method. To use the interrupt method, the SETXINT bit is set. To use the DMA method, the SET\_TX\_DMA bit is set. Either an interrupt or a DMA request is generated the moment the TXRDY bit is set. When the LIN has completed transmission of all pending frames, the SCITXSHF register and the TD0 are empty, the TXRDY bit is set, and an interrupt/DMA request is generated, if enabled. Because all data has been transmitted, the interrupt/DMA request can be halted. This can either be done by disabling the transmit interrupt (CLRTXINT) / DMA request (CLRTXDMA bit) or by disabling the transmitter (clear TXENA bit). If the checksum scheme is enabled by setting the Send Checksum (SC) bit to 1, the checksum byte is sent after the current byte transmission. The SC bit is cleared after the checksum byte has been transmitted.

---

#### Note

The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0 or SCIINTVECT1 register.

---

### 37.3.5.2.2 Transmitting Data in Multibuffer Mode

Multibuffer mode is selected when the MBUFMODE bit is set to 1. Like single-buffer mode, you can use the polling, DMA, or interrupt method to write the data to be transmitted. The transmitted data has to be written to the LINTD0 and LINTD1 registers, based on the number of bytes. LIN waits for data to be written to Byte 0 (TD0) of the LINTD0 register and transfers the programmed number of bytes to SCITXSHF to transmit one by one automatically. If the checksum scheme is enabled by setting the Send Checksum (SC) bit to 1, the checksum is sent after transmission of the last byte of the programmed number of data bytes, indicated by the LENGTH field. The SC bit is cleared after the checksum byte has been transmitted.

## 37.4 Low-Power Mode

The SCI/LIN module can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SCI/LIN module. During global low-power mode, all clocks to the SCI/LIN are turned off so the module is completely inactive. If global low-power mode is requested while the receiver is receiving data, then the SCI/LIN completes the current reception and then enters the low-power mode, that is, module enters low-power mode only when Busy bit (SCIFLR.3) is cleared.

The LIN module can enter low-power mode either when there was no activity on the LINRX pin for more than 4 seconds (this can be either a constant recessive or dominant level) or when a Sleep Command frame was received. Once the Timeout flag (SCIFLR.4) was set or once a Sleep Command was received, the POWERDOWN bit (SCIGCR2.0) must be set by the application software to make the module enter local low-power mode. A wakeup signal terminates the sleep mode of the LIN bus.

**Note**

**Enabling Local Low-Power Mode During Receive and Transmit**

If the wakeup interrupt is enabled and low-power mode is requested while the receiver is receiving data, then the SCI/LIN immediately generates a wakeup interrupt to clear the power-down bit. Thus, the SCI/LIN is prevented from entering low-power mode and completes the current reception. Otherwise, if the wakeup interrupt is disabled, the SCI/LIN completes the current reception and then enters the low-power mode.

**37.4.1 Entering Sleep Mode**

In LIN protocol, a sleep command is used to broadcast the sleep mode to all nodes. The sleep command consists of a diagnostic commander request frame with identifier 0x3C (60), with the first data field as 0x00. There must be no activity in the bus once all nodes receive the sleep command: the bus is in sleep mode.

Local low-power mode is asserted by setting the POWERDOWN bit; setting this bit stops the clocks to the SCI/LIN internal logic and registers. Clearing the POWERDOWN bit causes SCI/LIN to exit from local low-power mode. All the registers are accessible during local power-down mode. If a register is accessed in low-power mode, this access results in enabling the clock to the module for that particular access alone.


**37.4.2 Wakeup**

The wakeup interrupt is used to allow the SCI/LIN module to automatically exit a low-power mode. A SCI/LIN wakeup is triggered when a low level is detected on the receive RX pin, and this clears the POWERDOWN bit.

**Note**

If the wakeup interrupt is disabled, then the SCI/LIN enters low-power mode whenever the SCI/LIN is requested to do so, but a low level on the receive RX pin does not cause the SCI/LIN to exit low-power mode.

In LIN mode, any node can terminate sleep mode by sending a wakeup signal, see [Figure 37-26](#). A responder node that detects the bus in sleep mode, and with a wakeup request pending, sends a wakeup signal. The wakeup signal is a dominant value on the LIN bus for  $T_{WUSIG}$ ; this is at least 5  $T_{bits}$  for the LIN bus baud rates. The wakeup signal is generated by sending a 0xF0 byte containing 5 dominant  $T_{bits}$  and 5 recessive  $T_{bits}$ .



$0.25ms \leq T_{WUSIG} \leq 5ms$

**Figure 37-26. Wakeup Signal Generation**

Assuming a bus with no noise or loading effects, a write of 0xF0 to TD0 loads the transmitter to meet the wakeup signal timing requirement for  $T_{WUSIG}$ . Then, setting the GENWU bit transmits the preloaded value in TD0 for a wakeup signal transmission.

#### Note

The GENWU bit can be set/reset only when SWnRST is set to 1 and the node is in power-down mode. The bit is cleared on a valid synch break detection. A commander sending a wakeup request, exits power-down mode upon reception of the wakeup pulse. The bit is cleared on a SWnRST. This can be used to stop a commander from sending further wakeup requests.

---

The TI TPIC1021 LIN transceiver, upon receiving a wakeup signal, translates it to the microcontroller for wakeup with a dominant level on the RX pin, or a signal to the voltage regulator. While the POWERDOWN bit is set, if the LIN module detects a recessive-to-dominant edge (falling edge) on the RX pin, the LIN module generates a wakeup interrupt if enabled in the SCISSETINT register.

According to LIN protocol 2.0, the TI TPIC1021 LIN transceiver detecting a dominant level on the bus longer than 150ms detects it as a wakeup request. The LIN responder is ready to listen to the bus in less than 100ms ( $T_{INITIALIZE} < 100\text{ms}$ ) after a dominant-to-recessive edge (end-of-wakeup signal).

#### 37.4.3 Wakeup Timeouts

The LIN protocol defines the following timeouts for a wakeup sequence. After a wakeup signal has been sent to the bus, all nodes wait for the commander to send a header. If no synch field is detected before 150ms (3,000 cycles at 20kHz) after a wakeup signal is transmitted, a new wakeup is sent by the same node that requested the first wakeup. This sequence is not repeated more than two times. After three attempts to wake up the LIN bus, wakeup signal generation is suspended for a 1.5s (30,000 cycles at 20kHz) period after three breaks.

#### Note

To achieve compatibility to LIN1.3 timeout conditions, the MBRS register must be set to make sure that the LIN 2.0 (real-time-based) timings meet the LIN 1.3 bit time base. A node triggering the wakeup can set the MBRS register accordingly to meet the targeted time as  $128 \text{ Tbits} \times \text{programmed prescaler}$ .

The LIN handles the wakeup expiration times defined by the LIN protocol with a hardware implementation.

---

### 37.5 Emulation Mode

In emulation mode, the CONT bit determines how the SCI/LIN operates when the program is suspended. The SCI/LIN counters are affected by this bit during debug mode. when set, the counters are not stopped and when cleared, the counters are stopped debug mode.

Any reads in emulation mode to a SCI/LIN register do not have any effect on the flags in the SCIFLR register.

#### Note

When emulation mode is entered during the Frame transmission or reception of the frame and CONT bit is not set, Communication is not expected to be successful. The suggested usage is to set CONT bit during emulation mode for successful communication.

---

## 37.6 Software

### 37.6.1 LIN Examples

NOTE: These examples are located in the [C2000Ware](#) installation at the following location:  
 C2000Ware\_VERSION#/driverlib/DEVICE\_GPN/examples/CORE\_IF\_MULTICORE/lin

Cloud access to these examples is available at the following link: [dev.ti.com](http://dev.ti.com) [C2000Ware Examples](#).

#### 37.6.1.1 LIN Internal Loopback with Interrupts - SINGLE\_CORE

FILE: lin\_ex1\_loopback\_interrupt.c

This example configures the LIN module in commander mode for internal loopback with interrupts. The module is setup to perform 8 data transmissions with different transmit IDs and varying transmit data. Upon reception of an ID header, an interrupt is triggered on line 0 and an interrupt service routine (ISR) is called. The received data is then checked for accuracy.

##### *External Connections*

- None.

##### *Watch Variables*

- txData - An array with the data being sent
- rxData - An array with the data that was received
- result - The example completion status (PASS = 0xABCD, FAIL = 0xFFFF)
- level0Count - The number of line 0 interrupts
- level1Count - The number of line 1 interrupts

#### 37.6.1.2 LIN SCI Mode Internal Loopback with Interrupts - SINGLE\_CORE

FILE: lin\_ex2\_sci\_loopback.c

This example configures the LIN module in SCI mode for internal loopback with interrupts. The LIN module performs as a SCI with a set character and frame length in a non-multi-buffer mode. The module is setup to continuously transmit a character, wait to receive that character, and repeat.

##### *External Connections*

- None.

##### *Watch Variables*

- rxCount - The number of RX interrupts
- transmitChar - The character being transmitted
- receivedChar - The character received

#### 37.6.1.3 LIN SCI MODE Internal Loopback with DMA - SINGLE\_CORE

FILE: lin\_ex3\_sci\_dma.c

This example configures the LIN module in SCI mode for internal loopback with the use of the DMA. The LIN module performs as SCI with a set character and frame length in multi-buffer mode. When the transmit buffers in the LINTD0 and LINTD1 registers have enough space, the DMA will transfer data from global variable sData into those transmit registers. Once the received buffers in the LINRD0 and LINRD1 registers contain data, the DMA will transfer the data into the global variable rdata.

When all data has been placed into rData, a check of the validity of the data will be performed in one of the DMA channels' ISRs.

##### *External Connections*

- None

##### *Watch Variables*

- sData - Data to send

- *rData* - Received data

#### 37.6.1.4 LIN Internal Loopback without interrupts (polled mode) - SINGLE\_CORE

FILE: lin\_ex4\_loopback\_polling.c

This example configures the LIN module in commander mode for internal loopback without interrupts. The module is setup to perform 8 data transmissions with different transmit IDs and varying transmit data. Waits for reception of an ID header. The received data is then checked for accuracy.

##### External Connections

- None.

##### Watch Variables

- txData - An array with the data being sent
- rxData - An array with the data that was received
- result - The example completion status (PASS = 0xABCD, FAIL = 0xFFFF)

#### 37.6.1.5 LIN SCI MODE (Single Buffer) Internal Loopback with DMA - SINGLE\_CORE

FILE: lin\_ex5\_sci\_dma\_single\_buffer.c

This example configures the LIN module in SCI mode for internal loopback with the use of the DMA. The LIN module performs as SCI with a set character and frame length in single-buffer compatibility mode. When the transmit buffer i.e. the SCITD register is free, the DMA will transfer data from global variable sData into this register. Once the received buffer, i.e. the SCIRD register contains data, the DMA will transfer the data into the global variable rdata.

When all data has been placed into rData, a check of the validity of the data will be performed in one of the DMA channels' ISRs.

##### External Connections

- None

##### Watch Variables

- sData - Data to send
- rData - Received data

## 37.7 SCI/LIN Registers

The SCI/LIN module registers are based on the SCI registers, with added functionality registers enabled by the LIN MODE bit in the SCIGCR1 register.

These registers are accessible in 32-bit reads or writes. The SCI/LIN is controlled and accessed through the registers listed in the following sections. Among the features that can be programmed are the LIN protocol mode, communication and timing modes, baud rate value, frame format, DMA requests, and interrupt configuration.

### 37.7.1 LIN Base Address Table

**Table 37-12. LIN Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
LinaRegs	<a href="#">LIN_REGS</a>	LINA_BASE	0x0000_6E00	YES	YES	YES	YES	YES	YES
LinbRegs	<a href="#">LIN_REGS</a>	LINB_BASE	0x0000_6F00	YES	YES	YES	YES	YES	YES



### 37.7.2 LIN\_REGS Registers

Table 37-13 lists the memory-mapped registers for the LIN\_REGS registers. All register offset addresses not listed in Table 37-13 should be considered as reserved locations and the register contents should not be modified.

**Table 37-13. LIN\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	SCIGCR0	Global Control Register 0		<a href="#">Go</a>
4h	SCIGCR1	Global Control Register 1		<a href="#">Go</a>
8h	SCIGCR2	Global Control Register 2		<a href="#">Go</a>
Ch	SCISSETINT	Interrupt Enable Register		<a href="#">Go</a>
10h	SCICLEARINT	Interrupt Disable Register		<a href="#">Go</a>
14h	SCISSETINTLVL	Set Interrupt Level Register		<a href="#">Go</a>
18h	SCICLEARINTLVL	Clear Interrupt Level Register		<a href="#">Go</a>
1Ch	SCIFLR	Flag Register		<a href="#">Go</a>
20h	SCIINTVECT0	Interrupt Vector Offset Register 0		<a href="#">Go</a>
24h	SCIINTVECT1	Interrupt Vector Offset Register 1		<a href="#">Go</a>
28h	SCIFORMAT	Length Control Register		<a href="#">Go</a>
2Ch	BRSR	Baud Rate Selection Register		<a href="#">Go</a>
30h	SCIED	Emulation buffer Register		<a href="#">Go</a>
34h	SCIRD	Receiver data buffer Register		<a href="#">Go</a>
38h	SCITD	Transmit data buffer Register		<a href="#">Go</a>
3Ch	SCPIO0	Pin control Register 0		<a href="#">Go</a>
44h	SCPIO2	Pin control Register 2		<a href="#">Go</a>
60h	LINCOMP	Compare register		<a href="#">Go</a>
64h	LINRD0	Receive data register 0		<a href="#">Go</a>
68h	LINRD1	Receive data register 1		<a href="#">Go</a>
6Ch	LINMASK	Acceptance mask register		<a href="#">Go</a>
70h	LINID	LIN ID Register		<a href="#">Go</a>
74h	LINTD0	Transmit Data Register 0		<a href="#">Go</a>
78h	LINTD1	Transmit Data Register 1		<a href="#">Go</a>
7Ch	MBSR	Maximum Baud Rate Selection Register		<a href="#">Go</a>
90h	IODFTCTRL	IODFT for LIN		<a href="#">Go</a>
E0h	LIN_GLB_INT_EN	LIN Global Interrupt Enable Register		<a href="#">Go</a>
E4h	LIN_GLB_INT_FLG	LIN Global Interrupt Flag Register		<a href="#">Go</a>
E8h	LIN_GLB_INT_CLR	LIN Global Interrupt Clear Register		<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 37-14 shows the codes that are used for access types in this section.

**Table 37-14. LIN\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear



**Table 37-14. LIN\_REGS Access Type Codes (continued)**

Access Type	Code	Description
W1S	W 1S	Write 1 to set
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 37.7.2.1 SCIGCR0 Register (Offset = 0h) [Reset = 0000000h]

SCIGCR0 is shown in [Figure 37-27](#) and described in [Table 37-15](#).

Return to the [Summary Table](#).

The SCIGCR0 register defines the module reset.

**Figure 37-27. SCIGCR0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							RESET
R-0h							R/W-0h

**Table 37-15. SCIGCR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-1	RESERVED	R	0h	Reserved
0	RESET	R/W	0h	This bit resets the SCI/LIN module. This bit is effective in LIN or SCI-compatible mode.. This bit affects the reset state of the SCI/LIN module. Reset type: SYSRSn 0h (R/W) = SCI/LIN module is in held in reset. 1h (R/W) = SCI/LIN module is out of reset.

### 37.7.2.2 SCIGCR1 Register (Offset = 4h) [Reset = 0000000h]

SCIGCR1 is shown in [Figure 37-28](#) and described in [Table 37-16](#).

Return to the [Summary Table](#).

The SCIGCR1 register defines the frame format, protocol, and communication mode used by the SCI.

**Figure 37-28. SCIGCR1 Register**

31	30	29	28	27	26	25	24
RESERVED						TXENA	RXENA
R-0h						R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED						CONT	LOOPBACK
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED		STOPEXTFRAME	HGENCTRL	CTYPE	MBUFMODE	ADAPT	SLEEP
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
SWnRST	LINMODE	CLK_COMMANDER	STOP	PARITY	PARITYENA	TIMINGMODE	COMMMODE
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 37-16. SCIGCR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	RESERVED	R	0h	Reserved
25	TXENA	R/W	0h	Transmit enable. This bit is effective in LIN and SCI modes. Data is transferred from SCITD or the TDy (with y=0, 1,...7) buffers in LIN mode to the SCITXSHF shift out register only when the TXENA bit is set. Note: Data written to SCITD or the transmit multi-buffer before TXENA is set is not transmitted. If TXENA is cleared while transmission is ongoing, the data previously written to SCITD is sent (including the checksum byte in LIN mode). Reset type: SYSRSn 0h (R/W) = Disable transfers from SCITD or TDy to SCITXSHF 1h (R/W) = Enable transfers of data from SCITD or TDy to SCITXSHF

**Table 37-16. SCIGCR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
24	RXENA	R/W	0h	<p>Receive enable.</p> <p>This bit is effective in LIN or SCI-compatible mode. RXENA allows or prevents the transfer of data from SCIRXSHF to SCIRD or the receive multibuffers.</p> <p>Note: Clearing RXENA stops received characters from being transferred into the receive buffer or multi-buffers, prevents the RX status flags (see Table 7) from being updated by receive data, and inhibits both receive and error interrupts. However, the shift register continues to assemble data regardless of the state of RXENA.</p> <p>Note: If RXENA is cleared before the time the reception of a frame is complete, the data from the frame is not transferred into the receive buffer.</p> <p>Note: If RXENA is set before the time the reception of a frame is complete, the data from the frame is transferred into the receive buffer. If RXENA is set while SCIRXSHF is in the process of assembling a frame, the status flags are not guaranteed to be accurate for that frame. To ensure that the status flags correctly reflect what was detected on the bus during a particular frame, RXENA should be set before the detection of that frame</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Prevents the receiver from transferring data from the shift buffer to the receive buffer or multi-buffers</p> <p>1h (R/W) = Allows the receiver to transfer data from the shift buffer to the receive buffer or multi-buffers</p>
23-18	RESERVED	R	0h	Reserved
17	CONT	R/W	0h	<p>Continue on suspend.</p> <p>This bit has an effect only when a program is being debugged with an emulator, and it determines how the SCI/LIN operates when the program is suspended. This bit affects the LIN counters. When this bit is set, the counters are not stopped during debug. When this bit is cleared, the counters are stopped during debug.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = When debug mode is entered, the SCI/LIN state machine is frozen. Transmissions and LIN counters are halted and resume when debug mode is exited.</p> <p>1h (R/W) = When debug mode is entered, the SCI/LIN continues to operate until the current transmit and receive functions are complete.</p>
16	LOOPBACK	R/W	0h	<p>Loopback bit.</p> <p>This bit is effective in LIN or SCI-compatible mode. The self-checking option for the SCI/LIN can be selected with this bit. If the LINTX and LINRX pins are configured with SCI/LIN functionality, then the LINTX pin is internally connected to the LINRX pin. Externally, during loop back operation, the LINTX pin outputs a high value and the LINRX pin is in a high-impedance state. If this bit value is changed while the SCI/LIN is transmitting or receiving data, errors may result.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Loopback mode is disabled.</p> <p>1h (R/W) = Loopback mode is enabled.</p>
15-14	RESERVED	R	0h	Reserved
13	STOPEXTFRAME	R/W	0h	<p>Stop extended frame communication.</p> <p>This bit is effective in LIN mode only. This bit can be written only during extended frame communication. When the extended frame communication is stopped, this bit is cleared automatically.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No effect</p> <p>1h (R/W) = Extended frame communication will be stopped, once current frame transmission/reception is completed.</p>

**Table 37-16. SCIGCR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	HGENCTRL	R/W	0h	<p>HGEN control bit.</p> <p>This bit is effective in LIN mode only. This bit controls the type of mask filtering comparison.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = ID filtering using ID-Byte.</p> <p>RECEIVEDID and IDBYTE fields in the LINID register are used for detecting a match (using TX/RXMASK values). Mask of 0xFF in LINMASK register will result in NO match.</p> <p>1h (R/W) = ID filtering using ID-RESPONDERTask byte (Recommended).</p> <p>RECEIVEDID and IDRESPONDERTASKBYTE fields in the LINID register are used for detecting a match (using TX/RXMASK values). Mask of 0xFF in LINMASK register will result in ALWAYS match</p>
11	CTYPE	R/W	0h	<p>Checksum type.</p> <p>This bit is effective in LIN mode only. This bit controls the type of checksum to be used: classic or enhanced.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Classic checksum is used.</p> <p>This checksum is compatible with LIN 1.3 Responder nodes. The classic checksum contains the modulo-256 sum with carry over all data bytes. Frames sent with Identifier 60 (0x3C) to 63 (0x3F) must always use the classic checksum.</p> <p>1h (R/W) = Enhanced checksum is used.</p> <p>The enhanced checksum is compatible with LIN 2.0 and newer Responder nodes. The enhanced checksum contains the modulo-256 sum with carry over all data bytes AND the protected Identifier.</p>
10	MBUFMODE	R/W	0h	<p>Multibuffer mode.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit controls receive/transmit buffer usage, that is, whether the RX/TX multibuffers are used or a single register, RD0/TD0, is used.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The multi-buffer mode is disabled.</p> <p>1h (R/W) = The multi-buffer mode is enabled.</p>
9	ADAPT	R/W	0h	<p>Adapt mode enable.</p> <p>This mode is effective in LIN mode only. This bit has an effect during the detection of the Sync Field. There are two LIN protocol bit rate modes that could be enabled with this bit according to the Node capability file definition: automatic or select. Software and network configuration will decide which of the previous two modes. When this bit is cleared, the LIN 2.0 protocol fixed bit rate should be used. If the ADAPT bit is set, a LIN Responder node detecting the baudrate will compare it to the prescalers in BRSR register and update it if they are different. The BRSR register will be updated with the new value. If this bit is not set there will be no adjustment to the BRSR register. This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Automatic baudrate adjustment is disabled.</p> <p>1h (R/W) = Automatic baudrate adjustment is enabled.</p>

**Table 37-16. SCIGCR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	SLEEP	R/W	0h	<p>SCI sleep.</p> <p>SCI compatibility mode only. In a multiprocessor configuration, this bit controls the receive sleep function. Clearing this bit brings the SCI out of sleep mode.</p> <p>The receiver still operates when the SLEEP bit is set however, RXRDY is updated and SCIRD is loaded with new data only when an address frame is detected. The remaining receiver status flags are updated and an error interrupt is requested if the corresponding interrupt enable bit is set, regardless of the value of the SLEEP bit. In this way, if an error is detected on the receive data line while the SCI is asleep, software can promptly deal with the error condition. The SLEEP bit is not automatically cleared when an address byte is detected.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Sleep mode is disabled.</p> <p>1h (R/W) = Sleep mode is enabled.</p>
7	SWnRST	R/W	0h	<p>Software reset (active low).</p> <p>This bit is effective in LIN or SCI-compatible mode. The SCI/LIN should only be configured while SWnRST = 0.</p> <p>Only the following configuration bits can be changed in runtime (i.e., while SWnRESET = 1):</p> <ul style="list-style-type: none"> <li>- STOP EXT Frame (SCIGCR1[13])</li> <li>- CC bit (SCIGCR2[17])</li> <li>- SC bit (SCIGCR2[16])</li> </ul> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The SCI/LIN is in its reset state no data will be transmitted or received. Writing a 0 to this bit initializes the SCI/LIN state machines and operating flags. All affected logic is held in the reset state until a 1 is written to this bit.</p> <p>1h (R/W) = The SCI/LIN is in its ready state transmission and reception can occur. After this bit is set to 1, the configuration of the module should not change.</p>
6	LINMODE	R/W	0h	<p>LIN mode</p> <p>This bit controls the mode of operation of the module.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = LIN mode is disabled SCI compatibility mode is enabled.</p> <p>1h (R/W) = LIN mode is enabled SCI compatibility mode is disabled.</p>
5	CLK_COMMANDER	R/W	0h	<p>SCI internal clock enable or LIN Commander/Responder configuration.</p> <p>In the SCI mode, this bit enables the clock to the SCI module. In LIN mode, this bit determines whether a LIN node is a Responder or Commander.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI-compatible mode: Reserved.</p> <p>LIN mode: The module is in Responder mode.</p> <p>1h (R/W) = SCI-compatible mode: Enable clock to the SCI module. LIN mode: The node is in Commander mode.</p>
4	STOP	R/W	0h	<p>SCI number of stop bits.</p> <p>This bit is effective in SCI-compatible mode only.</p> <p>Note: The receiver checks for only one stop bit. However in idle-line mode, the receiver waits until the end of the second stop bit (if STOP = 1) to begin checking for an idle period.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = One stop bit is used.</p> <p>1h (R/W) = Two stop bits are used.</p>

**Table 37-16. SCIGCR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	PARITY	R/W	0h	<p>SCI parity odd/even selection.</p> <p>This bit is effective in SCI-compatible mode only. If the PARITY ENA bit (SCIGCR1.2) is set, PARITY designates odd or even parity. The parity bit is calculated based on the data bits in each frame and the address bit (in address-bit mode). The start and stop fields in the frame are not included in the parity calculation.</p> <p>This field is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Odd parity is used. The SCI transmits and expects to receive a value in the parity bit that makes odd the total number of bits in the frame with the value of 1.</p> <p>1h (R/W) = Even parity is used. The SCI transmits and expects to receive a value in the parity bit that makes even the total number of bits in the frame with the value of 1.</p>
2	PARITYENA	R/W	0h	<p>Parity enable.</p> <p>Enables or disables the parity function.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI-compatible mode: Parity disabled no parity bit is generated during transmission or is expected during reception.</p> <p>LIN mode: ID-parity verification is disabled.</p> <p>1h (R/W) = SCI compatible mode: Parity enabled. A parity bit is generated during transmission and is expected during reception.</p> <p>LIN mode: ID-parity verification is enabled.</p>
1	TIMINGMODE	R/W	0h	<p>SCI timing mode bit.</p> <p>This bit is effective in SCI-compatible mode only. It must be set to 1 when the SCI mode is used. This bit configures the SCI for asynchronous operation.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Reserved.</p> <p>1h (R/W) = Must be set to 1 when module is configured for SCI operation</p>
0	COMMMODE	R/W	0h	<p>SCI/LIN communication mode bit.</p> <p>In compatibility mode, it selects the SCI communication mode. In LIN mode it selects length control option for ID-field bits ID4 and ID5.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = SCI-compatible mode: Idle-line mode is used.</p> <p>LIN mode: ID4 and ID5 are not used for length control.</p> <p>1h (R/W) = SCI-compatible mode: Address-bit mode is used.</p> <p>LIN mode: ID4 and ID5 are used for length control.</p>

### 37.7.2.3 SCIGCR2 Register (Offset = 8h) [Reset = 0000000h]

SCIGCR2 is shown in [Figure 37-29](#) and described in [Table 37-17](#).

Return to the [Summary Table](#).

The SCIGCR2 register is used to send or compare a checksum byte during extended frames, to generate a wakeup and for low-power mode control of the LIN module.

**Figure 37-29. SCIGCR2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED						CC	SC
R-0h						R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED							GENWU
R-0h							R/W-0h
7	6	5	4	3	2	1	0
RESERVED							POWERDOWN
R-0h							R/W-0h

**Table 37-17. SCIGCR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	RESERVED	R	0h	Reserved
17	CC	R/W	0h	<p>Compare Checksum.</p> <p>This mode is effective in LIN mode only. This bit is used by the receiver for extended frames to trigger a checksum compare. The user will initiate this transaction by writing a one to this bit.</p> <p>In non multibuffer mode, once the CC bit is set, the checksum will be compared on the byte that is currently being received, expected to be the checkbyte.</p> <p>During Multi-buffer mode, following are the scenarios associated with the CC bit :</p> <ul style="list-style-type: none"> <li>- If CC bit is set during the reception of the data, then the byte that is received after the reception of the programmed no. of data bytes indicated by SCIFORMAT[18:16], is treated as a checksum byte.</li> <li>- If CC bit is set during the IDLE period (i.e. during inter-frame space), then the next immediate byte will be treated as a checksum byte.</li> </ul> <p>A CE will immediately be flagged if there is a checksum error.</p> <p>This bit is automatically cleared once the checksum is successfully compared.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No effect</p> <p>1h (R/W) = Compare checksum on expected checkbyte</p>



**Table 37-17. SCIGCR2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	SC	R/W	0h	Send Checksum This mode is effective in LIN mode only. This bit is used by the transmitter with extended frames to send a checkbyte. In non multibuffer mode the checkbyte will be sent after the current byte transmission. In multibuffer mode the checkbyte will be sent after the last byte count, indicated by the SCIFORMAT[18:16]. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No checkbyte will be sent. 1h (R/W) = A checkbyte will be sent. This bit will automatically get cleared after the checkbyte is transmitted. The checksum will not be sent if this bit is set before transmitting the very first byte, that is, during interframe space.
15-9	RESERVED	R	0h	Reserved
8	GENWU	R/W	0h	Generate wakeup signal. This bit controls the generation of a wakeup signal, by transmitting the TDO buffer value. This bit is cleared on reception of a valid sync break. Reset type: SYSRSn 0h (R/W) = No effect 1h (R/W) = Transmit TDO for wakeup. This bit will be cleared on a SWnRST (SCIGCR1.7)
7-1	RESERVED	R	0h	Reserved
0	POWERDOWN	R/W	0h	Power down. This bit is effective in LIN or SCI-compatible mode. When the powerdown bit is set, the SCI/LIN module attempts to enter local low-power mode. If the POWERDOWN bit is set while the receiver is actively receiving data and the wakeup interrupt is disabled, then the SCI/LIN will delay low-power mode from being entered until completion of reception. In LIN mode the user may set the POWERDOWN bit on Sleep Command reception or on idle bus detection (more than 4 seconds, i.e. 80,000 cycles at 20kHz) Reset type: SYSRSn 0h (R/W) = Normal operation 1h (R/W) = Request local low-power mode

### 37.7.2.4 SCISSETINT Register (Offset = Ch) [Reset = 0000000h]

SCISSETINT is shown in [Figure 37-30](#) and described in [Table 37-18](#).

Return to the [Summary Table](#).

The SCISSETINT register is used to enable the various interrupts available in the LIN module.

**Figure 37-30. SCISSETINT Register**

31	30	29	28	27	26	25	24
SETBEINT	SETPBEINT	SETCEINT	SETISFEINT	SETNREINT	SETFEINT	SETOEINT	SETPEINT
R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h
23	22	21	20	19	18	17	16
RESERVED					SET_RX_DMA_ALL	SET_RX_DMA	SET_TX_DMA
R-0h					R/W1S-0h	R/W1S-0h	R/W1S-0h
15	14	13	12	11	10	9	8
RESERVED		SETIDINT	RESERVED			SETRXINT	SETTXINT
R-0h		R/W1S-0h	R-0h			R/W1S-0h	R/W1S-0h
7	6	5	4	3	2	1	0
SETTOA3WUSI NT	SETTOAWUSI NT	RESERVED	SETTIMEOUTI NT	RESERVED		SETWAKEUPIN T	SETBRKDTINT
R/W1S-0h	R/W1S-0h	R-0h	R/W1S-0h	R-0h		R/W1S-0h	R/W1S-0h

**Table 37-18. SCISSETINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SETBEINT	R/W1S	0h	Set bit error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a bit error. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
30	SETPBEINT	R/W1S	0h	Set physical bus error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a physical bus error occurs. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
29	SETCEINT	R/W1S	0h	Set checksum-error Interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a checksum error. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
28	SETISFEINT	R/W1S	0h	Set inconsistent-sync-field-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is an inconsistent sync field error. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.

**Table 37-18. SCISSETINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	SETNREINT	R/W1S	0h	Set no-response-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a no-response error occurs. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
26	SETFEINT	R/W1S	0h	Set framing-error interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a framing error occurs. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
25	SETOEINT	R/W1S	0h	Set overrun-error interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when an overrun error occurs. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
24	SETPEINT	R/W1S	0h	Set parity interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a parity error occurs. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
23-19	RESERVED	R	0h	Reserved
18	SET_RX_DMA_ALL	R/W1S	0h	Set receiver DMA for Address & Data frames. This bit is effective in LIN or SCI-compatible mode for devices with a DMA module. To enable RX DMA request for address and data frames this bit must be set. If it is cleared, RX interrupt request is generated for address frames and DMA requests are generated for data frames. Reset type: SYSRSn 0h (R/W) = Receiver DMA request is disabled for address frames (RX interrupt request is enabled for address frames). Writing a 0 to this bit has no effect. 1h (R/W) = Receiver DMA request is enabled for address and data frames
17	SET_RX_DMA	R/W1S	0h	Set receiver DMA. This bit is effective in LIN or SCI-compatible mode for devices with a DMA module. To enable DMA requests for the receiver this bit must be set. If it is cleared, interrupt requests are generated depending on SETRXINT. Reset type: SYSRSn 0h (R/W) = Receiver DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Receiver DMA request is enabled.
16	SET_TX_DMA	R/W1S	0h	Set transmit DMA. This bit is effective in LIN or SCI-compatible mode for devices with a DMA module. To enable DMA requests for the transmitter, this bit must be set. If it is cleared, interrupt requests are generated depending on SETTXINT. Reset type: SYSRSn 0h (R/W) = Transmit DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Transmit DMA request is enabled

**Table 37-18. SCISSETINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	SETIDINT	R/W1S	0h	Set Identification interrupt. This bit is effective in LIN mode only. This bit is set to enable interrupt once a valid matching identifier is received. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
12-10	RESERVED	R	0h	Reserved
9	SETRXINT	R/W1S	0h	Set Receiver interrupt. Setting this bit enables the SCI/LIN to generate a receive interrupt after a frame has been completely received and the data is being transferred from SCIRXSHF to SCIRD. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
8	SETTXINT	R/W1S	0h	Set Transmitter interrupt. Setting this bit enables the SCI/LIN to generate a transmit interrupt as data is being transferred from SCITD to SCITXSHF and the TXRDY bit is being set. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
7	SETTOA3WUSINT	R/W1S	0h	Set Timeout After 3 Wakeup Signals interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when there is a timeout after 3 wakeup signals have been sent. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
6	SETTOAWUSINT	R/W1S	0h	Set Timeout After Wakeup Signal interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when there is a timeout after one wakeup signal has been sent. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
5	RESERVED	R	0h	Reserved
4	SETTIMEOUTINT	R/W1S	0h	Set timeout interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when no LIN bus activity (bus idle) occurs for at least 4 seconds. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
3-2	RESERVED	R	0h	Reserved

**Table 37-18. SCISSETINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	SETWAKEUPINT	R/W1S	0h	Set wake-up interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN to generate a wake-up interrupt and thereby exit low-power mode. The wake-up interrupt is asserted on falling edge of the wake-up pulse. If enabled, the wake-up interrupt is asserted when local low-power mode is requested while the receiver is busy or if a low level is detected on the SCIRX pin during low-power mode. Wake-up interrupt is not asserted upon a wakeup pulse if the module is not in power down mode. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.
0	SETBRKDTINT	R/W1S	0h	Set break-detect interrupt. This bit is effective in SCI-compatible mode only. Setting this bit enables the SCI/LIN to generate an interrupt if a break condition is detected on the LINRX pin. This field is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled.

### 37.7.2.5 SCICLEARINT Register (Offset = 10h) [Reset = 0000000h]

SCICLEARINT is shown in [Figure 37-31](#) and described in [Table 37-19](#).

Return to the [Summary Table](#).

The SCICLEARINT register is used to disable the enabled interrupts without accessing the SCISSETINT register.

**Figure 37-31. SCICLEARINT Register**

31		30		29		28		27		26		25		24	
CLRBEINT	CLRPBEINT	CLRCEINT	CLRISFEINT	CLRNREINT	CLRFEINT	CLROEINT	CLRPEINT								
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h								
23		22		21		20		19		18		17		16	
RESERVED										RESERVED		CLRRXDMA	CLRTXDMA		
R-0h										R-0h		R/W1C-0h	R/W1C-0h		
15		14		13		12		11		10		9		8	
RESERVED				CLRIDINT	RESERVED				CLRRXINT		CLRTXINT				
R-0h				R/W1C-0h	R-0h				R/W1C-0h		R/W1C-0h				
7		6		5		4		3		2		1		0	
CLRTOA3WUSI NT	CLRTOAWUSI NT	RESERVED	CLRTIMEOUTI NT	RESERVED		RESERVED		RESERVED		CLRWAKEUPI NT	CLRBKDTINT				
R/W1C-0h	R/W1C-0h	R-0h	R/W1C-0h	R-0h		R-0h		R-0h		R/W1C-0h	R/W1C-0h				

**Table 37-19. SCICLEARINT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLRBEINT	R/W1C	0h	Clear Bit Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the bit error interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
30	CLRPBEINT	R/W1C	0h	Clear Physical Bus Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the physical-bus error interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
29	CLRCEINT	R/W1C	0h	Clear checksum-error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the checksum-error interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
28	CLRISFEINT	R/W1C	0h	Clear Inconsistent-Sync-Field-Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the ISFE interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.

**Table 37-19. SCICLEARINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	CLRNREINT	R/W1C	0h	Clear No-Response-Error Interrupt. This bit is effective in LIN mode only. Setting this bit disables the no-response error interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
26	CLRFEINT	R/W1C	0h	Clear Framing-Error Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables framing-error interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
25	CLROEINT	R/W1C	0h	Clear Overrun-Error Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the overrun interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
24	CLRPEINT	R/W1C	0h	Clear Parity Interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the parity error interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17	CLRRXDMA	R/W1C	0h	Clear receiver DMA. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the receive DMA request. Reset type: SYSRSn 0h (R/W) = Receiver DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Receiver DMA request is enabled. Writing a 1 to this bit will disable the DMA request and clear this bit.
16	CLRTXDMA	R/W1C	0h	Clear transmit DMA. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the transmit DMA request. Reset type: SYSRSn 0h (R/W) = Transmit DMA request is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Transmit DMA request is enabled. Writing a 1 to this bit will disable the DMA request and clear this bit.
15-14	RESERVED	R	0h	Reserved
13	CLRIDINT	R/W1C	0h	Clear Identifier interrupt. This bit is effective in LIN mode only. Setting this bit disables the ID interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
12-10	RESERVED	R	0h	Reserved

**Table 37-19. SCICLEARINT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
9	CLRRXINT	R/W1C	0h	Clear Receiver interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the receiver interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
8	CLRTXINT	R/W1C	0h	Clear Transmitter interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the transmitter interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
7	CLRTOA3WUSINT	R/W1C	0h	Clear Timeout After 3 Wakeup Signals interrupt. This bit is effective in LIN mode only. Setting this bit disables the timeout after 3 wakeup signals interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
6	CLRTOAWUSINT	R/W1C	0h	Clear Timeout After Wakeup Signal interrupt. This bit is effective in LIN mode only. Setting this bit disables the timeout after one wakeup signal interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
5	RESERVED	R	0h	Reserved
4	CLRTIMEOUTINT	R/W1C	0h	Clear Timeout interrupt. This bit is effective in LIN mode only. Setting this bit disables the timeout (LIN bus idle) interrupt. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
3-2	RESERVED	R	0h	Reserved
1	CLRWAKEUPINT	R/W1C	0h	Clear Wake-up interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit disables the wake-up interrupt. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.
0	CLBRKDTINT	R/W1C	0h	Clear Break-detect interrupt. This bit is effective in SCI-compatible mode only. Setting this bit disables the Break-detect interrupt. This field is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = Interrupt is disabled. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt is enabled. Writing a 1 to this bit will disable the interrupt and clear this bit.



### 37.7.2.6 SCISSETINTLVL Register (Offset = 14h) [Reset = 0000000h]

SCISSETINTLVL is shown in [Figure 37-32](#) and described in [Table 37-20](#).

Return to the [Summary Table](#).

The SCISSETINTLVL register is used to map individual interrupt sources to the INT1 interrupt line.

**Figure 37-32. SCISSETINTLVL Register**

31	30	29	28	27	26	25	24
SETBEINTLVL	SETPBEINTLVL	SETCEINTLVL	SETISFEINTLVL	SETNREINTLVL	SETFEINTLVL	SETOEINTLVL	SETPEINTLVL
R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h	R/W1S-0h
23	22	21	20	19	18	17	16
RESERVED				RESERVED		RESERVED	
R-0h				R-0h		R-0h	
15	14	13	12	11	10	9	8
RESERVED		SETIDINTLVL	RESERVED			SETRXINTOVO	SETTXINTLVL
R-0h		R/W1S-0h	R-0h			R/W1S-0h	R/W1S-0h
7	6	5	4	3	2	1	0
SETTOA3WUSI NTLVL	SETTOAWUSI NTLVL	RESERVED	SETTIMEOUTI NTLVL	RESERVED		SETWAKEUPIN TLVL	SETBRKDTINT LVL
R/W1S-0h	R/W1S-0h	R-0h	R/W1S-0h	R-0h		R/W1S-0h	R/W1S-0h

**Table 37-20. SCISSETINTLVL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SETBEINTLVL	R/W1S	0h	Set Bit Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Bit Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
30	SETPBEINTLVL	R/W1S	0h	Set Physical Bus Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Physical Bus Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
29	SETCEINTLVL	R/W1S	0h	Set Checksum-error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Checksum-error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
28	SETISFEINTLVL	R/W1S	0h	Set Inconsistent-Sync-Field-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Inconsistent-Sync-Field-Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.

**Table 37-20. SCISSETINTLVL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	SETNREINTLVL	R/W1S	0h	Set No-Response-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the No-Response-Error interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
26	SETFEINTLVL	R/W1S	0h	Set Framing-Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Framing-Error interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
25	SETOEINTLVL	R/W1S	0h	Set Overrun-Error Interrupt Level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Overrun-Error interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
24	SETPEINTLVL	R/W1S	0h	Set Parity Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Parity error interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17-16	RESERVED	R	0h	Reserved
15-14	RESERVED	R	0h	Reserved
13	SETIDINTLVL	R/W1S	0h	Set ID interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the ID interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
12-10	RESERVED	R	0h	Reserved
9	SETRXINTOVO	R/W1S	0h	Set Receiver interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the receiver interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
8	SETTXINTLVL	R/W1S	0h	Set Transmitter interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the transmitter interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
7	SETTOA3WUSINTLVL	R/W1S	0h	Set Timeout After 3 Wakeup Signals interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout after 3 wakeup signals interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.

**Table 37-20. SCISSETINTLVL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	SETTOAWUSINTLVL	R/W1S	0h	Set Timeout After Wakeup Signal interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the the timeout after wakeup interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
5	RESERVED	R	0h	Reserved
4	SETTIMEOUTINTLVL	R/W1S	0h	Set Timeout interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout interrupt level to the INT1 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
3-2	RESERVED	R	0h	Reserved
1	SETWAKEUPINTLVL	R/W1S	0h	Set Wake-up interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Wake-up interrupt level to the INT1 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.
0	SETBRKDTINTLVL	R/W1S	0h	Set Break-detect interrupt level. This bit is effective in SCI-compatible mode only. Writing to this bit maps the Break-detect interrupt level to the INT1 line. This field is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line.

### 37.7.2.7 SCICLEARINTLVL Register (Offset = 18h) [Reset = 0000000h]

SCICLEARINTLVL is shown in [Figure 37-33](#) and described in [Table 37-21](#).

Return to the [Summary Table](#).

The SCICLEARINTLVL register is used to map individual interrupt sources to the INT0 line.

**Figure 37-33. SCICLEARINTLVL Register**

31	30	29	28	27	26	25	24
CLRBEINTLVL	CLRPBEINTLVL	CLRCEINTLVL	CLRISFEINTLVL	CLRNREINTLVL	CLRFEINTLVL	CLROEINTLVL	CLRPEINTLVL
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h
23	22	21	20	19	18	17	16
RESERVED				RESERVED		RESERVED	
R-0h				R-0h		R-0h	
15	14	13	12	11	10	9	8
RESERVED		CLRIDINTLVL	RESERVED			CLRRXINTLVL	CLRTXINTLVL
R-0h		R/W1C-0h	R-0h			R/W1C-0h	R/W1C-0h
7	6	5	4	3	2	1	0
CLRTOA3WUSI NTLVL	CLRTOAWUSI NTLVL	RESERVED	CLRTIMEOUTI NTLVL	RESERVED		CLRWAKEUPI NTLVL	CLRBKDTINT LVL
R/W1C-0h	R/W1C-0h	R-0h	R/W1C-0h	R-0h		R/W1C-0h	R/W1C-0h

**Table 37-21. SCICLEARINTLVL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CLRBEINTLVL	R/W1C	0h	Clear Bit Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Bit Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
30	CLRPBEINTLVL	R/W1C	0h	Clear Physical Bus Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Physical Bus Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
29	CLRCEINTLVL	R/W1C	0h	Clear Checksum-error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Checksum-error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
28	CLRISFEINTLVL	R/W1C	0h	Clear Inconsistent-Sync-Field-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the Inconsistent-Sync-Field-Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.

**Table 37-21. SCICLEARINTLVL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
27	CLRNREINTLVL	R/W1C	0h	Clear No-Response-Error interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the No-Response-Error interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
26	CLRFEINTLVL	R/W1C	0h	Clear Framing-Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Framing-Error interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
25	CLROEINTLVL	R/W1C	0h	Clear Overrun-Error Interrupt Level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Overrun-Error interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
24	CLRPEINTLVL	R/W1C	0h	Clear Parity Error interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Parity Error interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
23-19	RESERVED	R	0h	Reserved
18	RESERVED	R	0h	Reserved
17-16	RESERVED	R	0h	Reserved
15-14	RESERVED	R	0h	Reserved
13	CLRIDINTLVL	R/W1C	0h	Clear ID interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the ID interrupt level to the INT0 line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
12-10	RESERVED	R	0h	Reserved
9	CLRRXINTLVL	R/W1C	0h	Clear Receiver interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the receiver interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.
8	CLRTXINTLVL	R/W1C	0h	Clear Transmitter interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the transmitter interrupt level to the INT0 line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INT0 line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INT0 and clear this bit.

**Table 37-21. SCICLEARINTLVL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
7	CLRTOA3WUSINTLVL	R/W1C	0h	Clear Timeout After 3 Wakeup Signals interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout after 3 wakeup signals interrupt level to the INTO line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INTO line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INTO and clear this bit.
6	CLRTOAWUSINTLVL	R/W1C	0h	Clear Timeout After Wakeup Signal interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the the timeout after wakeup interrupt level to the INTO line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INTO line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INTO and clear this bit.
5	RESERVED	R	0h	Reserved
4	CLRTIMEOUTINTLVL	R/W1C	0h	Clear Timeout interrupt level. This bit is effective in LIN mode only. Writing to this bit maps the timeout interrupt level to the INTO line. This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INTO line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INTO and clear this bit.
3-2	RESERVED	R	0h	Reserved
1	CLRWAKEUPINTLVL	R/W1C	0h	Clear Wake-up interrupt level. This bit is effective in LIN or SCI-compatible mode. Writing to this bit maps the Wake-up interrupt level to the INTO line. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INTO line. Writing a 0 to this bit has no effect. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INTO and clear this bit.
0	CLBRKDTINTLVL	R/W1C	0h	Clear Break-detect interrupt level. This bit is effective in SCI-compatible mode only. Writing to this bit maps the Break-detect interrupt level to the INTO line. This field is writable in SCI mode only. Reset type: SYSRSn 0h (R/W) = Interrupt level mapped to INTO line. 1h (R/W) = Interrupt level mapped to INT1 line. Writing a 1 to this bit will map the interrupt to INTO and clear this bit.

### 37.7.2.8 SCIFLR Register (Offset = 1Ch) [Reset = 0000904h]

SCIFLR is shown in [Figure 37-34](#) and described in [Table 37-22](#).

Return to the [Summary Table](#).

The SCIFLR register indicates the current status of the various interrupt sources of the LIN module.

**Figure 37-34. SCIFLR Register**

31		30		29		28		27		26		25		24	
BE		PBE		CE		ISFE		NRE		FE		OE		PE	
R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h		R/W1C-0h	
23		22		21		20		19		18		17		16	
RESERVED															
R-0h															
15		14		13		12		11		10		9		8	
RESERVED		IDRXFLAG		IDTXFLAG		RXWAKE		TXEMPTY		TXWAKE		RXRDY		TXRDY	
R-0h		R/W1C-0h		R/W1C-0h		R-0h		R-1h		R/W-0h		R/W1C-0h		R-1h	
7		6		5		4		3		2		1		0	
TOA3WUS		TOAWUS		RESERVED		TIMEOUT		BUSY		IDLE		WAKEUP		BRKDT	
R/W1C-0h		R/W1C-0h		R-0h		R/W1C-0h		R-0h		R-1h		R/W1C-0h		R/W1C-0h	

**Table 37-22. SCIFLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	BE	R/W1C	0h	Bit Error Flag. This bit is effective in LIN mode only. This bit is set when there has been a bit error. This is detected by the bit monitor in the internal bit monitor. This bit is cleared by: <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No bit error detected. 1h (R/W) = Bit error detected.
30	PBE	R/W1C	0h	Physical Bus Error Flag. This bit is effective in LIN mode only. This bit is set when there has been a physical bus error. This is detected by the bit monitor in TED. This bit is cleared by: <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> Note: this PBE will only be flagged if no sync break can be generated. (because of a bus shortage to VBAT) or if no sync break delimiter can be generated (because of a bus shortage to GND). This field is writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = No physical bus error detected. 1h (R/W) = Physical bus error detected.

**Table 37-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
29	CE	R/W1C	0h	<p>Checksum Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there is checksum error detected by a receiving node. The type of checksum to be used depends on the SCIGCR1.CTYPE bit. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No Checksum error detected. 1h (R/W) = Checksum error detected.</p>
28	ISFE	R/W1C	0h	<p>Inconsistent Sync Field Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there has been an inconsistent Sync Field error detected by the synchronizer during header reception. See the 'Header Reception and Adaptive Baudrate' section for more information. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No Inconsistent Sync Field error detected. 1h (R/W) = Inconsistent Sync Field error detected.</p>
27	NRE	R/W1C	0h	<p>No-Response Error Flag.</p> <p>This bit is effective in LIN mode only. This bit is set when there is no response to a Commander's header completed within TFRAME_MAX. This timeout period is applied for message frames of unknown length (identifiers 0 to 61). This error is detected by the synchronizer of the module. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reception of a new sync break</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No No-Response error detected. 1h (R/W) = No-Response error detected.</p>



**Table 37-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
26	FE	R/W1C	0h	<p>Framing error flag.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit is set when an expected stop bit is not found. In SCI compatible mode, only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and that the character is incorrectly framed. Detection of a framing error causes the SCI to generate an error interrupt if the RXERR INT ENA bit is set. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>- Reception of a new character (SCI-compatible mode), or frame (LIN mode)</p> <p>In multibuffer mode the frame is defined in the SCIFORMAT register.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No framing error detected. 1h (R/W) = Framing error detected.</p>
25	OE	R/W1C	0h	<p>Overrun error flag.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit is set when the transfer of data from SCIRXSHF to SCIRD overwrites unread data already in SCIRD or the RDy buffers. Detection of an overrun error causes the LIN to generate an error interrupt if the SET OE INT bit is one. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No overrun error detected. 1h (R/W) = Overrun error detected.</p>
24	PE	R/W1C	0h	<p>Parity error flag.</p> <p>This bit is effective in LIN or SCI-compatible mode. This bit is set when a parity error is detected in the received data. In SCI address-bit mode, the parity is calculated on the data and address bit fields of the received frame. In idle-line mode, only the data is used to calculate parity. An error is generated when a character is received with a mismatch between the number of 1s and its parity bit. For more information on parity checking, see the 'SCI Global Control Register (SCIGCR1)' description. If the parity function is disabled (that is, SCIGCR1.2 = 0), the PE flag is disabled and read as 0. Detection of a parity error causes the LIN to generate an error interrupt if the SET PE INT bit = 1. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Reception of a new character (SCI-compatible mode) or frame (LIN mode)</li> <li>- Writing a 1 to this bit</li> </ul> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No parity error or parity disabled. 1h (R/W) = Parity error detected.</p>
23-16	RESERVED	R	0h	Reserved
15	RESERVED	R	0h	Reserved

**Table 37-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
14	IDRXFLAG	R/W1C	0h	<p>Identifier On Receive Flag.</p> <p>This bit is effective in LIN mode only. This flag is set once an identifier is received with an RX match and no ID-parity error. See the 'Message Filtering and Validation' section for more details. When this flag is set it indicates that a new valid identifier has been received on an RX match. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Reading the LINID register</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No valid ID received. 1h (R/W) = Valid ID RX received in LINID[23:16] on RX match.</p>
13	IDTXFLAG	R/W1C	0h	<p>Identifier On Transmit Flag.</p> <p>This bit is effective in LIN mode only. This flag is set once an identifier is received with a TX match and no ID-parity error. See the 'Message Filtering and Validation' section for more details. When this flag is set it indicates that a new valid identifier has been received on a TX match. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- Setting SWnRESET</li> <li>- System reset</li> <li>- Reading the LINID register</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No valid ID received. 1h (R/W) = Valid ID received in LINID[23:16] on TX match.</p>
12	RXWAKE	R	0h	<p>Receiver wakeup detect flag.</p> <p>This bit is effective in SCI-compatible mode only. The SCI sets this bit to indicate that the data currently in SCIRD is an address. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- RESET bit</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- System reset</li> <li>- Receipt of a data frame</li> </ul> <p>This bit is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The data in SCIRD is not an address. 1h (R/W) = The data in SCIRD is an address.</p> <p>See [1] Section 3.4.4, Sleep Mode for Multiprocessor Communication, on page 16 for more information on using the RXWAKE bit with sleep mode.</p>

**Table 37-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	TXEMPTY	R	1h	<p>Transmitter Empty flag.</p> <p>The value of this flag indicates the contents of the transmitter's buffer register(s) (SCITD/TDy) and shift register (SCITXSHF). In multibuffer mode, this flag indicates the value of the TDx registers and shift register (SCITXSHF). In non multibuffer mode, this flag indicates the value of LINTD0 (byte) and shift register (SCITXSHF). This bit is set by:</p> <ul style="list-style-type: none"> <li>- RESET bit (SCIGCR0.0)</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- System reset.</li> </ul> <p>Note: This bit does not cause an interrupt request.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Compatible mode or LIN with no multibuffer: Transmitter buffer or shift register (or both) are loaded with data.</p> <p>In LIN mode using multibuffer mode: Multibuffer or shift register (or all) are loaded with data.</p> <p>1h (R/W) = Compatible mode or LIN with no multibuffer: Transmitter buffer and shift registers are both empty.</p> <p>In LIN mode using multibuffer mode: Multibuffer and shift registers are all empty.</p>
10	TXWAKE	R/W	0h	<p>SCI transmitter wakeup method select.</p> <p>This bit is effective in SCI-compatible mode only. The TXWAKE bit controls whether the data in SCITD should be sent as an address or data frame using multiprocessor communication format. This bit is set to 1 or 0 by software before a byte is written to SCITD and is cleared by the SCI when data is transferred from SCITD to SCITXSHF or by a system reset. TXWAKE is not cleared by the SWnRESET bit (SCIGCR1.7).</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Address-bit mode: Frame to be transmitted will be data (address bit = 0).</p> <p>Idle-line mode: Frame to be transmitted will be data.</p> <p>1h (R/W) = Address-bit mode: Frame to be transmitted will be an address (address bit=1).</p> <p>Idle-line mode: Following frame to be transmitted will be an address (writing a 1 to this bit followed by writing dummy data to the SCITD will result in a idle period of 11 bit periods before the next frame is transmitted).</p>
9	RXRDY	R/W1C	0h	<p>Receiver ready flag.</p> <p>In SCI compatibility mode, the receiver sets this bit to indicate that the SCIRD contains new data and is ready to be read by the CPU. In LIN mode, RXRDY is set once a valid frame is received in multibuffer mode, a valid frame being a message frame received with no errors. In non multibuffer mode RXRDY is set for each received byte and will be set for the last byte of the frame if there are no errors. The SCI/LIN generates a receive interrupt when RXRDY flag bit is set if the interrupt-enable bit is set (SCISSETINT.9). RXRDY is cleared by:</p> <ul style="list-style-type: none"> <li>- RESET bit (SCIGCR0.0)</li> <li>- Setting the SWnRESET</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> <li>- Reading SCIRD in while in SCI compatibility mode</li> <li>- Reading last data byte RDY of the response in LIN mode</li> </ul> <p>Note: The RXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No new data in SCIRD/RDy.</p> <p>1h (R/W) = New data ready to be read from SCIRD.</p>

**Table 37-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	TXRDY	R	1h	<p>Transmitter buffer register ready flag.</p> <p>When set, this bit indicates that the transmit buffer(s) register (SCITD in compatibility mode and LINTD0, LINTD1 in MBUF mode) is/are ready to get another character from a CPU write.</p> <p>In SCI compatibility mode, writing data to SCITD automatically clears this bit. In LIN mode, this bit is cleared once byte 0 (TD0) is written to LINTD0. This bit is set after the data of the TX buffer are shifted into the SCITXSHF register. For devices with a DMA module, this event can trigger a transmit DMA event if the DMA enable bit is set. This bit is set to 1 by:</p> <ul style="list-style-type: none"> <li>- RESET bit (SCIGCR0.0)</li> <li>- Setting the SWnRESET (SCIGCR1.7)</li> <li>- System reset</li> </ul> <p>Note: The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</p> <p>Note: The transmit interrupt request can be eliminated until the next series of data is written into the transmit buffers LINTD0 and LINTD1, by disabling the corresponding interrupt via the SCICLEARINT register or by disabling the transmitter via the TXENA bit (SCIGCR1.25=0).</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Compatible mode: SCITD is full.</p> <p>LIN mode: The multibuffers are full.</p> <p>1h (R/W) = Compatible mode: SCITD is ready to receive the next character.</p> <p>LIN mode: The multibuffers are ready to receive the next character(s).</p>
7	TOA3WUS	R/W1C	0h	<p>Timeout After 3 Wakeup Signals flag.</p> <p>This bit is effective in LIN mode only. This flag is set if there is no Sync Break received after 3 wakeup signals and a period of 1.5 seconds have passed. Such expiration time is used before issuing another round of wakeup signals. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No timeout after 3 wakeup signals.</p> <p>1h (R/W) = Timeout after 3 wakeup signals and 1.5s time.</p>
6	TOAWUS	R/W1C	0h	<p>Timeout After Wakeup Signal flag.</p> <p>This bit is effective in LIN mode only. This bit is set if there is no Sync Break received after a wakeup signal has been sent. A minimum of 150 ms expiration time is used before issuing another wakeup signal. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No timeout after one wakeup signal (150 ms).</p> <p>1h (R/W) = Timeout after one wakeup signal.</p>
5	RESERVED	R	0h	Reserved

**Table 37-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	TIMEOUT	R/W1C	0h	<p>LIN Bus IDLE timeout flag.</p> <p>This bit is effective in LIN mode only. This bit is set if there is no LIN bus activity for at least 4 seconds. LIN bus activity being a transition from recessive to dominant. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No bus idle detected. 1h (R/W) = LIN bus idle detected.</p>
3	BUSY	R	0h	<p>Bus BUSY flag.</p> <p>This bit is effective in LIN mode and SCI-compatible mode. This bit indicates whether the receiver is in the process of receiving a frame. As soon as the receiver detects the beginning of a start bit, the BUSY bit is set to 1. When the reception of a frame is complete, the BUSY bit is cleared. If SET WAKEUP INT is set and power down is requested while this bit is set, the SCI/LIN automatically prevents low-power mode from being entered and generates wakeup interrupt. The BUSY bit is controlled directly by the SCI receiver but can be cleared by:</p> <ul style="list-style-type: none"> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset.</li> </ul> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Receiver is not currently receiving a frame. 1h (R/W) = Receiver is currently receiving a frame.</p>
2	IDLE	R	1h	<p>SCI receiver in idle state.</p> <p>This bit is effective in SCI-compatible mode only. While this bit is set, the SCI looks for an idle period to resynchronize itself with the bit stream. The receiver does not receive any data while the bit is set. The bus must be idle for 11 bit periods to clear this bit. The SCI enters this state:</p> <ul style="list-style-type: none"> <li>- After a system reset</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- After coming out of power down</li> </ul> <p>This bit is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Idle period detected, the SCI is ready to receive. 1h (R/W) = Idle period not detected, the SCI will not receive any data.</p>
1	WAKEUP	R/W1C	0h	<p>Wake-up flag.</p> <p>This bit is effective in LIN mode only. This bit is set by the SCI/LIN when receiver or transmitter activity has taken the module out of power-down mode. An interrupt is generated if the SET WAKEUP INT bit (SCISSETINT.1) is set. This bit is cleared by:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- Writing a 1 to this bit.</li> </ul> <p>This field is writable in LIN mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = Do not wake up from power-down mode. 1h (R/W) = Wake up from power-down mode.</p>

**Table 37-22. SCIFLR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	BRKDT	R/W1C	0h	<p>SCI break-detect flag.</p> <p>This bit is effective in SCI-compatible mode only. This bit is set when the SCI detects a break condition on the LINRX pin. A break condition occurs when the LINRX pin remains continuously low for at least 10 bits after a missing first stop bit, that is, after a framing error. Detection of a break condition causes the SCI to generate an error interrupt if the BRKDT INT ENA bit is set. The BRKDT bit is cleared by the following:</p> <ul style="list-style-type: none"> <li>- Reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</li> <li>- Setting the SWnRESET bit (SCIGCR1.7)</li> <li>- RESET bit (SCIGCR0.0)</li> <li>- System reset</li> <li>- By writing a 1 to this bit.</li> </ul> <p>This bit is writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = No break condition detected. 1h (R/W) = Break condition detected.</p>

### 37.7.2.9 SCIINTVECT0 Register (Offset = 20h) [Reset = 0000000h]

SCIINTVECT0 is shown in [Figure 37-35](#) and described in [Table 37-23](#).

Return to the [Summary Table](#).

The SCIINTVECT0 register indicates the offset for the INT0 interrupt line.

**Figure 37-35. SCIINTVECT0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											INTVECT0				
R-0h											R-0h				

**Table 37-23. SCIINTVECT0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-5	RESERVED	R	0h	Reserved
4-0	INTVECT0	R	0h	Interrupt vector offset for INT0. This register indicates the offset for interrupt line INT0. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag corresponding to the offset that was read. Note: The flags for the receive (SCIFLR.9) and the transmit (SCIFLR.8) interrupts cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register). Reset type: SYSRSn

### 37.7.2.10 SCIINTVECT1 Register (Offset = 24h) [Reset = 0000000h]

SCIINTVECT1 is shown in [Figure 37-36](#) and described in [Table 37-24](#).

Return to the [Summary Table](#).

The SCIINTVECT1 register indicates the offset for the INT1 interrupt line.

**Figure 37-36. SCIINTVECT1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED											INTVECT1				
R-0h											R-0h				

**Table 37-24. SCIINTVECT1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-5	RESERVED	R	0h	Reserved
4-0	INTVECT1	R	0h	Interrupt vector offset for INT1. This register indicates the offset for interrupt line INT1. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag corresponding to the offset that was read. Note: The flags for the receive (SCIFLR.9) and the transmit (SCIFLR.8) interrupts cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register). Reset type: SYSRSn



### 37.7.2.11 SCIFORMAT Register (Offset = 28h) [Reset = 00000000h]

SCIFORMAT is shown in [Figure 37-37](#) and described in [Table 37-25](#).

Return to the [Summary Table](#).

The SCIFORMAT register is used to set up the character and frame lengths.

**Figure 37-37. SCIFORMAT Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED												LENGTH			
R-0h												R/W-0h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												CHAR			
R-0h												R/W-0h			

**Table 37-25. SCIFORMAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	RESERVED	R	0h	Reserved
18-16	LENGTH	R/W	0h	<p>Frame length control bits.</p> <p>In LIN mode, these bits indicate the number of bytes in the response field from 1 to 8 bytes. In buffered SCI mode, these bits indicate the number of characters. When these bits are used to indicate LIN response length (SCIGCR1[0] = 1), then when there is an ID RX match, this value should be updated with the expected length of the response. In buffered SCI mode, these bits indicate the number of characters with SCIFORMAT[2:0] bits per character. i.e. these bits indicate the transmitter/receiver format for the number of characters: 1 to 8. There can be up to eight characters with eight bits each.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The response field has 1 bytes/characters.                      1h (R/W) = The response field has 2 bytes/characters.                      2h (R/W) = The response field has 3 bytes/characters.                      3h (R/W) = The response field has 4 bytes/characters.                      4h (R/W) = The response field has 5 bytes/characters.                      5h (R/W) = The response field has 6 bytes/characters.                      6h (R/W) = The response field has 7 bytes/characters.                      7h (R/W) = The response field has 8 bytes/characters.</p>
15-3	RESERVED	R	0h	Reserved
2-0	CHAR	R/W	0h	<p>Character length control bits.</p> <p>These bits are effective in SCI compatible mode only. These bits set the SCI character length from 1 to 8 bits.</p> <p>Note: In compatibility mode or buffered SCI mode, when data of fewer than eight bits in length is received, it is left justified in SCIRD/RDy and padded with trailing zeros. Data read from the SCIRD should be shifted by software to make the received data right justified.</p> <p>Note: Data written to the SCITD should be right justified but does not need to be padded with leading zeros.</p> <p>These bits are writable in SCI mode only.</p> <p>Reset type: SYSRSn</p> <p>0h (R/W) = The character is 1 bits long.                      1h (R/W) = The character is 2 bits long.                      2h (R/W) = The character is 3 bits long.                      3h (R/W) = The character is 4 bits long.                      4h (R/W) = The character is 5 bits long.                      5h (R/W) = The character is 6 bits long.                      6h (R/W) = The character is 7 bits long.                      7h (R/W) = The character is 8 bits long.</p>

### 37.7.2.12 BRSR Register (Offset = 2Ch) [Reset = 0000000h]

BRSR is shown in [Figure 37-38](#) and described in [Table 37-26](#).

Return to the [Summary Table](#).

The BRSR register is used to configure the baud rate of the LIN module.

**Figure 37-38. BRSR Register**

31	30	29	28	27	26	25	24
RESERVED	U			M			
R-0h		R/W-0h			R/W-0h		
23	22	21	20	19	18	17	16
SCI_LIN_PSH							
R/W-0h							
15	14	13	12	11	10	9	8
SCI_LIN_PSL							
R/W-0h							
7	6	5	4	3	2	1	0
SCI_LIN_PSL							
R/W-0h							

**Table 37-26. BRSR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R	0h	Reserved
30-28	U	R/W	0h	Superfractional Divider Selection. (U) These bits are an additional fractional part for the baudrate specification. These bits allow a super fine tuning of the fractional baudrate with 7 more intermediate values for each of the M fractional divider values. See the Superfractional Divider section for more details. Reset type: SYSRSn
27-24	M	R/W	0h	SCI/LIN 4-bit Fractional Divider Selection. (M) These bits are effective in LIN or SCI asynchronous mode. These bits are used to select a baud rate for the SCI/LIN module, and they are a fractional part for the baud rate specification. The M divider allows fine-tuning of the baud rate over the P prescaler with 15 additional intermediate values for each of the P integer values. Reset type: SYSRSn
23-16	SCI_LIN_PSH	R/W	0h	PRESCALER P (High Bits). SCI/LIN 24-bit Integer Prescaler Selection. These bits are used to select a baudrate for the SCI/LIN module. These bits are effective in LIN mode and SCI compatible mode. The SCI/LIN has an internally generated serial clock determined by the LIN module input clock and the prescalers P and M in this register. The SCI/LIN uses the 24-bit integer prescaler P value to select 1 of over 16,700,000 available baud rates. The additional 4-bit fractional prescaler M refines the baudate selection. Reset type: SYSRSn

**Table 37-26. BRSR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15-0	SCI_LIN_PSL	R/W	0h	PRESCALER P (Low Bits). SCI/LIN 24-bit Integer Prescaler Selection. These bits are used to select a baudrate for the SCI/LIN module. These bits are effective in LIN mode and SCI compatible mode. The SCI/LIN has an internally generated serial clock determined by the LIN module input clock and the prescalers P and M in this register. The SCI/LIN uses the 24-bit integer prescaler P value to select 1 of over 16,700,000 available baud rates. The additional 4-bit fractional prescaler M refines the baudrate selection. Reset type: SYSRSn

### 37.7.2.13 SCIED Register (Offset = 30h) [Reset = 0000000h]

SCIED is shown in [Figure 37-39](#) and described in [Table 37-27](#).

Return to the [Summary Table](#).

The SCIED register is a duplicate copy of SCIRD register that has no affect on the RXRDY flag for use with an emulator.

**Figure 37-39. SCIED Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														ED																	
R-0h														R-0h																	

**Table 37-27. SCIED Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	ED	R	0h	Receiver Emulation Data. This bit is effective in SCI-compatible mode only. Reading SCIED(7-0) does not clear the RXRDY flag. This register should be used only by an emulator that must continually read the data buffer without affecting the RXRDY flag. Reset type: SYSRSn

### 37.7.2.14 SCIRD Register (Offset = 34h) [Reset = 0000000h]

SCIRD is shown in [Figure 37-40](#) and described in [Table 37-28](#).

Return to the [Summary Table](#).

The SCIRD register is where received data is stored and can be read from.

**Figure 37-40. SCIRD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED														RD																	
R-0h														R-0h																	

**Table 37-28. SCIRD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	RD	R	0h	Received Data. This bit is effective in SCI-compatible mode only. When a frame has been completely received, the data in the frame is transferred from the receiver shift register SCIRXSHF to this register. As this transfer occurs, the RXRDY flag is set and a receive interrupt is generated if RX INT ENA (SCISSETINT0.9) is set. When the data is read from SCIRD, the RXRDY flag is automatically cleared. When the SCI receives data that is fewer than eight bits in length, it loads the data into this register in a left justified format padded with trailing zeros. Therefore, your software should perform a logical shift on the data by the correct number of positions to make it right justified. Reset type: SYSRSn

### 37.7.2.15 SCITD Register (Offset = 38h) [Reset = 0000000h]

SCITD is shown in [Figure 37-41](#) and described in [Table 37-29](#).

Return to the [Summary Table](#).

The SCITD register is where data to be transmitted is written to by application software.

**Figure 37-41. SCITD Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																TD															
R-0h																R/W-0h															

**Table 37-29. SCITD Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	TD	R/W	0h	Transmit data This bit is effective in SCI-compatible mode only. Data to be transmitted is written to this register. The transfer of data from this register to the transmit shift register SCITXSHF sets the TXRDY flag (SCIFLR.8), which indicates that SCITD is ready to be loaded with another byte of data. Note: If TX INT ENA (SCISSETINT.8) is set, this data transfer also causes an interrupt. Note: Data written to the SCIRD register that is fewer than eight bits long must be right justified, but it does not need to be padded with leading zeros. Reset type: SYSRSn

### 37.7.2.16 SCIPIO0 Register (Offset = 3Ch) [Reset = 0000000h]

SCIPIO0 is shown in [Figure 37-42](#) and described in [Table 37-30](#).

Return to the [Summary Table](#).

The SCIPIO0 register is used to enable the LINTX and LINRX pins.

**Figure 37-42. SCIPIO0 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					TXFUNC	RXFUNC	RESERVED
R-0h					R/W-0h	R/W-0h	R-0h

**Table 37-30. SCIPIO0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-3	RESERVED	R	0h	Reserved
2	TXFUNC	R/W	0h	Transmit pin function. This bit is effective in LIN or SCI mode. This bit defines the function of LINTX pin. Reset type: SYSRSn 0h (R/W) = LINTX pin is disabled. 1h (R/W) = LINTX pin is enabled.
1	RXFUNC	R/W	0h	Receive pin function. This bit is effective in LIN or SCI mode. This bit defines the function of the LINRX pin. Reset type: SYSRSn 0h (R/W) = LINRX pin is disabled. 1h (R/W) = LINRX pin is enabled.
0	RESERVED	R	0h	Reserved

### 37.7.2.17 SCIPIO2 Register (Offset = 44h) [Reset = 0000000h]

SCIPIO2 is shown in [Figure 37-43](#) and described in [Table 37-31](#).

Return to the [Summary Table](#).

The SCIPIO2 register indicates the current status of the LINTX and LINRX pins.

**Figure 37-43. SCIPIO2 Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					TXIN	RXIN	RESERVED
R-0h					R-0h	R-0h	R-0h

**Table 37-31. SCIPIO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-3	RESERVED	R	0h	Reserved
2	TXIN	R	0h	Transmit data in. This bit is effective in LIN or SCI-compatible mode. This bit contains the current value on the LINTX pin. Reset type: SYSRSn
1	RXIN	R	0h	Receive data in. This bit is effective in LIN or SCI-compatible mode. This bit contains the current value on the LINRX pin. Reset type: SYSRSn
0	RESERVED	R	0h	Reserved



### 37.7.2.18 LINCMP Register (Offset = 60h) [Reset = 0000000h]

LINCMP is shown in [Figure 37-44](#) and described in [Table 37-32](#).

Return to the [Summary Table](#).

The LINCOMPARE register is used to configure the sync delimiter and sync break extension.

**Figure 37-44. LINCMP Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED						SDEL		RESERVED						SBREAK	
R-0h						R/W-0h		R-0h						R/W-0h	

**Table 37-32. LINCMP Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-10	RESERVED	R	0h	Reserved
9-8	SDEL	R/W	0h	2-bit Sync Delimiter compare. These bits are effective in LIN mode only. These bits are used to configure the number of Tbit for the sync delimiter in the sync field. The time delay calculation for the synchronization delimiter is: $TSDEL = (SDEL + 1)Tbit$ These bits are writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = The sync delimiter has 1 Tbit. 1h (R/W) = The sync delimiter has 2 Tbit. 2h (R/W) = The sync delimiter has 3 Tbit. 3h (R/W) = The sync delimiter has 4 Tbit.
7-3	RESERVED	R	0h	Reserved
2-0	SBREAK	R/W	0h	3-bit Sync Break extend. LIN mode only. These bits are used to configure the number of Tbits for the sync break to extend the minimum 13 Tbit in the Sync Field to a maximum of 20 Tbit. The time delay calculation for the sync break is: $TSYNBRK = 13Tbit + SBREAK \times Tbit$ These bits are writable in LIN mode only. Reset type: SYSRSn 0h (R/W) = The sync break has no additional Tbit. 1h (R/W) = The sync break has 1 additional Tbit. 2h (R/W) = The sync break has 2 additional Tbit. 3h (R/W) = The sync break has 3 additional Tbit. 4h (R/W) = The sync break has 4 additional Tbit. 5h (R/W) = The sync break has 5 additional Tbit. 6h (R/W) = The sync break has 6 additional Tbit. 7h (R/W) = The sync break has 7 additional Tbit.

### 37.7.2.19 LINRD0 Register (Offset = 64h) [Reset = 0000000h]

LINRD0 is shown in [Figure 37-45](#) and described in [Table 37-33](#).

Return to the [Summary Table](#).

The LINRD0 register contains the lower 4 bytes of the received LIN frame data.

**Figure 37-45. LINRD0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RD0								RD1								RD2								RD3							
R-0h								R-0h								R-0h								R-0h							

**Table 37-33. LINRD0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RD0	R	0h	8-bit Receive Buffer 0 Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. A read of this byte clears the RXDY byte. Note: RD<x-1> is equivalent to Data byte <x> of the LIN frame. Reset type: SYSRSn
23-16	RD1	R	0h	8-bit Receive Buffer 1. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
15-8	RD2	R	0h	8-bit Receive Buffer 2. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
7-0	RD3	R	0h	8-bit Receive Buffer 3. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn

### 37.7.2.20 LINRD1 Register (Offset = 68h) [Reset = 0000000h]

LINRD1 is shown in [Figure 37-46](#) and described in [Table 37-34](#).

Return to the [Summary Table](#).

The LINRD1 register contains the upper 4 bytes of the received LIN frame data.

**Figure 37-46. LINRD1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RD4								RD5								RD6								RD7							
R-0h								R-0h								R-0h								R-0h							

**Table 37-34. LINRD1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RD4	R	0h	8-bit Receive Buffer 4. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
23-16	RD5	R	0h	8-bit Receive Buffer 5. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
15-8	RD6	R	0h	8-bit Receive Buffer 6. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn
7-0	RD7	R	0h	8-bit Receive Buffer 7. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received. Reset type: SYSRSn

### 37.7.2.21 LINMASK Register (Offset = 6Ch) [Reset = 0000000h]

LINMASK is shown in [Figure 37-47](#) and described in [Table 37-35](#).

Return to the [Summary Table](#).

The LINMASK register is used to configure the masks used for filtering incoming ID messages for receive and transmit frames.

**Figure 37-47. LINMASK Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED								RXIDMASK								RESERVED								TXIDMASK							
R-0h								R/W-0h								R-0h								R/W-0h							

**Table 37-35. LINMASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	RXIDMASK	R/W	0h	Receive ID mask. This field is effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and compare it to the ID-byte. A compare match of the received ID with the RX ID mask will set the ID RX flag and trigger and ID interrupt if enabled. A 0 bit in the mask indicates that bit is compared to the ID-byte. A 1 bit in the mask indicates that that bit is filtered and therefore not used in the compare. When HGENCTRL is set to 1, this field must be set to 0xFF if the complete ID must be compared. Reset type: SYSRSn
15-8	RESERVED	R	0h	Reserved
7-0	TXIDMASK	R/W	0h	Transmit ID mask. This field is effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and comparing it to the ID-byte. A compare match of the received ID with the TX ID Mask will set the ID TX flag and trigger an ID interrupt if enabled. A 0 bit in the mask indicates that bit is compared to the ID-byte. A 1 bit in the mask indicates that bit is filtered and therefore not used for the compare. When HGENCTRL is set to 1, this field must be set to 0xFF if the complete ID must be compared. Reset type: SYSRSn

### 37.7.2.22 LINID Register (Offset = 70h) [Reset = 0000000h]

LINID is shown in [Figure 37-48](#) and described in [Table 37-36](#).

Return to the [Summary Table](#).

The LINID register contains the identification fields for LIN communication.

NOTE: For software compatibility with future LIN modules, the HGEN CTRL bit must be set to 1, the RX ID MASK field must be set to FFh, and the TX ID MASK field must be set to FFh.

**Figure 37-48. LINID Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED								RECEIVEDID							
R-0h								R-0h							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IDRESPONDERTASKBYTE								IDBYTE							
R/W-0h								R/W-0h							

**Table 37-36. LINID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	RESERVED	R	0h	Reserved
23-16	RECEIVEDID	R	0h	Received ID. This bit is effective in LIN mode only. This byte contains the current message identifier. During header reception the received ID is copied from the SCIRXSHF register to this byte if there is no ID-parity error and there has been an RX/TX match. Note: If a framing error (FE) is detected during ID reception, the received ID will also not be copied to the LINID register. Reset type: SYSRSn
15-8	IDRESPONDERTASKBYTE	R/W	0h	ID Responder Task byte. This field is effective in LIN mode only. This byte contains the identifier to which the received ID of an incoming header will be compared in order to decide whether a RX response, a TX response, or no action needs to be done by the LIN node. These bits are writable in LIN mode only. Reset type: SYSRSn
7-0	IDBYTE	R/W	0h	ID byte. This field is effective in LIN mode only. This byte is the LIN mode message ID. On a Commander node, a write to this register by the CPU initiates a header transmission. For a Responder task, this byte is used for message filtering when HGENCTRL (SCIGCR1.12) is '0'. These bits are writable in LIN mode only. Reset type: SYSRSn

### 37.7.2.23 LINTD0 Register (Offset = 74h) [Reset = 0000000h]

LINTD0 is shown in [Figure 37-49](#) and described in [Table 37-37](#).

Return to the [Summary Table](#).

The LINTD0 register contains the lower 4 bytes of the data to be transmitted.

NOTE: TD<x-1> is equivalent to Data byte <x> of the LIN frame.

**Figure 37-49. LINTD0 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TD0								TD1								TD2								TD3							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 37-37. LINTD0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TD0	R/W	0h	8-bit Transmit Buffer 0. Byte 0 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Once byte 0 is written in TDO buffer, transmission will be initiated. Reset type: SYSRSn
23-16	TD1	R/W	0h	8-bit Transmit Buffer 1. Byte 1 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
15-8	TD2	R/W	0h	8-bit Transmit Buffer 2. Byte 2 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
7-0	TD3	R/W	0h	8-bit Transmit Buffer 3. Byte 3 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn

### 37.7.2.24 LINTD1 Register (Offset = 78h) [Reset = 0000000h]

LINTD1 is shown in [Figure 37-50](#) and described in [Table 37-38](#).

Return to the [Summary Table](#).

The LINTD1 register contains the upper 4 bytes of the data to be transmitted.

NOTE: TD<x-1> is equivalent to Data byte <x> of the LIN frame.

**Figure 37-50. LINTD1 Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TD4								TD5								TD6								TD7							
R/W-0h								R/W-0h								R/W-0h								R/W-0h							

**Table 37-38. LINTD1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	TD4	R/W	0h	8-bit Transmit Buffer 4. Byte 4 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
23-16	TD5	R/W	0h	8-bit Transmit Buffer 5. Byte 5 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
15-8	TD6	R/W	0h	8-bit Transmit Buffer 6. Byte 6 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn
7-0	TD7	R/W	0h	8-bit Transmit Buffer 7. Byte 7 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Reset type: SYSRSn

### 37.7.2.25 MBRSR Register (Offset = 7Ch) [Reset = 0000DACH]

MBRSR is shown in [Figure 37-51](#) and described in [Table 37-39](#).

Return to the [Summary Table](#).

The MBRSR register is used to configure the expected maximum baud rate of the LIN network.

**Figure 37-51. MBRSR Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED													MBR																		
R-0h													R/W-DACH																		

**Table 37-39. MBRSR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-13	RESERVED	R	0h	Reserved
12-0	MBR	R/W	DACH	<p>Maximum Baud Rate Prescaler.</p> <p>This field is effective in LIN mode only. This 13-bit prescaler is used during the synchronization phase (see the 'Header Reception and Adaptive Baudrate' section) of a responder module if the ADAPT bit is set. In this way, a SCI/LIN responder using automatic or select bit rate modes detects any LIN bus legal rate automatically if the measured baud rate is within <math>\pm 10\%</math> of the programmed baud rate. The MBR value should be programmed to allow a maximum baud rate that is not more than 10% above the expected operating baud rate in the LIN network. Otherwise a s 0x00 data byte could mistakenly be detected as sync break.</p> <p>The default value is for a 70MHz VCLK and ~18kbps expected baud rate. (0xDAC).</p> <p>This MBR prescaler is used by the wake-up and idle time counters for a constant expiration time relative to a 20kHz rate.</p> <p><math>MBR = VCLK \text{ Frequency} / (1.1 * \text{Expected Baud Rate Frequency})</math></p> <p>Note: The MBR field must be written with a 13-bit value. If the calculated MBR exceeds <math>2^{13} = 8192</math>, either the baud rate or the VCLK frequency must be adjusted for valid operation.</p> <p>Reset type: SYSRSn</p>



### 37.7.2.26 IODFTCTRL Register (Offset = 90h) [Reset = 00000500h]

IODFTCTRL is shown in [Figure 37-52](#) and described in [Table 37-40](#).

Return to the [Summary Table](#).

The IODFTCTRL register is used to emulate various error and test conditions.

**Figure 37-52. IODFTCTRL Register**

31	30	29	28	27	26	25	24
BERRENA	PBERRENA	CERRENA	ISFERRENA	RESERVED	FERRENA	PERRENA	BRKDTERREN A
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED			PINSAMPLEMASK		TXSHIFT		
R/W-0h			R/W-0h		R/W-0h		
15	14	13	12	11	10	9	8
RESERVED				IODFTENA			
R-0h				R/W-5h			
7	6	5	4	3	2	1	0
RESERVED						LPBENA	RXPENA
R-0h						R/W-0h	R/W-0h

**Table 37-40. IODFTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	BERRENA	R/W	0h	Bit Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a Bit error. When this bit is set, the bit received is ORed with 1 and passed to the Bit monitor circuitry. Reset type: SYSRSn
30	PBERRENA	R/W	0h	Physical Bus Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a Physical Bus Error. When this bit is set, the bit received during Sync Break field transmission is ORed with 1 and passed to the Bit monitor circuitry. Reset type: SYSRSn
29	CERRENA	R/W	0h	Checksum Error Enable bit. This bit is effective in LIN mode only. This bit is used to create a checksum error. When this bit is set, the polarity of the CTYPE (checksum type) in the receive checksum calculator is changed so that a checksum error is generated. Reset type: SYSRSn
28	ISFERRENA	R/W	0h	Inconsistent Sync Field Error Enable bit. This bit is effective in LIN mode only. This bit is used to create an ISF error. When this bit is set, the bit widths in the sync field are varied so that the ISF check fails and the error flag is set. Reset type: SYSRSn
27	RESERVED	R	0h	Reserved
26	FERRENA	R/W	0h	This bit is used to create a Frame Error. This bit is effective in SCI-compatible mode only. When this bit is set, the stop bit received is ANDed with '0' and passed to the stop bit check circuitry. Reset type: SYSRSn

**Table 37-40. IODFTCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
25	PERRENA	R/W	0h	Compatible Mode only This bit is effective in SCI-compatible mode only. This bit is used to create a Parity Error. When this bit is set, in compatible mode, the parity bit received is toggled so that a parity error occurs. Reset type: SYSRSn
24	BRKDTERRRENA	R/W	0h	Compatible Mode only This bit is effective in SCI-compatible mode only. This bit is used to create BRKDT error (SCI mode only). When this bit is set, the stop bit of the frame is ANDed with '0' and passed to the RSM so that a frame error occurs. Then the RX Pin is forced to continuous low for 10 Tbits so that a BRKDT error occurs. Reset type: SYSRSn
23-21	RESERVED	R/W	0h	Reserved
20-19	PINSAMPLEMASK	R/W	0h	Pin sample mask. These bits define the sample number at which the TX Pin value that is being transmitted will be inverted to verify the receive pin samples correctly with the majority detection circuitry. Note: During IODFT mode testing for the pin sample mask, the prescaler P must be programmed to be greater than 2. Reset type: SYSRSn 0h (R/W) = No Mask 1h (R/W) = Invert the TX Pin value at TBIT_CENTER 2h (R/W) = Invert the TX Pin value at TBIT_CENTER + SCLK 3h (R/W) = Invert the TX Pin value at TBIT_CENTER + 2 SCLK
18-16	TXSHIFT	R/W	0h	Transmit shift. These bits define the delay by which the value on LINTX is delayed so that the value on LINRX is asynchronous. (Not applicable to Start Bit) Reset type: SYSRSn 0h (R/W) = No Delay 1h (R/W) = Delay by 1 SCLK 2h (R/W) = Delay by 2 SCLK 3h (R/W) = Delay by 3 SCLK 4h (R/W) = Delay by 4 SCLK 5h (R/W) = Delay by 5 SCLK 6h (R/W) = Delay by 6 SCLK 7h (R/W) = Delay by 7 SCLK
15-12	RESERVED	R	0h	Reserved
11-8	IODFTENA	R/W	5h	IO DFT Enable Key This field is used to enable the IODFT mode of the SCI/LIN module for testing. Reset type: SYSRSn 0h (R/W) = IODFT is disabled 1h (R/W) = IODFT is disabled 2h (R/W) = IODFT is disabled 3h (R/W) = IODFT is disabled 4h (R/W) = IODFT is disabled 5h (R/W) = IODFT is disabled 6h (R/W) = IODFT is disabled 7h (R/W) = IODFT is disabled 8h (R/W) = IODFT is disabled 9h (R/W) = IODFT is disabled Ah (R/W) = IODFT is enabled Bh (R/W) = IODFT is disabled Ch (R/W) = IODFT is disabled Dh (R/W) = IODFT is disabled Eh (R/W) = IODFT is disabled Fh (R/W) = IODFT is disabled
7-2	RESERVED	R	0h	Reserved

**Table 37-40. IODFTCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	LPBENA	R/W	0h	Module loopback enable. In analog loopback mode the complete communication path through the I/Os can be tested, whereas in digital loopback mode the I/O buffers are excluded from this path. Reset type: SYSRSn 0h (R/W) = Digital loopback is enabled. 1h (R/W) = Analog loopback is enabled in module I/O DFT mode (when IODFTENA = 1010)
0	RXPENA	R/W	0h	Module Analog loopback through receive pin enable. This bit defines whether the I/O buffers for the transmit or the receive pin are included in the communication path in analog loopback mode only. Reset type: SYSRSn 0h (R/W) = Analog loopback through the transmit pin is enabled. 1h (R/W) = Analog loopback through the receive pin is enabled.

### 37.7.2.27 LIN\_GLB\_INT\_EN Register (Offset = E0h) [Reset = 0000000h]

LIN\_GLB\_INT\_EN is shown in [Figure 37-53](#) and described in [Table 37-41](#).

Return to the [Summary Table](#).

The LIN\_GLB\_INT\_EN register is used to enable the INT0 and INT1 interrupt lines to propagate to the PIE block.

**Figure 37-53. LIN\_GLB\_INT\_EN Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						GLBINT1_EN	GLBINT0_EN
R-0h						R/W-0h	R/W-0h

**Table 37-41. LIN\_GLB\_INT\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	GLBINT1_EN	R/W	0h	Global Interrupt Enable for LIN INT1. This bit determines whether the INT1 interrupt line generates an interrupt to the PIE or not. Reset type: SYSRSn 0h (R/W) = LIN INT1 line does not generate an interrupt to the PIE. 1h (R/W) = LIN INT1 line generates an interrupt to the PIE if an enabled interrupt condition occurs.
0	GLBINT0_EN	R/W	0h	Global Interrupt Enable for LIN INT0. This bit determines whether the INT0 interrupt line generates an interrupt to the PIE or not. Reset type: SYSRSn 0h (R/W) = LIN INT0 line does not generate an interrupt to the PIE. 1h (R/W) = LIN INT0 line generates an interrupt to the PIE if an enabled interrupt condition occurs.

**37.7.2.28 LIN\_GLB\_INT\_FLG Register (Offset = E4h) [Reset = 0000000h]**

LIN\_GLB\_INT\_FLG is shown in [Figure 37-54](#) and described in [Table 37-42](#).

Return to the [Summary Table](#).

The LIN\_GLB\_INT\_FLG register contains the current status of the INT0 and INT1 flags.

**Figure 37-54. LIN\_GLB\_INT\_FLG Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						INT1_FLG	INT0_FLG
R-0h						R-0h	R-0h

**Table 37-42. LIN\_GLB\_INT\_FLG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	INT1_FLG	R	0h	Global Interrupt Flag for LIN INT1. This bit indicates if an interrupt was generated to the PIE due to an enabled interrupt on the INT1 interrupt line. Refer to the LIN Interrupt Status Register for the condition that generated the interrupt. This bit can be cleared by writing a 1 to the corresponding bit in the LIN_GLB_INT_CLR register. Reset type: SYSRSn 0h (R/W) = No interrupt is active on the INT1 line. 1h (R/W) = An interrupt was generated due to an enabled interrupt on the INT1 interrupt line.
0	INT0_FLG	R	0h	Global Interrupt Flag for LIN INT0. This bit indicates if an interrupt was generated to the PIE due to an enabled interrupt on the INT0 interrupt line. Refer to the LIN Interrupt Status Register for the condition that generated the interrupt. This bit can be cleared by writing a 1 to the corresponding bit in the LIN_GLB_INT_CLR register. Reset type: SYSRSn 0h (R/W) = No interrupt is active on the INT0 line. 1h (R/W) = An interrupt was generated due to an enabled interrupt on the INT0 interrupt line.

### 37.7.2.29 LIN\_GLB\_INT\_CLR Register (Offset = E8h) [Reset = 0000000h]

LIN\_GLB\_INT\_CLR is shown in [Figure 37-55](#) and described in [Table 37-43](#).

Return to the [Summary Table](#).

The LIN\_GLB\_INT\_CLR register is used to clear the interrupt flags in LIN\_GLB\_INT\_FLG register.

**Figure 37-55. LIN\_GLB\_INT\_CLR Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED							
R-0h							
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						INT1_FLG_CLR	INT0_FLG_CLR
R-0h						R/W1C-0h	R/W1C-0h

**Table 37-43. LIN\_GLB\_INT\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	RESERVED	R	0h	Reserved
1	INT1_FLG_CLR	R/W1C	0h	Global Interrupt flag clear for LIN INT1. This bit is used to clear the corresponding bit in the LIN_GLB_INT_FLG register. Write 1 to clear the INT1_FLG bit. Writing 0 has no effect. Reset type: SYSRSn
0	INT0_FLG_CLR	R/W1C	0h	Global Interrupt flag clear for LIN INT0. This bit is used to clear the corresponding bit in the LIN_GLB_INT_FLG register. Write 1 to clear the INT0_FLG bit. Writing 0 has no effect. Reset type: SYSRSn

### 37.7.3 LIN Registers to Driverlib Functions

**Table 37-44. LIN Registers to Driverlib Functions**

File	Driverlib Function
<b>SCIGCR0</b>	
lin.h	LIN_enableModule
lin.h	LIN_disableModule
<b>SCIGCR1</b>	
lin.h	LIN_setLINMode
lin.h	LIN_setMessageFiltering
lin.h	LIN_enableParity
lin.h	LIN_disableParity
lin.h	LIN_setCommMode
lin.h	LIN_enableAutomaticBaudrate
lin.h	LIN_disableAutomaticBaudrate
lin.h	LIN_stopExtendedFrame

**Table 37-44. LIN Registers to Driverlib Functions (continued)**

File	Driverlib Function
lin.h	LIN_setChecksumType
lin.h	LIN_enableSCIMode
lin.h	LIN_disableSCIMode
lin.h	LIN_setSCICommMode
lin.h	LIN_enableSCIParity
lin.h	LIN_disableSCIParity
lin.h	LIN_setSCIStopBits
lin.h	LIN_enableSCISleepMode
lin.h	LIN_disableSCISleepMode
lin.h	LIN_enterSCILowPower
lin.h	LIN_exitSCILowPower
lin.h	LIN_setSCICharLength
lin.h	LIN_setSCIFrameLength
lin.h	LIN_isSCIDataAvailable
lin.h	LIN_isSCISpaceAvailable
lin.h	LIN_readSCICharNonBlocking
lin.h	LIN_readSCICharBlocking
lin.h	LIN_writeSCICharNonBlocking
lin.h	LIN_writeSCICharBlocking
lin.h	LIN_enableSCIModuleErrors
lin.h	LIN_disableSCIModuleErrors
lin.h	LIN_enableSCIInterrupt
lin.h	LIN_disableSCIInterrupt
lin.h	LIN_clearSCIInterruptStatus
lin.h	LIN_setSCIInterruptLevel0
lin.h	LIN_setSCIInterruptLevel1
lin.h	LIN_isSCIReceiverIdle
lin.h	LIN_getSCITxFrameType
lin.h	LIN_getSCIRxFrameType
lin.h	LIN_isSCIBreakDetected
lin.h	LIN_enableDataTransmitter
lin.h	LIN_disableDataTransmitter
lin.h	LIN_enableDataReceiver
lin.h	LIN_disableDataReceiver
lin.h	LIN_performSoftwareReset
lin.h	LIN_enterSoftwareReset
lin.h	LIN_exitSoftwareReset
lin.h	LIN_enableIntLoopback
lin.h	LIN_disableIntLoopback
lin.h	LIN_enableMultibufferMode
lin.h	LIN_disableMultibufferMode
lin.h	LIN_setDebugSuspendMode
<b>SCIGCR2</b>	
lin.h	LIN_sendWakeupSignal
lin.h	LIN_enterSleep

**Table 37-44. LIN Registers to Driverlib Functions (continued)**

File	Driverlib Function
lin.h	LIN_sendChecksum
lin.h	LIN_triggerChecksumCompare
lin.h	LIN_enterSCILowPower
lin.h	LIN_exitSCILowPower
<b>SCISSETINT</b>	
lin.h	LIN_enableInterrupt
lin.h	LIN_setInterruptLevel1
lin.h	LIN_enableSCIInterrupt
lin.h	LIN_setSCIInterruptLevel1
lin.h	LIN_getInterruptLevel
<b>SCICLEARINT</b>	
lin.h	LIN_disableInterrupt
lin.h	LIN_setInterruptLevel0
lin.h	LIN_disableSCIInterrupt
lin.h	LIN_setSCIInterruptLevel0
<b>SCISSETINTLVL</b>	
lin.h	LIN_setInterruptLevel1
lin.h	LIN_setSCIInterruptLevel1
lin.h	LIN_getInterruptLevel
<b>SCICLEARINTLVL</b>	
lin.h	LIN_setInterruptLevel0
lin.h	LIN_setSCIInterruptLevel0
<b>SCIFLR</b>	
lin.h	LIN_isTxReady
lin.h	LIN_isRxReady
lin.h	LIN_isTxMatch
lin.h	LIN_isRxMatch
lin.h	LIN_clearInterruptStatus
lin.h	LIN_isSCIDataAvailable
lin.h	LIN_isSCISpaceAvailable
lin.h	LIN_clearSCIInterruptStatus
lin.h	LIN_isSCIReceiverIdle
lin.h	LIN_getSCITxFrameType
lin.h	LIN_getSCIRxFrameType
lin.h	LIN_isSCIBreakDetected
lin.h	LIN_isBusBusy
lin.h	LIN_isTxBufferEmpty
lin.h	LIN_getInterruptStatus
<b>SCIINTVECT0</b>	
lin.h	LIN_getInterruptLine0Offset
<b>SCIINTVECT1</b>	
lin.h	LIN_getInterruptLine1Offset
<b>SCIFORMAT</b>	
lin.c	LIN_sendData
lin.c	LIN_getData



**Table 37-44. LIN Registers to Driverlib Functions (continued)**

File	Driverlib Function
lin.h	LIN_setFrameLength
lin.h	LIN_setSCICharLength
lin.h	LIN_setSCIFrameLength
<b>BRSR</b>	
lin.h	LIN_setBaudRatePrescaler
<b>SCIED</b>	
lin.h	LIN_readSCICharNonBlocking
lin.h	LIN_readSCICharBlocking
<b>SCIRD</b>	
lin.h	LIN_readSCICharNonBlocking
lin.h	LIN_readSCICharBlocking
<b>SCITD</b>	
lin.h	LIN_writeSCICharNonBlocking
lin.h	LIN_writeSCICharBlocking
<b>SCIPIO0</b>	
lin.h	LIN_enableModule
lin.h	LIN_disableModule
<b>SCIPIO2</b>	
lin.h	LIN_getPinStatus
<b>COMP</b>	
lin.h	LIN_setSyncFields
<b>RD0</b>	
lin.c	LIN_getData
<b>RD1</b>	
-	
<b>MASK</b>	
lin.h	LIN_setTxMask
lin.h	LIN_setRxMask
lin.h	LIN_getTxMask
lin.h	LIN_getRxMask
<b>ID</b>	
lin.h	LIN_setIDByte
lin.h	LIN_setIDResponderTask
lin.h	LIN_getRxIdentifier
<b>TD0</b>	
lin.c	LIN_sendData
lin.h	LIN_sendWakeupSignal
<b>TD1</b>	
-	
<b>MBSR</b>	
lin.h	LIN_setMaximumBaudRate
<b>IODFTCTRL</b>	
lin.h	LIN_enableModuleErrors
lin.h	LIN_disableModuleErrors
lin.h	LIN_enableSCIModuleErrors

**Table 37-44. LIN Registers to Driverlib Functions (continued)**

File	Driverlib Function
lin.h	LIN_disableSCIModuleErrors
lin.h	LIN_enableExtLoopback
lin.h	LIN_disableExtLoopback
lin.h	LIN_setTransmitDelay
lin.h	LIN_setPinSampleMask
<b>GLB_INT_EN</b>	
lin.h	LIN_enableGlobalInterrupt
lin.h	LIN_disableGlobalInterrupt
<b>GLB_INT_FLG</b>	
lin.h	LIN_getGlobalInterruptStatus
<b>GLB_INT_CLR</b>	
lin.h	LIN_clearGlobalInterruptStatus

Chapter 38  
**Lockstep Compare Module (LCM)**

---



This chapter describes the Lockstep Compare Module (LCM).

<b>38.1 Introduction</b> .....	<b>5513</b>
<b>38.2 Enabling LCM Comparators</b> .....	<b>5514</b>
<b>38.3 Disabling LCM Redundant Module</b> .....	<b>5514</b>
<b>38.4 LCM Error Handling</b> .....	<b>5514</b>
<b>38.5 LCM Error Flags</b> .....	<b>5515</b>
<b>38.6 Debug Mode with LCM</b> .....	<b>5515</b>
<b>38.7 Register Parity Error Protection</b> .....	<b>5515</b>
<b>38.8 Functional Logic</b> .....	<b>5516</b>
<b>38.9 LCM Registers</b> .....	<b>5520</b>

### 38.1 Introduction

Hardware module integrity during run-time is a critical functional safety requirement. Hardware Redundancy implemented by the lockstep CPU architecture (two CPUs executing the same function and the output of the CPUs are continuously compared) is a proven method for achieving high diagnostic coverage for both permanent and transient faults. The Lockstep Comparator Module (LCM) is implemented to compare output from the CPU to detect permanent and transient faults.

#### 38.1.1 Features

The LCM implements the following features:

- Pipelined architecture
- Redundant comparison
- Self-test capability
  - Match and mismatch test
  - Error forcing capability
- Temporal redundancy: The operation of the two modules is skewed by two cycles to address the issue of common cause failures like failure of clock, power, and so on. This makes sure of temporal redundancy.
- Spatial redundancy: In the lockstep architecture, module instances are redundantly instantiated and the outputs are compared. Redundant instantiation provides spatial redundancy.
- Non-delayed functional output path to provide non-delayed CPU execution for the system (while still having temporal redundancy).
- Register protection of critical memory mapped registers of the module, using a parity scheme.

#### 38.1.2 Block Diagram

Figure 38-1 shows the LCM block diagram.




Figure 38-1. LCM Block Diagram

#### Note

The *Module* described in this block diagram can be either a CPU (for example, CPU1) or a peripheral (for example, DMA) depending on availability for the device.

## 38.2 Enabling LCM Comparators

### Note

The redundant module is automatically enabled at boot.

To enable the LCM comparators upon device startup or after reset, perform the following steps at the beginning of the user application code:

1. Lock the LSEN configuration using the following bit:
  - CPU\_SYS\_REGS[CPUSYSLOCK2.LSEN = 1]
2. Enable the comparator for the desired modules using the following bit:
  - LCM\_REGS[LCM\_CONTROL.CMPEN = 1]
  - Lockstep compare begins the immediate next cycle.

**Note:** The lockstep comparison is enabled by this write and cannot be disabled again without a reset.

## 38.3 Disabling LCM Redundant Module

In systems that do not require the redundant module for functional safety requirements, the LCM redundant module can be disabled for additional power savings. To disable the LCM comparators upon device startup or after reset, the following steps must be taken at the beginning of the user application code:

1. Disable the redundant module using the following bit:
  - CPU\_SYS\_REGS[LSEN.Enable = 0]

**Note:** The redundant lockstep module is disabled by this write and cannot be re-enabled without a reset.

2. (Optional) Lock the LSEN configuration using the following bit:
  - CPU\_SYS\_REGS[CPUSYSLOCK2.LSEN = 1]

## 38.4 LCM Error Handling

Upon an error generated by the LCM module, a system-level NMI is triggered. The LCM error can be triggered by any of the following:

- Functional failure: LCM detecting an error (functional failure between the two modules).
- Self-test failure: LCM self-test failure detected (functional failure on one or both of the modules).
- Force Compare Error Request: Running LCM\_CONTROL.CMPx\_ERR\_FORCE to force a compare error.
  - If the force compare error test passes, the LCM module generates an NMI. Inside the NMI routine, to differentiate between a functional failure of the device and a "force compare error test" induced failure, the LCM\_STATUS.CMPx\_ERR\_FORCE\_DONE flag can be read. This bit determines if the error-force test completed successfully (bit = 1, test complete) or never ran (bit = 0, test not completed). If the test never ran, then the NMI was triggered by an actual functional failure.

To determine the specific cause of the LCM error-induced NMI, the LCM\_STATUS register bits can be read. Particularly:

- CMP\_FAIL
- STPASS
- CMPx\_ERR\_FORCE\_PASS
- CMPx\_ERR\_FORCE\_DONE

For details on system-level NMIs vector locations and interrupt-handling, see the *System Control and Interrupts* chapter.

### 38.5 LCM Error Flags

SYS\_STATUS\_REGS[LCM\_ERR\_FLG] register contains individual LCM module error flags as well as global error event flag indicating lockstep compare error status.

On occurrence of a lockstep module compare error :

1. Sets the individual compare module flag in LCM\_ERR\_FLG register
2. Sets the Global error (GERR) event flag in LCM\_ERR\_FLG register
3. NMI is generated, no further NMI's are fired until GERR flag is cleared

For clearing the status flags user writes to SYS\_STATUS\_REGS[LCM\_ERR\_FLG\_CLR] register. When GERR(Global Error) flag is cleared with the source flags still set, another NMI is generated, therefore user is recommended to clear the source flags before clearing GERR flag.

Optionally user can set the individual module LCM flags in SYS\_STATUS\_REGS[LCM\_ERR\_FLG] register by writing key and respective bits in SYS\_STATUS\_REGS[LCM\_ERR\_FLG\_SET] register simultaneously.

---

#### Note

Only a 32-bit write to the LCM\_ERR\_FLG\_SET register succeeds in updating the fields of this register provided the correct value is written to KEY field simultaneously.

---

### 38.6 Debug Mode with LCM

Lockstep comparison is disabled automatically during debug/emulation mode of the device. However, some items are still available when a debugger is connected:

- Code can continue to be debugged even though lockstep compare is disabled with a debugger connection.
- Self-test logic (match test and mismatch test) is still accessible with debugger connected.
- Clock and inputs to the secondary module are not impacted, and continue to get delayed clock and delayed inputs.

The status of the debugger connection is readable from the status register, specifically the LCM\_REGS[LCM\_STATUS.DBGCON] bit.

To re-initialize the lockstep compare module (after debugger is disconnected), a reset is required. This reset is called using a system reset requested from the debugger which in turn generates an XRSn in the device.

### 38.7 Register Parity Error Protection

The following critical LCM registers are protected by a parity scheme:

- LCM\_CONTROL
- LCM\_STATUS
- LCM\_LOCK
- LCM\_COMMIT

The parity scheme provides one parity bit per byte of data in the corresponding registers. Updates to any of the constantly-monitored registers causes an update to the parity bit. A single bit fault can therefore immediately flag an error. If the parity check determines a parity error has occurred, a dedicated error output line from the LCM module flags an error to the system.

All register parity errors (from the LCM) are combined into a single NMI to the NMIWD module as REGPARITYERR. The status of the register parity error specific to the LCM can also be viewed in the SYS\_STATUS\_REGS[REGPARITY\_ERR\_FLG.LCMx] bits.

Upon a parity error detection, SYSRSN must be asserted and the LCM\_REGS[LCM\_STATUS\_CLEAR] register must then be cleared using the a write of 1 to all appropriate bits in the register.

Details on the self-test capability of the register parity error test are explained in [Section 38.8.3](#).

## 38.8 Functional Logic

This section describes the various logical blocks within the LCM that contribute to the goal of improved diagnostic coverage.

### 38.8.1 Comparator Logic

To implement lockstep scheme, a comparator block is needed. The comparator block compares the delayed version of relevant outputs of the primary module and the equivalent outputs of the secondary (redundant) module. This provides immunity towards the common cause failures like loss of power, clock failures, etc.

The LCM has two instantiations of the comparator block to provide redundancy of the comparator block. This enables availability of one comparator block during self-test of the other comparator block and also provides additional failure protection capability for the comparator logic.

Although the lockstep secondary (redundant) module is enabled upon startup, lockstep comparison must be enabled in software.

Once lockstep compare is enabled in software, the comparison is performed continuously every cycle, from the immediate next cycle. Any difference between the primary and secondary modules generates an error signal from the LCM to the SoC. The corresponding register bit is also set (LCM\_STATUS.CMP\_FAIL).

CPU reset (or any higher-level resets) disables the lockstep comparators, requiring re-enabling of the comparator in software.

### 38.8.2 Self-Test Logic

The self-test of the comparator has two different modes:

- Match Test
- Mismatch Test

These two tests are run together. Self-test is initiated by setting the appropriate register bit (LCM\_CONTROL.STEN). When the self-test is initiated, the two different modes are executed on the two comparators one after the other. A self-test error triggers error aggregator logic at the SoC. A failed self-test also generates an NMI.

Redundant instantiation of the comparator block allows for one instantiation to be conducting a self-test while the other instantiation is active and performing the comparison check.

Self-test can also be performed before the comparator block is enabled in software.

Execution of the self-test is stopped immediately on failure. If either comparator fails the self-test, a status bit (LCM\_STATUS.STPASS) is 0 instead of being set to 1.

During self-test, the LCM\_STATUS.STACTIVE bit has a value of 1. Another self-test or compare error force must not be started until completion of the self-test, as indicated by LCM\_STATUS.STDONE = 1.

The following subsections describe functionality of each of the individual test modes, Mismatch Test and Match Test.

### 38.8.2.1 Match Test Mode

The match test mode checks to make sure identical inputs on each comparator provide passing outputs. This makes sure that the comparator inputs and comparators themselves are working correctly and that a fault is successfully propagated to the module output.

This test is executed using two different patterns fed to the two inputs of each comparator (bit) in the comparator block: {0,0} and {1,1}. Both inputs can provide a passing output to the comparator since both patterns are providing identical inputs to both inputs of the comparator. This tests output-stuck-at-one, input-stuck-at-one, and input-stuck-at-zero issues. [Table 38-1](#) shows the test execution sequence for a single comparator in the comparator block.

**Table 38-1. Match Test Simplified Example**

Clock Cycle	A Input (Primary Module) of Comparator	B Input (Secondary Module) of Comparator	Output
0	0	0	0
1	1	1	0



### 38.8.2.2 Mismatch Test Mode

The mismatch test mode creates an error output of 1 on each individual comparator (bit) within the comparator block, one at a time. This makes sure that all comparators in the block are working correctly and that a fault is successfully propagated to the module output.

This test is executed using a walking 1s pattern to test for output-stuck-at-zero issues. The walking 1s pattern is where all comparators in the comparator block are zero except for one of the comparators.

For example, the primary module has a 1 at the spot that the secondary module has a 0. This can force an intentional error.

This is repeated for every comparator in the block, with the 1 being set on both modules. The passing scenario for this is that all comparators see a mismatch, flagging a mismatch each iteration. See [Figure 38-2](#) for a simplified illustration of how this is implemented for a comparator block with 8 comparators (not the number used in the actual design).

Cycle #	Secondary Module Signal								Primary Module Signal								Output	
	7 (n)	6	5	4	3	2	1	0	7 (n)	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1
5	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1
6	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1
7	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1
8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
11	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
15 (2n)	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

**Figure 38-2. Mismatch Test Simplified Example**

### 38.8.3 Error Injection Tests

There are two error injection tests available for the LCM:

- Comparator Error Force Test
- Register Parity Error Injection Test

Each error injection test is run individually, as described in the following subsections.

#### 38.8.3.1 Comparator Error Force Test

The LCM has the capability to force a fault to check the error signaling path between the LCM and error aggregation logic at the device level (for example, NMIWD). This test is executed separately from the self-test, and is executed on the primary and redundant comparators individually through separate calls.

---

#### Note

- The lockstep comparator must be enabled to execute this test.
  - Once this self-test is triggered, another self-test or compare error force request must not be triggered again until the current test is completed, as indicated by `LCM_STATUS.STDONE == 1`.
- 

Execution of this self-test is started by setting the appropriate bit: `LCM_CONTROL.CMPx_ERR_FORCE`, where `x` is the number designator of the redundant comparator to be tested.

Upon execution of this one-cycle-long test, the LCM asserts a lockstep comparison error signal to the device. The normal functional compare fail flag (`LCM_STATUS.CMP_FAIL`) is not set by this test mode.

The following bits are set by the test:

- `LCM_STATUS` register:
  - `CMPx_ERR_FORCE_DONE` bit - 1 when the test is completed.
    - This bit must be cleared before running the test again for comparator "x".
  - `CMPx_ERR_FORCE_PASS` bit - 1 when the test passes.
    - This bit must be cleared before running the test again for comparator "x".

Because the test triggers an NMI on a test pass, the "DONE" flag allows the cause to be determined by either a functional fail or an error forcing test fail.

#### 38.8.3.2 Register Parity Error Test

An error can be injected into the register parity error protection that exists for critical LCM registers, to test for latent faults. This error is inserted by forcing a particular byte to output a failing parity state to the system. This then triggers an NMI to the NMIWD, and also set the `SYS_STATUS_REGS[REGPARITY_ERR_FLG]` bits.

The test can be executed by running setting the `LCM_REGS[PARITY_TEST.TESTEN]` bits to the appropriate value.

Once the `TESTEN` register bits are set, the actual registers are no longer accessible in the memory map. Instead, the one bit parity error status values are accessible for every byte in the registers. Parity is computed for every byte, and the corresponding parity pass/fail value is available at the bit 0 location of every byte, in-place. A 0 in the bit 0 location corresponds to a pass; a 1 in the bit 0 location corresponds to a fail.

To actually inject an error, the value 1 can then be written to the bit 0 location of any byte. This inverts the stored parity value, and therefore inject an error into the parity test mechanism. Note that this propagates as an NMI like an actual parity error, and must therefore be handled within the parity error NMI.

## 38.9 LCM Registers

The following sections are register descriptions for the Lockstep Compare Module (LCM).

### 38.9.1 LCM Base Address Table

**Table 38-2. LCM Base Address Table**

Bit Field Name		DriverLib Name	Base Address	CPU1	CPU1.DMA	CPU1.CLA1	CPU2	CPU2.DMA	Pipeline Protected
Instance	Structure								
LCM_CPU2Regs	<a href="#">LCM_REGS</a>	LCM_CPU2_BASE	0x0004_C800	-	-	-	YES	-	YES
LCM_CPU2.DMA1Regs	<a href="#">LCM_REGS</a>	LCM_CPU2.DMA1_BASE	0x0004_E800	-	-	-	YES	-	YES

### 38.9.2 LCM\_REGS Registers

Table 38-3 lists the memory-mapped registers for the LCM\_REGS registers. All register offset addresses not listed in Table 38-3 should be considered as reserved locations and the register contents should not be modified.

**Table 38-3. LCM\_REGS Registers**

Offset	Acronym	Register Name	Write Protection	Section
0h	REVISION	IP Revision tie-off value		<a href="#">Go</a>
8h	LCM_CONTROL	LCM Control configuration	PARITY	<a href="#">Go</a>
20h	LCM_STATUS	LCM status register	PARITY	<a href="#">Go</a>
28h	LCM_STATUS_CLEAR	LCM Status clear register		<a href="#">Go</a>
68h	PARITY_TEST	Enabling the parity test feature		<a href="#">Go</a>
70h	LCM_LOCK	LCM lock configuration	PARITY	<a href="#">Go</a>
78h	LCM_COMMIT	LCM commit configuration	PARITY	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 38-4 shows the codes that are used for access types in this section.

**Table 38-4. LCM\_REGS Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
R-0	R-0	Read Returns 0s
Write Type		
W	W	Write
W1C	W1C	Write 1 to clear
WOnce	WOnce	Write Set once
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

### 38.9.2.1 REVISION Register (Offset = 0h) [Reset = 4000000h]

REVISION is shown in [Figure 38-3](#) and described in [Table 38-5](#).

Return to the [Summary Table](#).

IP Revision tie-off value

**Figure 38-3. REVISION Register**

31	30	29	28	27	26	25	24
SCHEME		RESERVED			FUNC		
R-1h		R-0-0h			R-0h		
23	22	21	20	19	18	17	16
FUNC							
R-0h							
15	14	13	12	11	10	9	8
RESERVED					MAJOR		
R-0h					R-0h		
7	6	5	4	3	2	1	0
CUSTOM		MINOR					
R-0h		R-0h					

**Table 38-5. REVISION Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	This identifies the scheme revision ID register type implemented for this module Reset type: SYSRSn
29-28	RESERVED	R-0	0h	Reserved
27-16	FUNC	R	0h	Functional Release Number Reflects software-compatibility. If there is no software compatibility, a unique func number is assigned for compatible modules, the same number is maintained. Reset type: SYSRSn
15-11	RESERVED	R	0h	Reserved
10-8	MAJOR	R	0h	Major Revision Number Represents major changes to the module (e.g. entirely new features are added/changed). The major revision number for this module. Reset type: SYSRSn
7-6	CUSTOM	R	0h	Custom Module Number Indicates a special version of the module. May not be supported by standard software. Reset type: SYSRSn
5-0	MINOR	R	0h	Minor Revision Number Represents minor changes to the module (e.g. enhancements to existing features). The minor revision number for this module. Reset type: SYSRSn

### 38.9.2.2 LCM\_CONTROL Register (Offset = 8h) [Reset = 0000000h]

LCM\_CONTROL is shown in [Figure 38-4](#) and described in [Table 38-6](#).

Return to the [Summary Table](#).

LCM Control configuration

**Figure 38-4. LCM\_CONTROL Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED		CMP2_ERR_F ORCE	RESERVED	CMP1_ERR_F ORCE	RESERVED		STEN
R-0h		R-0/W-0h	R-0h	R-0/W-0h	R-0h		R-0/W-0h
15	14	13	12	11	10	9	8
RESERVED							
R-0/W-0h							
7	6	5	4	3	2	1	0
RESERVED							CMPEN
R-0/W-0h							R/W-0h

**Table 38-6. LCM\_CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	RESERVED	R	0h	Reserved
21	CMP2_ERR_FORCE	R-0/W	0h	0: configuration is ignored 1: comparator-2 lockstep compare error is forced (i) Once the bit is configured, comparator-2 compare error output will be asserted for one cycle. This feature is used to check the error propagation path from comparator2 compare error output to the observation point defined in system control (ii) The test shall be triggered only after enabling the lockstep feature. (iii) It is not possible to execute this test with debugger connected. (iv) The test cannot be executed if there is pending functional failure or test failure (i.e. test cannot be executed when LCM_STATUS.cmp_fail = 1 or (LCM_STATUS.stpass = 0 and LCM_STATUS.stdone = 1) or (LCM_STATUS.cmp1_err_force_pass = 0 and LCM_STATUS.cmp1_err_force_done = 1) or (LCM_STATUS.cmp2_err_force_pass = 0 and LCM_STATUS.cmp2_err_force_done = 1) (v) LCM_STATUS.cmp2_err_force_done and LCM_STATUS.cmp2_err_force_pass flags need to be cleared before initiating the test a 2nd time. Reset type: SYSRSn
20	RESERVED	R	0h	Reserved

**Table 38-6. LCM\_CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	CMP1_ERR_FORCE	R-0/W	0h	0: configuration is ignored 1: comparator-1 lockstep compare error is forced (i) Once the bit is configured, comparator-1 compare error output will be asserted for one cycle. This feature is used to check the error propagation path from comparator1 compare error output to the observation point defined in system control. (ii) The test shall be triggered only after enabling the lockstep feature. (iii) It is not possible to execute this test with debugger connected. (iv) The test cannot be executed if there is pending functional failure or test failure (i.e. test cannot be executed when LCM_STATUS.cmp_fail = 1 or (LCM_STATUS.stpass = 0 and LCM_STATUS.stdone = 1) or (LCM_STATUS.cmp1_err_force_pass = 0 and LCM_STATUS.cmp1_err_force_done = 1) or (LCM_STATUS.cmp2_err_force_pass = 0 and LCM_STATUS.cmp2_err_force_done = 1) (v) LCM_STATUS.cmp1_err_force_done and LCM_STATUS.cmp1_err_force_pass flags need to be cleared before initiating the test a 2nd time. Reset type: SYSRSn
18-17	RESERVED	R	0h	Reserved
16	STEN	R-0/W	0h	0: configuration is ignored 1: self-test enabled (i) Self-test sequence will start when the bit is configured to a value of 1. The test shall be triggered only after enabling the lockstep feature. Lockstep feature shall not be disabled when the test is in progress. (ii) Once the test is initiated, both the comparators will be tested one after the other. It should be possible to execute this test with debugger connected (iii) The test can be triggered only after the previous execution of self-test is complete (i.e. ensuring by checking LCM_STATUS.stdone = 1) (iv) The test cannot be executed if there is pending functional failure or test failure (i.e. test cannot be executed when LCM_STATUS.cmp_fail = 1 or (LCM_STATUS.stpass = 0 and LCM_STATUS.stdone = 1) or (LCM_STATUS.cmp1_err_force_pass = 0 and LCM_STATUS.cmp1_err_force_done = 1) or (LCM_STATUS.cmp2_err_force_pass = 0 and LCM_STATUS.cmp2_err_force_done = 1) (v) LCM_STATUS.stdone and LCM_STATUS.stpass flags need to be cleared before initiating the test a 2nd time. (vi) Device shouldn't enter any low power modes when self-test is in progress Reset type: SYSRSn
15-1	RESERVED	R-0/W	0h	Reserved

**Table 38-6. LCM\_CONTROL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	COMPEN	R/W	0h	0: Lockstep compare disabled 1: Lockstep compare enabled Note: (1) Mentions of 'dual module' below are only applicable to systems that support dual modules. Datasheet will explicitly state this functionality if it exists. (2) The configuration to decide whether IP is in lockstep configuration, dual module configuration or single module configuration comes from system control. (3) This bit will have impact only when the IP is configured in lockstep mode (i.e. not in single module or dual module mode) (4) Device is expected to work in either lockstep mode or dual module mode. Switching between modes is not supported except the one time switching from lockstep mode to dual-core mode. (5) User must ensure that LCM_STATUS register should not indicate a failure (i.e. cmp_fail = 1, stpass = 0, cmp1_err_force_pass = 0, cmp2_err_force_pass = 0) at the time of enabling the lockstep compare. Reset type: SYSRSn



### 38.9.2.3 LCM\_STATUS Register (Offset = 20h) [Reset = 0000001h]

LCM\_STATUS is shown in Figure 38-5 and described in Table 38-7.

Return to the [Summary Table](#).

LCM status register

**Figure 38-5. LCM\_STATUS Register**

31	30	29	28	27	26	25	24
RESERVED							
R-0h							
23	22	21	20	19	18	17	16
RESERVED	CMP2_ERR_F ORCE_DONE	CMP2_ERR_F ORCE_PASS	CMP1_ERR_F ORCE_DONE	CMP1_ERR_F ORCE_PASS	STACTIVE	STDONE	STPASS
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED							DBGCON
R-0h							R-0h
7	6	5	4	3	2	1	0
RESERVED						CMP_FAIL	LSEN
R-0h						R-0h	R-1h

**Table 38-7. LCM\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22	CMP2_ERR_FORCE_DO NE	R	0h	0: 'comparator2 compare error forcing test' in progress or not completed 1: 'comparator2 compare error forcing test' complete Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn
21	CMP2_ERR_FORCE_PA SS	R	0h	0: 'comparator2 compare error forcing test' fail 1: 'comparator2 compare error forcing test' pass (comparator2 compare error output getting asserted during test is deemed as pass) Invoking this test will trigger an NMI on a test pass. Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn
20	CMP1_ERR_FORCE_DO NE	R	0h	0: 'comparator1 compare error forcing test' in progress or not completed 1: 'comparator1 compare error forcing test' complete Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn
19	CMP1_ERR_FORCE_PA SS	R	0h	0: 'comparator1 compare error forcing test' fail 1: 'comparator1 compare error forcing test' pass (comparator1 compare error output getting asserted during test is deemed as pass) Invoking this test will trigger an NMI on a test pass. Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn

**Table 38-7. LCM\_STATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	STACTIVE	R	0h	0: Self-test is not active 1: Self-test is active (in progress) The bit will be set in the next cycle of LCM_CONTROL.sten = 1 configuration and reset along with LCM_STATUS.stdone becoming '1'. Reset type: PORESETn
17	STDONE	R	0h	0: self-test in progress or not completed 1: self-test complete The bit will be zero by default and will become one once the self-test is completed. The test is deemed complete when the test sequence is complete or the test exits due to a failure. Note: If the bit is set, it need to be cleared before invoking the test 2nd time. Reset type: PORESETn
16	STPASS	R	0h	0: self-test fail 1: self-test pass The bit will be zero by default and will become one once the self-test is complete and status is pass Note: If the bit is set, it need to be cleared before invoking the self-test 2nd time. Reset type: PORESETn
15-9	RESERVED	R	0h	Reserved
8	DBGCON	R	0h	0: debugger is not connected 1: debugger is connected Note: The status is latched when debugger is connected. This can be cleared only by XRSn (a) When debugger is connected, lockstep comparison of the CPU is disabled. (b) Self-test can still be performed with debugger connected. (c) Error forcing mode cannot be checked with debugger connected Reset type: XRSn
7-2	RESERVED	R	0h	Reserved
1	CMP_FAIL	R	0h	0: Lockstep compare pass 1: Lockstep compare failed Note: (i) When the peripheral is configured to be in lockstep mode, the bit indicates whether lockstep comparison has failed. (ii) Once the comparison is failed, Lockstep_compare_fail_status gets latched. It can be cleared only by a PORESETn or by writing to the status clear configuration. (iii) The bit will not get set during self-test mode or error forcing mode (iv) Self-test and compare error forcing check cannot be initiated when the cmp_fail flag value is 1'b1 Reset type: PORESETn
0	LSEN	R	1h	1: Peripheral is in lockstep configuration 0: peripheral is not in lockstep configuration. This configuration comes from system control. Note: lockstep_status is independent of the debugger connection. In order to check whether lockstep compare is disabled due to debugger connection, check LCM_STATUS.dbgcon Reset type: PORESETn

### 38.9.2.4 LCM\_STATUS\_CLEAR Register (Offset = 28h) [Reset = 0000000h]

LCM\_STATUS\_CLEAR is shown in [Figure 38-6](#) and described in [Table 38-8](#).

Return to the [Summary Table](#).

LCM Status clear register

**Figure 38-6. LCM\_STATUS\_CLEAR Register**

31								30								29								28								27								26								25								24															
RESERVED																																																																							
R-0h																																																																							
23								22								21								20								19								18								17								16															
RESERVED								CMP2_ERR_F ORCE_DONE								CMP2_ERR_F ORCE_PASS								CMP1_ERR_F ORCE_DONE								CMP1_ERR_F ORCE_PASS								RESERVED								STDONE								STPASS															
R-0h								R-0/W1C-0h								R-0/W1C-0h								R-0/W1C-0h								R-0/W1C-0h								R-0h								R-0/W1C-0h								R-0/W1C-0h															
15								14								13								12								11								10								9								8															
RESERVED																																																																							
R-0h																																																																							
7								6								5								4								3								2								1								0															
RESERVED																																																								CMP_FAIL								RESERVED							
R-0h																																																								R-0/W1C-0h								R-0h							

**Table 38-8. LCM\_STATUS\_CLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	RESERVED	R	0h	Reserved
22	CMP2_ERR_FORCE_DONE	R-0/W1C	0h	0: No impact 1: LCM_STATUS.cmp2_err_force_done is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn
21	CMP2_ERR_FORCE_PASS	R-0/W1C	0h	0: No impact 1: LCM_STATUS.cmp2_err_force_pass is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn
20	CMP1_ERR_FORCE_DONE	R-0/W1C	0h	0: No impact 1: LCM_STATUS.cmp1_err_force_done is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn
19	CMP1_ERR_FORCE_PASS	R-0/W1C	0h	0: No impact 1: LCM_STATUS.cmp1_err_force_pass is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn
18	RESERVED	R	0h	Reset type: N/A
17	STDONE	R-0/W1C	0h	0: No impact 1: LCM_STATUS.stdone is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn

**Table 38-8. LCM\_STATUS\_CLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
16	STPASS	R-0/W1C	0h	0: No impact 1: LCM_STATUS.stfail is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn
15-2	RESERVED	R	0h	Reserved
1	CMP_FAIL	R-0/W1C	0h	0: No impact 1: LCM_STATUS.cmp_fail is reset to zero (If hardware is trying to set the flag and software is trying to clear the same flag in the same cycle, software clear is given higher priority) Reset type: PORESETn
0	RESERVED	R	0h	Reserved

### 38.9.2.5 PARITY\_TEST Register (Offset = 68h) [Reset = 0000000h]

PARITY\_TEST is shown in [Figure 38-7](#) and described in [Table 38-9](#).

Return to the [Summary Table](#).

Enabling the parity test feature

**Figure 38-7. PARITY\_TEST Register**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED															
R-0h															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED												TESTEN			
R-0h												R/W-0h			

**Table 38-9. PARITY\_TEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-4	RESERVED	R	0h	Reserved
3-0	TESTEN	R/W	0h	1010: Parity test feature is enabled All other values: Parity test feature is disabled Note: (1) When the parity test feature is enabled, actual registers are not accessible in the memory map. Instead, the parity values (final XOR output indicating the parity error) are accessible. Parity is computed for every byte and the corresponding parity error value is available at the bit-0 of every byte. Value of '1' written to the parity bit after enabling the parity test feature can be used to inject the error by inverting the stored parity value. (2) It is recommended to leave the field as 0101 or 0000 after completing the parity test. Reset type: SYSRSn

### 38.9.2.6 LCM\_LOCK Register (Offset = 70h) [Reset = 0000000h]

LCM\_LOCK is shown in [Figure 38-8](#) and described in [Table 38-10](#).

Return to the [Summary Table](#).

LCM lock configuration

**Figure 38-8. LCM\_LOCK Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PARITY_TEST	RESERVED	RESERVED
R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R/W-0h	R-0-0h	R-0-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	LCM_STATUS_CLEAR	RESERVED	RESERVED
R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R/W-0h	R-0-0h	R-0-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	LCM_CONTROL	RESERVED	RESERVED
R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R/W-0h	R-0-0h	R-0-0h

**Table 38-10. LCM\_LOCK Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0	0h	Reserved
30	RESERVED	R-0	0h	Reserved
29	RESERVED	R-0	0h	Reserved
28	RESERVED	R-0	0h	Reserved
27	RESERVED	R-0	0h	Reserved
26	PARITY_TEST	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
25	RESERVED	R-0	0h	Reserved
24	RESERVED	R-0	0h	Reserved
23	RESERVED	R-0	0h	Reserved
22	RESERVED	R-0	0h	Reserved
21	RESERVED	R-0	0h	Reserved
20	RESERVED	R-0	0h	Reserved
19	RESERVED	R-0	0h	Reserved
18	RESERVED	R-0	0h	Reserved
17	RESERVED	R-0	0h	Reserved
16	RESERVED	R-0	0h	Reserved
15	RESERVED	R-0	0h	Reserved
14	RESERVED	R-0	0h	Reserved
13	RESERVED	R-0	0h	Reserved
12	RESERVED	R-0	0h	Reserved
11	RESERVED	R-0	0h	Reserved

**Table 38-10. LCM\_LOCK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	LCM_STATUS_CLEAR	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
9	RESERVED	R-0	0h	Reserved
8	RESERVED	R-0	0h	Reserved
7	RESERVED	R-0	0h	Reserved
6	RESERVED	R-0	0h	Reserved
5	RESERVED	R-0	0h	Reserved
4	RESERVED	R-0	0h	Reserved
3	RESERVED	R-0	0h	Reserved
2	LCM_CONTROL	R/W	0h	0: Register configuration is not locked. 1: Register configuration is locked. Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R-0	0h	Reserved

### 38.9.2.7 LCM\_COMMIT Register (Offset = 78h) [Reset = 0000000h]

LCM\_COMMIT is shown in [Figure 38-9](#) and described in [Table 38-11](#).

Return to the [Summary Table](#).

LCM commit configuration

**Figure 38-9. LCM\_COMMIT Register**

31	30	29	28	27	26	25	24
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PARITY_TEST	RESERVED	RESERVED
R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R/WOnce-0h	R-0-0h	R-0-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	LCM_STATUS_CLEAR	RESERVED	RESERVED
R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R/WOnce-0h	R-0-0h	R-0-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	LCM_CONTROL	RESERVED	RESERVED
R-0-0h	R-0-0h	R-0-0h	R-0-0h	R-0-0h	R/WOnce-0h	R-0-0h	R-0-0h

**Table 38-11. LCM\_COMMIT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	RESERVED	R-0	0h	Reserved
30	RESERVED	R-0	0h	Reserved
29	RESERVED	R-0	0h	Reserved
28	RESERVED	R-0	0h	Reserved
27	RESERVED	R-0	0h	Reserved
26	PARITY_TEST	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn
25	RESERVED	R-0	0h	Reserved
24	RESERVED	R-0	0h	Reserved
23	RESERVED	R-0	0h	Reserved
22	RESERVED	R-0	0h	Reserved
21	RESERVED	R-0	0h	Reserved
20	RESERVED	R-0	0h	Reserved
19	RESERVED	R-0	0h	Reserved
18	RESERVED	R-0	0h	Reserved
17	RESERVED	R-0	0h	Reserved
16	RESERVED	R-0	0h	Reserved
15	RESERVED	R-0	0h	Reserved
14	RESERVED	R-0	0h	Reserved
13	RESERVED	R-0	0h	Reserved
12	RESERVED	R-0	0h	Reserved
11	RESERVED	R-0	0h	Reserved



**Table 38-11. LCM\_COMMIT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	LCM_STATUS_CLEAR	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn
9	RESERVED	R-0	0h	Reserved
8	RESERVED	R-0	0h	Reserved
7	RESERVED	R-0	0h	Reserved
6	RESERVED	R-0	0h	Reserved
5	RESERVED	R-0	0h	Reserved
4	RESERVED	R-0	0h	Reserved
3	RESERVED	R-0	0h	Reserved
2	LCM_CONTROL	R/WOnce	0h	0: Register lock configuration is not committed. 1: Register lock configuration is committed. Once configuration is committed, only reset can change the configuration. Reset type: SYSRSn
1	RESERVED	R-0	0h	Reserved
0	RESERVED	R-0	0h	Reserved

### 38.9.3 LCM Registers to Driverlib Functions

**Table 38-12. LCM Registers to Driverlib Functions**

File	Driverlib Function
<b>REVISION</b>	
-	
<b>CONTROL</b>	
lcm.c	LCM_runSelfTest
lcm.c	LCM_runComp1ErrorForceTest
lcm.c	LCM_runComp2ErrorForceTest
lcm.h	LCM_enableLockstepCompare
lcm.h	LCM_disableLockstepCompare
<b>STATUS</b>	
lcm.c	LCM_runSelfTest
lcm.c	LCM_runComp1ErrorForceTest
lcm.c	LCM_runComp2ErrorForceTest
lcm.h	LCM_isLockStepEnabled
lcm.h	LCM_isDebuggerConnected
lcm.h	LCM_getLockStepCompareStatus
lcm.h	LCM_getSelfTestStatus
lcm.h	LCM_getComp1ErrForceTestStatus
lcm.h	LCM_getComp2ErrForceTestStatus
lcm.h	LCM_clearFlags
<b>STATUS_CLEAR</b>	
lcm.c	LCM_runSelfTest
lcm.c	LCM_runComp1ErrorForceTest
lcm.c	LCM_runComp2ErrorForceTest
lcm.h	LCM_clearFlags

**Table 38-12. LCM Registers to Driverlib Functions (continued)**

File	Driverlib Function
<b>PARITY_TEST</b>	
lcm.h	LCM_enableParityTest
lcm.h	LCM_disableParityTest
<b>LOCK</b>	
lcm.h	LCM_lockRegister
lcm.h	LCM_unlockRegister
<b>COMMIT</b>	
lcm.h	LCM_commitRegister

## Revision History



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from November 17, 2023 to August 20, 2024 (from Revision A (November 2023) to Revision B (August 2024))

	Page
• Changed <a href="#">Figure 3-5</a> . Removed SPI, SCI, and ePWM from PERx.SYSCLK signal.....	156
• Added <a href="#">Section 3.7.6.1</a> .....	164
• Changed OSCCLK cycles to INTOSC1 cycles in <a href="#">Section 3.10.3</a> .....	174
• Changed OSCCLK cycles to INTOSC1 cycles in <a href="#">Section 3.10.4</a> .....	174
• Changed order of register sections in <a href="#">Section 3.18</a> .....	200
• Added <a href="#">Section 3.18.2</a> .....	200
• Added <a href="#">Section 4.7.8</a> .....	1060
• Added <a href="#">Section 4.7.8.1</a> .....	1060
• Moved <a href="#">Section 4.7.8.2</a> to <a href="#">Section 4.7.8</a> .....	1062
• Changed <a href="#">Table 4-54</a> .....	1081
• Changed <a href="#">Section 5.7.8</a> .....	1108
• Changed steps 1 and 3 in <a href="#">Section 14.2</a> .....	1942
• Added <a href="#">Section 22.20.7.3</a> .....	3138
• Changed <a href="#">Figure 21-4</a> .....	3672
• Added footnote in <a href="#">Table 21-2</a> .....	3694
• Added Note in <a href="#">Section 22.4.5</a> .....	3774
• Changed Note in <a href="#">Section 22.18.1.5.4.1</a> .....	3890
• Added <a href="#">Section 22.20.7.3</a> .....	4154
• Added second bullet in <a href="#">Section 24.2</a> .....	4251
• Added last two paragraphs to Note in <a href="#">Section 24.2</a> .....	4251
• Changed <a href="#">Figure 26-4</a> .....	4488
• Added <a href="#">Section 22.20.7.3</a> .....	5120
• Changed <a href="#">Figure 35-3</a> .....	5184
• Changed <a href="#">Table 35-3</a> .....	5184
• Added second paragraph and formula in <a href="#">Section 37.3.1.5.2</a> .....	5433

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated