



Table of Contents

1 Introduction.....	2
2 Width/Spacing Proposal for Escapes.....	2
3 Stackup.....	2
4 Via Sharing.....	3
5 Floorplan Component Placement.....	4
6 Critical Interfaces Impact Placement.....	4
7 Routing Priority.....	5
8 SerDes Interfaces.....	5
9 DDR Interfaces.....	6
10 Power Decoupling.....	9
11 Route Lowest Priority Interfaces Last.....	9
12 Summary.....	10
13 References.....	10
14 Revision History.....	10

List of Figures

Figure 4-1. Via Sharing for VDD_LPDDR4 Domain.....	3
Figure 4-2. Via Sharing for VSS.....	4
Figure 5-1. AM62Ax/AM62Dx Floorplan.....	4
Figure 8-1. Serdes CSI Escapes for Top Layer (Left) and Inner Layer (Right).....	6
Figure 9-1. DDR Byte Lane0 Escape.....	6
Figure 9-2. DDR Byte Lane1 Escape.....	7
Figure 9-3. DDR Byte Lane 2 Escape.....	7
Figure 9-4. DDR Byte Lane 3 Escape.....	8
Figure 9-5. DDR Address/Cmd Escape.....	8
Figure 10-1. Output Capacitor Placement for CAP_VDDS Nets.....	9
Figure 12-1. AM62Ax with Complete Signal and Power Escapes.....	10

List of Tables

Table 2-1. Width/Spacing Proposal for Escapes.....	2
Table 3-1. Example PCB Layer Stack-up.....	3
Table 7-1. Routing Priority.....	5

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The AM62Ax/AM62Dx are based on the Cortex-A53 microprocessor, M4F microcontroller with dedicated peripherals, 3D graphics acceleration, dual display interfaces, and extensive peripheral and networking options for a variety of embedded applications. The AM62Ax is available in a 18-mm × 18-mm FBGA package with a 0.8-mm ball pitch. The package BGA design is built leveraging TI Flip Chip BGA Technology (FC-BGA) technology. The AM62Dx is available in a 18-mm × 18-mm FCCSP package with a 0.8-mm ball pitch. Device-specific data sheets should be referenced to document specific features and package availability.

This document is intended to provide a reference for escape routing on the AM62Ax and AM62Dx device. Care must be taken to route signals with special requirements such as DDR, high speed interfaces. For more information, see the [High-Speed Interface Layout Guidelines](#) and [DDR Routing Guidelines](#). Details on Power Delivery Network are provided in [Sitara Processor Power Distribution Networks: Implementation and Analysis](#) and any routing and layout requirements specified in those documents supersede the generic requirements provided here.

2 Width/Spacing Proposal for Escapes

The AM62Ax/AM62Dx has been designed to support the following. The AM62Ax/AM62Dx package supports a similar feature set as several other competing solutions with smaller package area and wider line width. This solution reduces PCB foot print and utilizes lower cost PCB rules, enabling compact and low-cost systems.

Table 2-1. Width/Spacing Proposal for Escapes

PCB Feature	PCB Routing Requirements	Comments
Minimum via diameter	18 mils	Via pads dia - 18Mils Via hole dia - 8Mils
Via hole size	8 mils	
Minimum trace width/spacing required in the BGA breakout (Inner Layer)	Trace width – 3.5mils Spacing – 3.49mils	
Minimum trace width/spacing required in the BGA breakout (External Layer)	Trace width – 3.5mils Spacing – 4mils	
Number of layers used for escape	8	<ul style="list-style-type: none"> • Top (1 Layer) • Signal (3 Layer) • Power (3 Layer) • Bottom (1 Layer)
BGA land pad size	18mils	
Package Size	18mm × 18mm	
PCB layers (signal routing, total) recommended		<ul style="list-style-type: none"> • Top (1 Layer) • Signal (3 Layer) • Power (3 Layer) • Ground (4 Layer) • Bottom (1 Layer)

3 Stackup

PCB stack-up is one of the first and most important considerations in realizing a successful PCB. The AM62Ax/AM62Dx device supports a BGA array of 22x22 with a 0.8-mm pitch and a body size of 18mm. Due to the number of rows of signal balls around the periphery, TI recommends three signal routing layers. PDN compliance and robustness is critical to meet all the performance objectives of the device and associated peripherals. To enable this, TI recommends allocating three layers for power planes. Ground planes must be added adjacent to the power planes and adjacent to the outer layers for shielding and controlled impedance routing. High speed interfaces such as DDR, CSI, and USB require ground planes for impedance matching. Additionally, to meet the higher DDR interface speeds, ground layers both above and below the DDR signals are recommended. The escapes and routing on the AM62Ax/AM62Dx board design was achieved with 12 layers as shown in [Table 3-1](#).

Table 3-1. Example PCB Layer Stack-up

PCB Layer	Layer Routing, Planes or Pours
Layer 1	Component pads, ground, and signal escapes
Layer 2	Ground
Layer 3	Signal Routing
Layer 4	Ground
Layer 5	Signal Routing
Layer 6	Power/Ground ref for DDR
Layer 7	Power
Layer 8	Power
Layer 9	Ground
Layer 10	Signal Routing
Layer 11	Ground
Layer 12	Component pads, power, and ground routes

An example 12-layer board stack-up for AM62Ax/AM62Dx is described above. This board is designed for optimum signal integrity on the high-speed interfaces while limiting the board size. The AM62Ax/AM62Dx board is implemented without High Density Interconnect (HDI) and does not use micro vias, which are both intended to save board cost. All vias on the AM62Ax/AM62Dx board are Plated Through Hole (PTH) and pass completely through the board. Proper analysis shall be performed to validate both signal and power integrity, if further optimizations are required to reduce PCB stack-up and/or routing rules illustrated in this document.

4 Via Sharing

The FC-BGA pattern implemented on the AM62Ax/AM62Dx design offers opportunities for via sharing. Vias are shared across BGA pins. [Figure 4-1](#) and [Figure 4-2](#) show the via sharing opportunities for VDD_LDDR4 and VSS power supplies, respectively. Via sharing across BGA pins provides for easier escape routing and also robust electrical connection by connecting multiple pins.




Figure 4-1. Via Sharing for VDD_LPDDR4 Domain




Figure 4-2. Via Sharing for VSS

5 Floorplan Component Placement

Careful analysis is required to analyze the locations of the interfaces used on the device and the associated components and connectors. Optimum trace routing has routes as short as possible with a minimum cross-over. The AM62Ax/AM62Dx offers interface selection flexibility through pin-mux choices. Pin-muxing enables the same interface function made available on multiple pins and is selectable through a pin mux option. Favorable pin-mux options that ease PCB routing and component placement can be fully utilized to further optimize the PCB design. The figure below shows the arrangement of the signal balls and the power and ground balls. Priority is given to component placements without pin-mux options, such as DDR, CSI, USB, and so forth.

YSS	RGMI2_R02	RGMI2_R03	RGMI2_TXC	VSS	RGMI2_TXC	RGMI2_T00	VSS	CS0_BKFN	CS0_BKUP	VSS	CS0_KM1	CS0_PAF3	VSS	MMIO_DAT7	MMIO_CLK	MMIO_DAT5	VSS	DDR0_D031	VSS	VDD5_VDD	VSS	VDD3	VSS	DDR3	
YOUT0_P04	RGMI2_R00	RGMI2_RXC	RGMI2_T00	RGMI2_T01	RGMI2_T02	RGMI2_T03	RGMI2_TX_C	TL	VSS	CS0_BKFN	CS0_P0P1	VSS	USBL_DM	USBL_DP	VSS	MMIO_DATA4	MMIO_DAT2	MMIO_CMD0	VSS	DDR0_D028	VSS	DDR0_D024	DDR0_D023_N	DDR0	
YOUT0_DATA03	YOUT0_DATA14	RGMI2_R02	RGMI2_TX_C	TL	RGMI2_T01	RGMI2_T02	RGMI2_TX_C	TL	RGMI2_T03	RGMI2_TX_C	TL	RGMI2_T02	VSS	CS0_P0P1	CS0_KM0	VSS	USBL_CALIB	MMIO_DATA5	VSS	MMIO_DAT5	VSS	DDR0_D027	VSS	DDR0_D025	DDR0_D024
YOUT0_DATA10	YOUT0_DATA11	YOUT0_DATA12	YOUT0_DATA13	YOUT0_DATA14	YOUT0_DATA15	YOUT0_DATA16	YOUT0_DATA17	YOUT0_DATA18	YOUT0_DATA19	YOUT0_DATA20	YOUT0_DATA21	YOUT0_DATA22	YOUT0_DATA23	YOUT0_DATA24	YOUT0_DATA25	YOUT0_DATA26	YOUT0_DATA27	YOUT0_DATA28	YOUT0_DATA29	YOUT0_DATA30	YOUT0_DATA31	YOUT0_DATA32	YOUT0_DATA33	MCU	
YOUT0_DATA34	YOUT0_DATA35	YOUT0_DATA36	YOUT0_DATA37	YOUT0_DATA38	YOUT0_DATA39	YOUT0_DATA40	YOUT0_DATA41	YOUT0_DATA42	YOUT0_DATA43	YOUT0_DATA44	YOUT0_DATA45	YOUT0_DATA46	YOUT0_DATA47	YOUT0_DATA48	YOUT0_DATA49	YOUT0_DATA50	YOUT0_DATA51	YOUT0_DATA52	YOUT0_DATA53	YOUT0_DATA54	YOUT0_DATA55	YOUT0_DATA56	YOUT0_DATA57	GENERAL	
YOUT0_DATA58	YOUT0_DATA59	YOUT0_DATA60	YOUT0_DATA61	YOUT0_DATA62	YOUT0_DATA63	YOUT0_DATA64	YOUT0_DATA65	YOUT0_DATA66	YOUT0_DATA67	YOUT0_DATA68	YOUT0_DATA69	YOUT0_DATA70	YOUT0_DATA71	YOUT0_DATA72	YOUT0_DATA73	YOUT0_DATA74	YOUT0_DATA75	YOUT0_DATA76	YOUT0_DATA77	YOUT0_DATA78	YOUT0_DATA79	YOUT0_DATA80	YOUT0_DATA81	GPCM	
YOUT0_DATA82	YOUT0_DATA83	YOUT0_DATA84	YOUT0_DATA85	YOUT0_DATA86	YOUT0_DATA87	YOUT0_DATA88	YOUT0_DATA89	YOUT0_DATA90	YOUT0_DATA91	YOUT0_DATA92	YOUT0_DATA93	YOUT0_DATA94	YOUT0_DATA95	YOUT0_DATA96	YOUT0_DATA97	YOUT0_DATA98	YOUT0_DATA99	YOUT0_DATA100	YOUT0_DATA101	YOUT0_DATA102	YOUT0_DATA103	YOUT0_DATA104	YOUT0_DATA105	I2C	
YOUT0_DATA106	YOUT0_DATA107	YOUT0_DATA108	YOUT0_DATA109	YOUT0_DATA110	YOUT0_DATA111	YOUT0_DATA112	YOUT0_DATA113	YOUT0_DATA114	YOUT0_DATA115	YOUT0_DATA116	YOUT0_DATA117	YOUT0_DATA118	YOUT0_DATA119	YOUT0_DATA120	YOUT0_DATA121	YOUT0_DATA122	YOUT0_DATA123	YOUT0_DATA124	YOUT0_DATA125	YOUT0_DATA126	YOUT0_DATA127	YOUT0_DATA128	YOUT0_DATA129	MCAN	
YOUT0_DATA130	YOUT0_DATA131	YOUT0_DATA132	YOUT0_DATA133	YOUT0_DATA134	YOUT0_DATA135	YOUT0_DATA136	YOUT0_DATA137	YOUT0_DATA138	YOUT0_DATA139	YOUT0_DATA140	YOUT0_DATA141	YOUT0_DATA142	YOUT0_DATA143	YOUT0_DATA144	YOUT0_DATA145	YOUT0_DATA146	YOUT0_DATA147	YOUT0_DATA148	YOUT0_DATA149	YOUT0_DATA150	YOUT0_DATA151	YOUT0_DATA152	YOUT0_DATA153	MCASP	
YOUT0_DATA154	YOUT0_DATA155	YOUT0_DATA156	YOUT0_DATA157	YOUT0_DATA158	YOUT0_DATA159	YOUT0_DATA160	YOUT0_DATA161	YOUT0_DATA162	YOUT0_DATA163	YOUT0_DATA164	YOUT0_DATA165	YOUT0_DATA166	YOUT0_DATA167	YOUT0_DATA168	YOUT0_DATA169	YOUT0_DATA170	YOUT0_DATA171	YOUT0_DATA172	YOUT0_DATA173	YOUT0_DATA174	YOUT0_DATA175	YOUT0_DATA176	YOUT0_DATA177	MMCO	
YOUT0_DATA178	YOUT0_DATA179	YOUT0_DATA180	YOUT0_DATA181	YOUT0_DATA182	YOUT0_DATA183	YOUT0_DATA184	YOUT0_DATA185	YOUT0_DATA186	YOUT0_DATA187	YOUT0_DATA188	YOUT0_DATA189	YOUT0_DATA190	YOUT0_DATA191	YOUT0_DATA192	YOUT0_DATA193	YOUT0_DATA194	YOUT0_DATA195	YOUT0_DATA196	YOUT0_DATA197	YOUT0_DATA198	YOUT0_DATA199	YOUT0_DATA200	YOUT0_DATA201	MMCI	
YOUT0_DATA202	YOUT0_DATA203	YOUT0_DATA204	YOUT0_DATA205	YOUT0_DATA206	YOUT0_DATA207	YOUT0_DATA208	YOUT0_DATA209	YOUT0_DATA210	YOUT0_DATA211	YOUT0_DATA212	YOUT0_DATA213	YOUT0_DATA214	YOUT0_DATA215	YOUT0_DATA216	YOUT0_DATA217	YOUT0_DATA218	YOUT0_DATA219	YOUT0_DATA220	YOUT0_DATA221	YOUT0_DATA222	YOUT0_DATA223	YOUT0_DATA224	YOUT0_DATA225	MMCS1	
YOUT0_DATA226	YOUT0_DATA227	YOUT0_DATA228	YOUT0_DATA229	YOUT0_DATA230	YOUT0_DATA231	YOUT0_DATA232	YOUT0_DATA233	YOUT0_DATA234	YOUT0_DATA235	YOUT0_DATA236	YOUT0_DATA237	YOUT0_DATA238	YOUT0_DATA239	YOUT0_DATA240	YOUT0_DATA241	YOUT0_DATA242	YOUT0_DATA243	YOUT0_DATA244	YOUT0_DATA245	YOUT0_DATA246	YOUT0_DATA247	YOUT0_DATA248	YOUT0_DATA249	MMCS2	
YOUT0_DATA250	YOUT0_DATA251	YOUT0_DATA252	YOUT0_DATA253	YOUT0_DATA254	YOUT0_DATA255	YOUT0_DATA256	YOUT0_DATA257	YOUT0_DATA258	YOUT0_DATA259	YOUT0_DATA260	YOUT0_DATA261	YOUT0_DATA262	YOUT0_DATA263	YOUT0_DATA264	YOUT0_DATA265	YOUT0_DATA266	YOUT0_DATA267	YOUT0_DATA268	YOUT0_DATA269	YOUT0_DATA270	YOUT0_DATA271	YOUT0_DATA272	YOUT0_DATA273	GPCM	
YOUT0_DATA274	YOUT0_DATA275	YOUT0_DATA276	YOUT0_DATA277	YOUT0_DATA278	YOUT0_DATA279	YOUT0_DATA280	YOUT0_DATA281	YOUT0_DATA282	YOUT0_DATA283	YOUT0_DATA284	YOUT0_DATA285	YOUT0_DATA286	YOUT0_DATA287	YOUT0_DATA288	YOUT0_DATA289	YOUT0_DATA290	YOUT0_DATA291	YOUT0_DATA292	YOUT0_DATA293	YOUT0_DATA294	YOUT0_DATA295	YOUT0_DATA296	YOUT0_DATA297	YOUT	
YOUT0_DATA298	YOUT0_DATA299	YOUT0_DATA300	YOUT0_DATA301	YOUT0_DATA302	YOUT0_DATA303	YOUT0_DATA304	YOUT0_DATA305	YOUT0_DATA306	YOUT0_DATA307	YOUT0_DATA308	YOUT0_DATA309	YOUT0_DATA310	YOUT0_DATA311	YOUT0_DATA312	YOUT0_DATA313	YOUT0_DATA314	YOUT0_DATA315	YOUT0_DATA316	YOUT0_DATA317	YOUT0_DATA318	YOUT0_DATA319	YOUT0_DATA320	YOUT0_DATA321	YOUT0_DATA322	GENERAL
YOUT0_DATA323	YOUT0_DATA324	YOUT0_DATA325	YOUT0_DATA326	YOUT0_DATA327	YOUT0_DATA328	YOUT0_DATA329	YOUT0_DATA330	YOUT0_DATA331	YOUT0_DATA332	YOUT0_DATA333	YOUT0_DATA334	YOUT0_DATA335	YOUT0_DATA336	YOUT0_DATA337	YOUT0_DATA338	YOUT0_DATA339	YOUT0_DATA340	YOUT0_DATA341	YOUT0_DATA342	YOUT0_DATA343	YOUT0_DATA344	YOUT0_DATA345	YOUT0_DATA346	YOUT0_DATA347	RGMI2
YOUT0_DATA348	YOUT0_DATA349	YOUT0_DATA350	YOUT0_DATA351	YOUT0_DATA352	YOUT0_DATA353	YOUT0_DATA354	YOUT0_DATA355	YOUT0_DATA356	YOUT0_DATA357	YOUT0_DATA358	YOUT0_DATA359	YOUT0_DATA360	YOUT0_DATA361	YOUT0_DATA362	YOUT0_DATA363	YOUT0_DATA364	YOUT0_DATA365	YOUT0_DATA366	YOUT0_DATA367	YOUT0_DATA368	YOUT0_DATA369	YOUT0_DATA370	YOUT0_DATA371	YOUT0_DATA372	RGMI1
YOUT0_DATA373	YOUT0_DATA374	YOUT0_DATA375	YOUT0_DATA376	YOUT0_DATA377	YOUT0_DATA378	YOUT0_DATA379	YOUT0_DATA380	YOUT0_DATA381	YOUT0_DATA382	YOUT0_DATA383	YOUT0_DATA384	YOUT0_DATA385	YOUT0_DATA386	YOUT0_DATA387	YOUT0_DATA388	YOUT0_DATA389	YOUT0_DATA390	YOUT0_DATA391	YOUT0_DATA392	YOUT0_DATA393	YOUT0_DATA394	YOUT0_DATA395	YOUT0_DATA396	YOUT0_DATA397	CSI
YOUT0_DATA398	YOUT0_DATA399	YOUT0_DATA400	YOUT0_DATA401	YOUT0_DATA402	YOUT0_DATA403	YOUT0_DATA404	YOUT0_DATA405	YOUT0_DATA406	YOUT0_DATA407	YOUT0_DATA408	YOUT0_DATA409	YOUT0_DATA410	YOUT0_DATA411	YOUT0_DATA412	YOUT0_DATA413	YOUT0_DATA414	YOUT0_DATA415	YOUT0_DATA416	YOUT0_DATA417	YOUT0_DATA418	YOUT0_DATA419	YOUT0_DATA420	YOUT0_DATA421	YOUT0_DATA422	VDD_CORE
YOUT0_DATA423	YOUT0_DATA424	YOUT0_DATA425	YOUT0_DATA426	YOUT0_DATA427	YOUT0_DATA428	YOUT0_DATA429	YOUT0_DATA430	YOUT0_DATA431	YOUT0_DATA432	YOUT0_DATA433	YOUT0_DATA434	YOUT0_DATA435	YOUT0_DATA436	YOUT0_DATA437	YOUT0_DATA438	YOUT0_DATA439	YOUT0_DATA440	YOUT0_DATA441	YOUT0_DATA442	YOUT0_DATA443	YOUT0_DATA444	YOUT0_DATA445	YOUT0_DATA446	YOUT0_DATA447	VDDR_CORE
YOUT0_DATA448	YOUT0_DATA449	YOUT0_DATA450	YOUT0_DATA451	YOUT0_DATA452	YOUT0_DATA453	YOUT0_DATA454	YOUT0_DATA455	YOUT0_DATA456	YOUT0_DATA457	YOUT0_DATA458	YOUT0_DATA459	YOUT0_DATA460	YOUT0_DATA461	YOUT0_DATA462	YOUT0_DATA463	YOUT0_DATA464	YOUT0_DATA465	YOUT0_DATA466	YOUT0_DATA467	YOUT0_DATA468	YOUT0_DATA469	YOUT0_DATA470	YOUT0_DATA471	YOUT0_DATA472	VDDSHV
YOUT0_DATA473	YOUT0_DATA474	YOUT0_DATA475	YOUT0_DATA476	YOUT0_DATA477	YOUT0_DATA478	YOUT0_DATA479	YOUT0_DATA480	YOUT0_DATA481	YOUT0_DATA482	YOUT0_DATA483	YOUT0_DATA484	YOUT0_DATA485	YOUT0_DATA486	YOUT0_DATA487	YOUT0_DATA488	YOUT0_DATA489	YOUT0_DATA490	YOUT0_DATA491	YOUT0_DATA492	YOUT0_DATA493	YOUT0_DATA494	YOUT0_DATA495	YOUT0_DATA496	YOUT0_DATA497	WKUP_MCU

Figure 5-1. AM62Ax/AM62Dx Floorplan

6 Critical Interfaces Impact Placement

Placement of the AM62Ax/AM62Dx device and some of the component and/or connectors is also dictated by some of the highest performance interfaces, such as DDR, CSI, USB, and so forth. Additionally, due to the PCB losses at multi-gigabit rates, there are routing distance limits that may also limit component placement.

7 Routing Priority

As indicated above, critical interfaces affect component placement options. The next step in PCB design is to prioritize routing to these critical interfaces. Those with higher priority must be completed before implementing those of lower priority. It is imperative to route interfaces with the higher priority first. PCB layout teams often end up in a time intense, iterative process with sub optimal results when routing priorities are not established.

[Table 7-1](#) lists a recommended priority order for interfaces contained on the AM62Ax/AM62Dx family of devices. Individual design requirements may drive a need for adjustment of the priorities but this serves as a good baseline and has been used for the board example illustrated in this document.

Table 7-1. Routing Priority

Interface	Routing Priority
DDR4/LPDDR4	10 (Highest Priority)
CSI	9
OSC	8
USB2, OSPI	8
Power distribution	7
RGMII	6
eMMC	5
Clocks	5
MII / RMII	4
SPI	4
Motor control	4
Analog	3
GPMC	2
GPIO	1
UART/CANUART	1
I2C/Temp Diode	1 (Lowest Priority)

The multi-gigabit DDR (dual data-rate) interface is the most critical due to its data rate and loss concerns. DDR is at the top of the priority list because it is very sensitive to PCB losses. Additionally, being single ended in nature makes it highly susceptible to signal integrity issues such as crosstalk, especially at the high speeds targeted in this design. Next in the priority list is the CSI (Camera Serial) interface. The limited length for these routes might affect the PCB placement of the CSI connector and the AM62Ax/AM62Dx device. CSI signals are found on the outer layers of the BGA footprint allowing some of the CSI traces to escape from the BGA without vias.

The asynchronous and low speed interfaces are at the bottom. This leaves the synchronous and source-synchronous interfaces on the top ordered by data rate. The one surprise may be power distribution. If left to last, it results in poor decoupling performance or current starvation and excessive power supply noise due to insufficient copper to carry the power and ground currents. **Space for copper and decoupling must be allocated before routing the middle and low priority interfaces.**

8 SerDes Interfaces

The package BGA ball map is also arranged to support routing the high priority interfaces first. Therefore, the SerDes CSI interfaces are located close to the outer rings. The lanes located on the outermost row of BGAs can be escaped on the top layer. The lanes located on inner BGA rows require vias to escape as a differential pair on the bottom or on an interior layer. The BGA map facilitates this for inner rows. [Figure 8-1](#) shows an example of the SerDes signals on the AM62Ax/AM62Dx board on the top layer and on an inner layer. Wide traces can limit the signal loss but could violate the impedance requirements. For more detailed information on routing Serdes signals, see the [High-Speed Interface Layout Guidelines](#).




Figure 8-1. Serdes CSI Escapes for Top Layer (Left) and Inner Layer (Right)

9 DDR Interfaces

The AM62Ax/AM62Dx SoC supports connection to an LPDDR4 device. The DDR signals must be routed at the highest priority, as noted in [Table 7-1](#). For detailed recommendations for DDR routing, see the [DDR Routing Guidelines](#). The images below show the BGA breakout for the DDR interface on the AM62Ax/AM62Dx

The DDR SDRAM memory devices are normally arranged so that the data group balls are closest to the AM62Ax/AM62Dx device. The Package BGA ball map has been carefully planned to place the DDR address and command signals between data byte lanes 0 and 1 and data byte lanes 2 and 3.

[Figure 9-1](#) and [Figure 9-2](#) illustrate how to escape the DDR byte lanes 0 and 1, respectively. Similarly, [Figure 9-3](#) and [Figure 9-4](#) illustrate the escape of DDR byte lanes 2 and 3, respectively. The use of Plated Through Hole (PTH) vias make the routing of these signals between the SoC and SDRAM possible on any layer.




Figure 9-1. DDR Byte Lane0 Escape




Figure 9-2. DDR Byte Lane 1 Escape




Figure 9-3. DDR Byte Lane 2 Escape




Figure 9-4. DDR Byte Lane 3 Escape

The address, command, and clock signals are routed directly to the memory device.

The top and inner layers are used to escape and route the address and command signals. The traces must be length matched to ensure that the signals arrive at the memory at the same time. Length matching must be from the SoC to memory pin individually, and must include the stub to the memory pad and all via lengths. For detailed recommendations for DDR routing, see the [DDR Routing Guidelines](#).




Figure 9-5. DDR Address/Cmd Escape

The escapes of the address and command signals for an LPDDR4 interface on these layers are shown above in [Figure 9-5](#).

Address signals are routed directly from the SoC to the via next to the associated pad for the memory device. This requires that the address signals escape in the correct order. It is required to have the same number of vias for each of the address and command signals. The use of Plated Through Hole (PTH) vias allows the flexibility of routing the address/cmd signals on any layer.

10 Power Decoupling

The middle priority interfaces and the power distribution planes and pours are routed next after the SerDes and DDR interfaces. TI recommends completing all SerDes and DDR routing before continuing with other interfaces. The power distribution planes and pours and all of the decoupling must be placed before PCB simulations are executed for the SerDes and DDR routes, as these can influence the return currents for the high-speed interfaces. The highest speed source-synchronous interfaces, such as RGMII and QSPI, may also require simulation, so these may also need to be completed at this time.

Special care is needed for the 1-uF output capacitors connected to the CAP_VDDS* BGA pins on the AM62Ax/AM62Dx device. These capacitors should be placed as close to the pin as possible, and a low inductance path should be present between the CAP_VDDS BGA pin and the supply pad on the capacitor. The layout used on the CAP_VDDS0, CAP_VDDS1, CAP_VDDS5, and CAP_VDDS6 nets on the AM62Ax/AM62Dx board is shown below in [Figure 10-1](#). Note the sharing of the GND pad of the capacitors with other capacitors in the vicinity, which allows saving routing resources. Also, it is important to keep the PTH vias for the capacitor power and GND pad connections as close to each other as possible to minimize the loop inductance.




Figure 10-1. Output Capacitor Placement for CAP_VDDS Nets

This placement can be improved if the capacitors can be placed directly under the SoC. The decoupling capacitors for the VDD_CORE and VDDS_DDR supplies should also receive the same priority as those on the CAP_VDDS* pins and should be placed under the socket, with minimum inductance connections to the respective BGA pins on the AM62Ax/AM62Dx device.

11 Route Lowest Priority Interfaces Last

When the length matching and simulations for high speed interfaces and DDR have been completed for the highest priority interfaces and the Power Distribution Network (PDN) analysis has been completed, then the layout can continue with the medium and then the lower priority interfaces.

12 Summary

A picture with the AM62Ax/AM62Dx with all signals and power escaped is shown in [Figure 12-1](#).




Figure 12-1. AM62Ax with Complete Signal and Power Escapes

13 References

- Texas Instruments: [High-Speed Interface Layout Guidelines](#)
- Texas Instruments: [DDR Routing Guidelines](#)
- Texas Instruments: [Sitara Processor Power Distribution Networks: Implementation and Analysis](#)

14 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (February 2023) to Revision A (January 2025)	Page
• Added AM62Dx Support to document.....	2
• Removed reference to DDR4 as unsupported.....	6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated