


TIXU_MX7D


Content	
Page No	Sheet Name
01	COVER PAGE
02	BLOCK DIAGRAM
03	MAIN POWER
04	PMIC
05	POWER DC-DC
06	CPU POWER
07	CPU SIGNAL 1
08	CPU SIGNAL 2
09	DDR3L
10	eMMC/FLASHSD
11	mini PCIe
12	WiFi BT
13	DEBUG UART/JTAG
14	AUDIO
15	BOOT/UART HEADER
16	CAN/LCD/ALS
17	I2C
18	USB/BUTTON
19	ETHERNET
20	CSI/WATCHDOG/IO
21	MISCELLANEOUS

REV	Revision Notes	Designer	Approver	Date
A1	First Release	VVDN	TI	17-06-2019
A2	1. R538 Replaced with 300E Resistor 2. C535 Replaced with 4.7uF, 10V Capacitor 3. U37 replaced with TPS5808G2SDBVR 4. D34 Made NO MOUNT 5. R660 Made NO MOUNT, R684 Mounted with 0E	VVDN	TI	05-09-2019
B1	1. VDD_3V3 Connected to Q6.2, which connects to VDD of J28. This is for keeping SD card VDD voltage at 3V3. 2. Moved the position of I2C1 signals of Header H1 from pin 9 & 10 to pin 1 & 2. 3. Added Capacitor C578, C579 across SW5 and SW6. 4. PGOOD LED of PMIC connected from PGOOD pin of TPS6521815. 5. PMIC_STBY from nP used for resetting DCDC1 of TPS6521815. 6. PMIC_GPIO1 used for enabling DCDC converters other than TPS6521815.	VVDN	TI	24-10-2019


TIDA-050034

TIXU_MX7D		Title : COVER_PAGE	
	A2	Fab No : 501-00947	Rev: 01
		Asy No : 701-01125	Sheet 1 of 21

BLOCK DIAGRAM




POWER ARCHITECTURE




	A2	Title : BLOCK DIAGRAM	Rev: 01
	Fab No : 901-00947		Sheet 2 of 21
	Asy No : 701-01125		

5
BATTERY IN




4
5V DC POWER




2
OVER VOLTAGE PROTECTION


Note: Over-voltage protection is designed to withstand up to +7V



4
ORING



2
OVER VOLTAGE INDICATOR




TDSU M0270		Title : MAIN POWER	
VVDN TECHNOLOGIES		Fab No : 501-1-00947	Rev: 01
		Asy No : 701-1-01125	Sheet 3 of 21

5

4

PERIPHERAL 3V3




3

2

1

DDR3L VREF




D

D

C


2V8 LDO



B

B


2V5 LDO



A

A

SD CARD VOLTAGE SELECT



5

4


3



2

1

	A2	Title : POWER DC-DC	Rev: 01
	Fab No : 501-1-00947		Sheet 5 of 21
	Asy No : 701-1-01125		


CPU SIGNAL 1






	Title : eMMC/FLASH/SD
	Fab No : 501-1-00947
	Rev: 01
Asy No : 701-1-01125	Sheet 10 of 21

WiFi/BT




TP54, TP55, TP56, TP57 are for debug purpose




	A2	Title : WiFi/BT	
	Fab No : 501-00947		Rev: 01
	Asy No : 701-01125		Sheet 12 of 21

DEBUG UART





JTAG




	A2	Title : DEBUG UART/JTAG	
	Fab No : 501-00947		Rev: 01
	Asy No : 701-01125		Sheet 13 of 21

AUDIO




Speaker Out




Keep ESD Diodes near SPK connector

HP OUT




Keep ESD Diodes near Headphone connector

MIC INPUT



TDM MICRO		Title : AUDIO	
		Fab No : 501-1-00947	Rev: 01
		Asy No : 701-1-01125	Sheet 14 of 21

BOOT CONFIG




BOOT TABLE - SW2


1	2	3	4	5	6	7	8
BT_CFG[14]	BT_CFG[13]	BT_CFG[12]	BT_CFG[11]	BT_CFG[10]	BT_CFG[6]	BT_CFG[5]	BT_CFG[4]
001 = SD/eSD Boot			Port Select 00 - eSDHC1 01 - eSDHC2 10 - eSDHC3		0	0	Bus Width: 0 - 1-bit 1 - 4-bit
010 = MMC/eMMC Boot					Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4)		
100 = QSPI Boot			0	0	0	0	0


BOOT MODE

BOOT_MODE[1:0]	Boot type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved




UART HEADER






TDD MCTD		Title : I2C	
	Rev: 01	Fab No : 501-00947	
Asy No : 701-01125		Sheet 17 of 21	


User Button



Status LED




Power Button




USB OTG

Layout: USB 90 ohm differential pairs




USB HOST

Layout: USB 90 ohm differential pairs



USB Power



	A2	Title : USB/BUTTON	
	Fab No : 501-1-00947		Rev: 01
	Asy No : 701-1-01125		Sheet 18 of 21

ETHERNET PHY

5

4

3

2

1

D

D

C

C

B

B

A

A

5

4

3

2


1

Layout: Place 49E9 Resistors in RX_D[0:3], RX_CLK, RX_CTRL as close to PHY


PHY address set to 0X00

The RESET input must be held low for a minimum of 1µs


Layout: Place 1µF, 0.1µF capacitor as close as possible to VDD pins




Mirror Enable=[0]
For Enabling Mount R869, R870






RGMIIClock Skew RX[0:2]=[000]



Autoneg enable. For Disabling
R306=2.49K, R300=NM



RGMIIClock Skew TX[0:2]=[000]
ANEG_SEL(Auto-negotiation)=[0]
PHY_LED[0:2] CANT CONFIGURE IN MODE4




All path length from P2, P3 should be kept small to minimize parasitic inductance. Also place near the connector J27


TDR M020

	A2	Title : ETHERNET	Rev: 01
	Fab No : 501-1-00947		Sheet 19 of 21
	Asy No : 701-1-01125		

CSI







WATCH DOG



TDD MXTD		Title : CSI/WATCHDOG/IO	
A2	Fab No : 501-1-00947	Rev: 01	
Asy No : 701-1-01125		Sheet 20 of 21	

MISCELLANEOUS



TDDU M0270		Title : MISCELLANEOUS	
A2	Fab No : 501-1-00947		Rev: 01
Any No : 701-1-01125		Sheet 21 of 21	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated