



Reverse Battery Protection






Battery to 3.3V



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: ChangeMe in variant	Designed for: Custom	Mod. Date: 11/14/2023
TID #: N/A	Project Title: PMP23242	
Number: PMP23242	Rev: B	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 2 of 7
Drawn By: Cameron Hagg	File: 3V3_OffBattery_SchDoc	Size: B
Engineer: Josh Mandelcom	Contact: http://www.ti.com/support	



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Custom	Mod. Date: 11/14/2023
TID #: N/A	Project Title: PMP23242	
Number: PMP23242	Rev: B	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 3 of 7
Drawn By: Cameron Hagg	File: 1V8_outputs.SchDoc	Size: B
Engineer: Josh Mandelcom	Contact: http://www.ti.com/support	

1V1_VDDS




Sequencing Logic for VDD & VDDR Cores and MCU_PORZ signal

MCU_PORZ signal for ramp-up sequencing of main MCU after power supplies to it are up



Programmable delay of ~13ms. Minimum 9.5ms

$$CT = [T_d - 0.5E-3] * 175$$


$$CT = [10 - 0.5E-3] * 175 > 1.66 \text{ nF}$$



If either VDDS_1V1 rail OR VDDR_CORE rail are ON, then VDD_CORE must get enabled



Both VDDS_1V1 AND VDD_CORE to be powered up BEFORE VDDR_CORE is enabled



Main Core 750mV

DDR Core 850mV

Dynamic Load Tester

BY_A connected: 0.85V TPS628501-Q1 enabled
 BY_B connected: 0.85V TPS628501-Q1 bypassed (TPS62871-Q1 supplies both rails).
 Do NOT connect both jumpers

FSEL short to VIN - 3MHz
 FSEL 47kOhm to VIN - 2.5MHz
 FSEL 6.2kOhm to GND - 2.25MHz
 FSEL short to GND - 1.5MHz

VSEL Short to GND - 0.75V
 Set VSET[7:0] to 0x5a for 0.850mV

Signal generator input


Pulse mode
 50Hz setting
 duty at 5%
 Leading ~1usec
 trailing ~1usec
 Pulse height 1.2-2V typically

Orderable: ChangeMe in variant	Designed for: Custom	Mod. Date: 11/14/2023
TID #: N/A	Project Title: PMP23242	
Number: PMP23242	Rev: B	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 5 of 7
Drawn By: Cameron Hagg	File: Core_Main&DDR.SchDoc	Size: B
Engineer: Josh Mandelcorn	Contact: http://www.ti.com/support	


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



© Texas Instruments 2023



Monitoring for ASIL capabilities




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Custom	Mod. Date: 11/14/2023
TID #: N/A	Project Title: PMP23242	
Number: PMP23242	Rev: B	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 6 of 7
Drawn By: Cameron Hagg	File: ASIL_SchDoc	Size: B
Engineer: Josh Mandelcom	Contact: http://www.ti.com/support	



HARDWARE



PCB Number: PMP23242
PCB Rev: B

PCB
LOGO
Texas Instruments

PCB
LOGO
FCC disclaimer

PCB
LOGO
WEEE logo

Orderable: ChangeMe in variant	Designed for: Custom	Mod. Date: 5/1/2023
TID #: N/A	Project Title: PMP23242	
Number: PMP23242	Rev: B	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 7 of 7
Drawn By: Cameron Hagg	File: Hardware.SchDoc	Size: B
Engineer: Josh Mandelcom	Contact: http://www.ti.com/support	



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated