

# Major Component Product Pages

# TI 66AK2L06 DSP+ARM® Processor JESD204B Attach to ADC32RF80 & DAC38J84


- [TI 66AK2L06 Product Page](#)
- [TI ADC32RF80 Product Page](#)
- [TI DAC38J84 Product Page](#)
- [TI LMK04828 Product Page](#)
- [TI CDCM6208 Product Page](#)
- [TI LMK04828 Product Page](#)
- [TI TPS65400 Product Page](#)
- [TI TPS54620 Product Page](#)
- [TI TPS51200 Product Page](#)

Table of Contents		
Page Number	Page Name	Page Description
02 03 04	system_diagram.SchDoc system_power_diagram.SchDoc system_clocking_diagram.SchDoc	System block diagram System power distribution block diagram System clock distribution block diagram
05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23	k2l_soc_01.SchDoc k2l_soc_02.SchDoc k2l_soc_03.SchDoc k2l_soc_03_1.SchDoc k2l_soc_04.SchDoc k2l_soc_05.SchDoc k2l_soc_06.SchDoc k2l_soc_06_1.SchDoc k2l_soc_07.SchDoc k2l_soc_08.SchDoc k2l_soc_09.SchDoc k2l_soc_09_1.SchDoc k2l_soc_09_2.SchDoc k2l_soc_09_3.SchDoc k2l_soc_09_4.SchDoc k2l_soc_10.SchDoc k2l_soc_12.SchDoc k2l_soc_13.SchDoc k2l_soc_14.SchDoc	K2L GND Reference Pins K2L CVDD Core Supply Pins and Decoupling K2L CVDD1 SRAM / DVDD18 Digital I/O / DVDDR DDR3 Controller Supply Pins and Decoupling K2L AVDDA[10:6] DDR3 DLL / SERDES 1.8V Supply Pins and Decoupling K2L SERDES 0.85V / USB 0.85V / USB 3.3V Supply Pins and Decoupling K2L Reset and Core Configuration / Core and Peripheral PLL Reference Clock Inputs K2L Default Boot Configuration Options / Static Configuration Options K2L Boot-Config, I2C, SPI, UART, Timer, and USIM K2L JTAG and Emulation Trace Port DFE JESD204B SERDES / DFE SYSREF, SYNCIN/OUT and DFE I/O K2L DDR3 Controller - Clock, Address, Command and Control K2L DDR3 Controller - Data Byte-Lanes K2L DDR3 SDRAM Byte-Lane 0/1/2/3 K2L DDR3 SDRAM Byte-Lane 4/5/6/7 K2L DDR3 SDRAM Byte-Lane ECC K2L USB Super-Speed and High-Speed Peripheral K2L Time-Stamp (IEEE1588) Peripheral K2L EMIF16 Interface / x8 NAND Flash K2L PCIe and SGMII Interfaces
24 25 26	adc32rf4x_01.SchDoc adc32rf4x_02.SchDoc adc32rf4x_03.SchDoc	ADC Power Pins, Decoupling Capacitors GPIO, SDIO ADC Analog Input Filtering and Balancing ADC Analog Input, Reference Clock Input and JESD204 Interface to K2L SoC
27 28 29 30	dac38j84_01.SchDoc dac38j84_02.SchDoc dac38j84_03.SchDoc dac38j84_04.SchDoc	DAC Power Pins, Decoupling Capacitors DAC Output, JESD204B Interface, SPI and Discrete I/O Control DAC Analog Output Filtering and Balancing - Channels 0 and 1 DAC Analog Output Filtering and Balancing - Channels 2 and 3
31 32 33	lmk04828_01.SchDoc lmk04828_02.SchDoc cdc6208_1.SchDoc	LMK04828 Decoupling Capacitors LMK04828 Reference Clock Input, SPI Control, SYSCLK, SYSREF and Reference Clock Output CDCM6208 Low Phase Noise PLL - Power, Reference Clocking, SPI Control and Clock Output
34 35 36 37 38	system_power_01.SchDoc system_power_02.SchDoc system_power_03.SchDoc system_power_04.SchDoc system_power_05.SchDoc	TPS544B24 - K2L Smart-Reflex (AVS) Regulator TPS65400 Quad Channel Buck Controller #1 - System 3.3V, System 1.8V, K2L 0.85V, K2L 1.0V TPS65400 Quad Channel Buck Controller #2 - K2L/SDRAM 1.35V, System 1.15V, System 0.9V, System 1.9V TPS51200 - DDR3 VTT/VREF Push-Pull Converter / TPS54620 #1 - 3.3V Auxillary Supply for Board Management Controller TPS54620 #2 - USB 5.0V Buck Converter

Revision History	
Revision	Notes
Rev 1.0	Initial revision release

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: <a href="#">EVM_orderable</a>	Designed for: <a href="#">Public Release</a>	Mod. Date: 8/27/2016	 <a href="http://www.ti.com">http://www.ti.com</a>
TID #: <a href="#">TIDEP00XX</a>	Project Title: <a href="#">TI 66AK2L06 DSP+ARM® Processor JESD204B At</a>	Sheet Title: <a href="#">Sheet 38</a>	
Number: <a href="#">TIDEP0081</a>	Rev: <a href="#">E1</a>	Assembly Variant: <a href="#">k2l_adjacent_market_solution</a>	Size: B
SVN Rev: <a href="#">Version control disabled</a>	File: <a href="#">CoverSheet_01.SchDoc</a>	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	© Texas Instruments 2016
Drawn By: <a href="#">a0271760</a>			



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet: 38
Drawn By: a0271760	File: system_diagram.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	 TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments 2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	Sheet Title:	
Number: TIDEP0081	Rev: E1	Assembly Variant: k2l_adjacent_market_solution	
SVN Rev: Version control disabled	File: system_power_diagram.SchDoc	Size: B	
Drawn By:	Engineer: a0271760	Contact: http://www.ti.com/support	



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	<p>TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments 2016</p>
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At		
Number: TIDEP0081	Rev: E1	Sheet Title:	
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution		
Drawn By:	File: system_clocking_diagram.SchDoc	Size: B	
Engineer: a0271760	Contact: http://www.ti.com/support		

# K2L GND Reference Pins





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	 http://www.ti.com
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B Ad	Sheet: 38	
Number: TIDEP0081	Rev: E1	Assembly Variant: k2l_adjacent_market_solution	
SVN Rev: Version control disabled	File: k2l_soc_01.SchDoc	Size: B	
Drawn By:	Engineer: a0271760	Contact: http://www.ti.com/support	

# K2L CVDD CorePower Supply Pins and Decoupling




0201 caps place directly under BGA



Recommend PDN layout simulation to select exact capacitor value in given location and package type.



Place larger package caps as close to BGA as possible



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Recommend PDN layout simulation to select exact capacitor value in given location and package type.

Place larger package caps as close to BGA as possible

Place 0201 caps directly under BGA

Place 0201 caps directly under BGA

Recommend PDN layout simulation to select exact capacitor value in given location and package type.

Orderable: EVM\_orderable  
 TID #: TIDEP00XX  
 Number: TIDEP0081  
 Drawn By:  
 Engineer: a0271760


Designed for: Public Release  
 Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At  
 Sheet Title:  
 Assembly Variant: k2l\_adjacent\_market\_solution\_schematic\_38  
 File: k2l\_soc\_03.SchDoc  
 Contact: http://www.ti.com/support




38J84

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.





### K2L CVDD1 SRAM Supply Pins and Decoupling




### K2L DVDD18 Digital I/O Supply Pins and Decoupling




### K2L DVDDR DDR3 Controller Power Supply Pins and Decoupling







### K2L AVDDA[10:6] DDR3 DLL Supply Pins and Decoupling



### K2L Core PLL 1.8V Supply Pins and Decoupling



### K2L SERDES 1.8V Supply Pins and Decoupling





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	<p>TEXAS INSTRUMENTS</p> <p>http://www.ti.com</p> <p>© Texas Instruments 2016</p>
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	Sheet Title:	
Number: TIDEP0081	Rev: E1	Assembly Variant: k2l_adjacent_market_solution	
SVN Rev: Version control disabled	File: k2l_soc_03_1.SchDoc	Size: B	
Drawn By:	Engineer: a0271760	Contact: http://www.ti.com/support	





### K2L SERDES 0.85V Supply Pins and Decoupling




### K2L USB 0.85V Supply Pins and Decoupling



### K2L USB 3.3V Supply Pins and Decoupling



### K2L USB 3.3V Supply Pins and Decoupling




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

For schematic and layout recommendations and requirements see the K2L product page linked below.

[TI 66AK2L06 Product Page](#)

K2L BOOTMODE and RESET pins mastered by Board Mangement Controller (microcontroller) not shown here.

K2L CORESEL[2:0] and LRESET/NMIZ/LRESETNMIENZ signals all mastered by Board Management Controller (microcontroller) not shown here.




K2L RESESTAT and BOOTCOMPLETE monitored by System Controller (microcontroller) not shown here.

CORECLKSEL[1:0] = 0b00  
Select SYSCLK as source for K2L Main PLL

### K2L Core and Peripheral PLL Reference Clock Inputs

K2L SYSCLK sourced my LMK04828. When utilizing LVDS outputs of LMK04828 only AC-coupling is necessary.

DDR3 controller reference clock solution not shown. Please see K2L EVM schematics.



Not utilizing ALTCORECLK. Pull-up/down resistor necessary to reserve off clock input.

K2L PLLLOCK monitored by System Controller (microcontroller) not shown here.

# K2L Boot-Config, GPIO, SPI, Timer and extended emulation port


Selecting ARM-mastered, full NAND flash EMIF boot in this example.

```

BOOTMODE[15:00] / CORESEL[2:0] + GPIO[13:1] = 0x00
BOOTMODE[2:0] = MODE = 0x5, NAND boot
BOOTMODE[3] = MIN = 0x0, Full NAND boot
BOOTMODE[6:4] = MAIN PLL Setting = 0x7, 122.88 MHz input clock
BOOTMODE[7] = BOOT Master = 0x0, ARM Boot Master
BOOTMODE[10:8] = ARM PLL Setting = 0x7, 122.88 Mhz input clock
BOOTMODE[12:11] = EMIF16 Chip-Select = 0x0, CE0 selected
BOOTMODE[14:13] = First block read = 0x0, initial byte offset
BOOTMODE[15] = ClearNAND select = 0x0, device is not a ClearNAND
    
```

Recommend designer to utilize pull-up/pull-downs to select default device boot configuration options as required by application.

## K2L Default Boot Configuration Options



K2L BOOTMODE pins mastered by System Controller (microcontroller) not shown here.

## K2L Default Static Configuration Options

Selecting the following static configuration options:


```

LENDIAN = 0b1
MAIN_PLL_OD_SEL = 0b0
ARM_BENDIAN = 0b0
CSISC2_0_MUX = 0 - Selects JESD Lane0/1
CSISC2_3_MUX = 0 - Selects PCIe 0 / PCIe1
AVSIFSEL[1:0] = 0b0
    
```

Recommend designer should utilize pull-up/pull-downs to select default device static configuration options as required by application.

Board management controller (microcontroller) can also master the boot-mode pins and reset pins during RESETFULLz cycle.

Please see the K2L Data Manual Boot Configuration sections for details.



K2L static configuration pins mastered by System Controller (microcontroller) not shown here.


Not utilizing GPIO[31:17]

K2L_GPIO0	G26
K2L_GPIO1	F27
K2L_GPIO2	F26
K2L_GPIO3	G29
K2L_GPIO4	F28
K2L_GPIO5	G27
K2L_GPIO6	H30
K2L_GPIO7	J26
K2L_GPIO8	H26
K2L_GPIO9	H29
K2L_GPIO10	J27
K2L_GPIO11	H28
K2L_GPIO12	G28
K2L_GPIO13	H27
K2L_GPIO14	J30
K2L_GPIO15	K27
K2L_GPIO16	K26
K2L_GPIO17	W2
K2L_GPIO18	Y1
K2L_GPIO19	V3
K2L_GPIO20	W1
K2L_GPIO21	V1
K2L_GPIO22	V2
K2L_GPIO23	U4
K2L_GPIO24	V5
K2L_GPIO26	V4
K2L_GPIO27	U1
K2L_GPIO28	T3
K2L_GPIO29	U3
K2L_GPIO30	T5
K2L_GPIO31	U5
K2L_GPIO32	T4

U1L		
GPIO[7:0]/BOOTMODE[6:0]/Bootstrap/SPI/Timer		
K2L_GPIO0	SPI2SCS1	LENDIAN
K2L_GPIO1	SPI2SCS2	BOOTMODE00
K2L_GPIO2	SPI2SCS3	BOOTMODE01
K2L_GPIO3	SPI2SCS4	BOOTMODE02
K2L_GPIO4	TIM2	BOOTMODE03
K2L_GPIO5	TIM3	BOOTMODE04
K2L_GPIO6	TIM4	BOOTMODE05
K2L_GPIO7	TIM5	BOOTMODE06
GPIO[15:8]/Bootstrap/BOOTMODE[12:7]		
K2L_GPIO8	TIM6	BOOTMODE07
K2L_GPIO9	TIM7	BOOTMODE08
K2L_GPIO10	TIM2	BOOTMODE09
K2L_GPIO11	TIM3	BOOTMODE10
K2L_GPIO12	TIM4	BOOTMODE11
K2L_GPIO13	TIM5	BOOTMODE12
K2L_GPIO14	TIM6	MAINPLL_OD_SEL
K2L_GPIO15	TIM7	ARM_BENDIAN
GPIO[23:16]/Bootstrap/BOOTMODE/EMU[32:17]		
K2L_GPIO16	CSISC_2_3_MUX	
K2L_GPIO17	EMU19	
K2L_GPIO18	EMU20	
K2L_GPIO19	EMU21	
K2L_GPIO20	EMU22	
K2L_GPIO21	EMU23	
K2L_GPIO22	EMU24	
K2L_GPIO23	EMU25	
GPIO[31:24]/EMU[33:26]		
K2L_GPIO24	EMU26	
K2L_GPIO26	EMU27	
K2L_GPIO27	EMU28	
K2L_GPIO28	EMU29	
K2L_GPIO29	EMU30	
K2L_GPIO30	EMU31	
K2L_GPIO31	EMU32	
K2L_GPIO32	EMU33	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

## K2L Boot-Config, I2C, SPI, UART, Timer, and USIM



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet of 38
Drawn By:	File: k2l_soc_06_1.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



38J84

© Texas Instruments 2016

# K2L JTAG and Emulation Trace Port



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet # of 38
Drawn By:	File: k2l_soc_07.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

For schematic and layout recommendations and requirements see the K2L product page linked below.

[TI 66AK2L06 Product Page](#)

JESD204B SERDES shall be routed according to routing rules specified in the Keystone 2 SERDES User Guide (SPRUH03)

[Keystone2 SERDES User Guide \(SPRUH03\)](#)

### DFE JESD204B SERDES

JESDRX[3:0] input from ADC

JESDTX[3:0] Output to DAC

K2L JESD SERDES0/1 reference clock sourced by LMK04828. When utilizing LVDS outputs of LMK04828 no AC-coupling or external bias or termination network is necessary.

JESD204B SYSREF and SYNC shall be utilized according to DFE User Guide (SPRUHX8) and routed according to Keystone 2 Hardware Design Guide (SPRAVB0) DFE peripheral section.

[Keystone2 Hardware Design Guide \(SPRAVB0\)](#)


### DFE JESD204B SYSREF, SYNCIN/OUT and DFE I/O

K2L SYSREF driven by LMK04828 LVDS Output - Directly compatible with K2L DFESYSREF LVDS RX input.

K2L DFESYNCIN0 driven by DAC SYNC output - Directly compatible with K2L DFESYSREF LVDS RX input.

K2L DFESYNCIN1 is unused, but routed out to test point for potential debug.

K2L DFE GPIO used to control and sense various DAC and ADC pins.



Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet Number: 38
Drawn By:	File: k2l_soc_08.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.





# K2L DDR3 Controller - Clock, Address, Command and Control

DDR3 Clock, Address, Command and Control signals shall be routed in "fly-by" topology as shown in the application report "DDR3 Design Requirements for Keystone Devices" (sprabi1b)

All termination for clock, address, command and control nets shall be placed at the end of the "fly-by" routing.

DDR3 Design Requirements for Keystone Devices (sprabi1b)

## DDR3 Clock, Address, Command and Control "Fly-by" Termination



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet # of 38
Drawn By:	File: k2l_soc_09.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	



# K2L DDR3 Controller - Data Byte-Lanes

DDR3 byte-lane signals shall be routed in point to point topology as shown in the application report "DDR3 Design Requirements for Keystone Devices" (sprabi1b)

DDR3 Design Requirements for Keystone Devices (sprabi1b)




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	Sheet Title:	
Number: TIDEP0081	Rev: E1	Assembly Variant: k2l_adjacent_market_solution	38
SVN Rev: Version control disabled	File: k2l_soc_09_1.SchDoc	Size: B	<a href="http://www.ti.com">http://www.ti.com</a>
Drawn By:	Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	© Texas Instruments 2016





### K2L DDR3 SDRAM Byte-Lane 0/1



### K2L DDR3 SDRAM Byte-Lane 2/3





### K2L DDR3 SDRAM Byte-Lane 4/5





All decoupling and ferrites shall be placed as close as possible to the SDRAM power pins.

### K2L DDR3 SDRAM Byte-Lane 6/7



Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet # of 38
Drawn By:	File: k2l_soc_09_3.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

# K2L DDR3 SDRAM Byte-Lane ECC



All decoupling and ferrites shall be placed as close as possible to the SDRAM power pins.


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet of 38
Drawn By:	File: k2l_soc_09_4.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	



38J84

# K2L USB Super-Speed and High-Speed Peripheral




Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM Processor JESD204B A1	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet 20 of 38
Drawn By:	File: k2l_soc_10.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



### K2L Time-Stamp (IEEE1588) Peripheral

Time-Stamp peripheral not utilized.




Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet # of 38
Drawn By:	File: k2l_soc_12.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



### K2L EMIF16 Interface

### 2Gbyte, x8 NAND Flash




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

### K2L PCIe and SGMII Interfaces

SGMII SERDES not utilized. REFRES still required to be installed.

PCIe/SGMII SERDES TX/RX not utilized. REFRES still required to be installed.



TC16630K2L

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet 2 of 38
Drawn By:	File: k2l_soc_14.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



# ADC Power Pins, Decoupling Capacitors GPIO, SDIO

K2L\_DFEIO[17..0] << K2L\_DFEIO[17..0]

ADC discrete input and output routed to K2L DFEIO/GPIO bus for control by K2L software.



Place decoupling capacitor as close to ADC as possible.


Heat-sink may be required to keep ADC operating under datasheet limits.

The ADC thermal pad is large ground connection for this ADC. Ensure good connection through multiple vias to the PCB ground planes.

ADC digital inputs  $V_{IH} = 0.8V$ ,  $V_{IL} = 0.4V$   
 ADC digital outputs  $V_{OH} = AVDD19 (1.9V)$ ,  $V_{OL} = 0.1V$   
 Directly compatible with K2L LVCMOS18 GPIO buffers

ADC_PDN	R186	10.0	K2L_DFEIO2
ADC_RESET	R187	10.0	K2L_DFEIO3
ADC_GPIO1	R188	10.0	K2L_DFEIO4
ADC_GPIO2	R189	10.0	K2L_DFEIO5
ADC_GPIO3	R190	10.0	K2L_DFEIO6
ADC_GPIO4	R191	10.0	K2L_DFEIO7
ADC_SCLK	R192	10.0	K2L_SPIOCLK
ADC_SEN	R193	10.0	K2L_SPIOCS0
ADC_SDIN	R194	10.0	K2L_SPIOSIMO
ADC_SDOUT	R195	10.0	K2L_SPIOSIMO

Decoupling caps shall be placed as close to ADC power pins as possible.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




# ADC Analog Input Filtering and Balancing

Default resistor/capacitor configuration matching ADC32RF4x EVM

Exact transformer characteristics should be chosen based on bandwidth of interest for signals being detected. Please see the ADC32RF80/45 collateral for additional design considerations.

All ADC input channel signal paths shall be routed as 50-ohm characteristic impedance paths.



Place all input structures close to transformers

Shared pads used to provide optional functionality.


Place all input structures close to transformers

Shared pads used to provide optional functionality.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	<p>TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments 2016</p>
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B Ad	Sheet Title:	
Number: TIDEP0081	Rev: E1	Assembly Variant: k2l_adjacent_market_solution	
SVN Rev: Version control disabled	File: adc32rf4x_02.SchDoc	Size: B	
Drawn By:	Engineer: a0271760	Contact: http://www.ti.com/support	

# ADC Analog Input, Reference Clock Input and JESD204 Interface to K2L SoC




The input circuit required is application specific. Please see ADC12J4000 datasheet, application notes and EVM design guide for specific recommendations.

TI K2L Demo 4 only utilizes ADC Channel B. Lanes [3:0]. Alternative configuration could make use of ADC Channel A lanes [1:0] and Channel B lanes [1:0] mapped to the 4 available K2L JESD RX Lanes.


ADC CH A[0] -> K2L RX[0]  
 ADC CH A[1] -> K2L RX[1]  
 ADC CH B[0] -> K2L RX[2]  
 ADC CH B[1] -> K2L RX[3]

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


# DAC Power Pins, Decoupling Capacitors




DAC VDDCLK09 Decoupling




DAC VDDAC09 Decoupling




DAC VDDT09 Decoupling




DAC VDDIG09 Decoupling




DAC VDDIO18 Decoupling




DAC VDDAPLL18 Decoupling




DAC VDDR18 Decoupling




DAC VDDS18/VQPS18 Decoupling



DAC VDDREF18 Decoupling



DAC VDDADAC33 Decoupling



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B AT	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet 38 of 38
Drawn By:	File: dac38j84_01.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



# DAC Output, JESD204B Interface, SPI and Discrete I/O Control

For schematic and layout recommendations and requirements see the DAC38J84 product page linked below.



[TI DAC38J84 Product Page](#)

DAC DACCLK driven by LMK04828 LVPECL source.

DAC SYSREF driven by LMK04828 LVPECL source.

Optional external low-pass filter element. Shall be placed as close as possible to DAC BGA.  
Please see DAC38J84 datasheet, application notes and EVM design guide for specific recommendations.

DAC discrete input and output routed to K2L DFEIO/GPIO bus for control by K2L software.




The output circuit required for the DAC is application specific. Please see DAC38J84 datasheet, application notes and EVM design guide for specific recommendations.

Rbias controls the full-scale current output according to datasheet equation:  
 $IOUTFS = (coarse\_dac + 1) / 16 \times IBIAS \times 64 = (coarse\_dac + 1) / 16 \times VEXTIO / RBIAS \times 64$

DAC SPI port mastered by K2L SPI\_1

JTAG interface not utilized. JTAG subsystem held in reset per datasheet insuctions by TRSTB tied to GND.




TI K2L Demo 4 software shall utilize the differential, LVDS SYNCBP/N interface. Utilizing the SYNC\_AB and SYNC\_CD pins is an optional usage of the K2L DFEIO pins to receive the SYNC signal from the DAC.  
See DAC38J84 datasheet for implementation details.

# DAC Analog Output Filtering and Balancing - Channels 0 and 1

Exact transformer characteristics should be chosen based on bandwidth of interest for signals being detected. Please see the ADC32RF80/45 collateral for additional design considerations.

All ADC input channel signal paths shall be routed as 50-ohm characteristic impedance paths.




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016	 TEXAS INSTRUMENTS <a href="http://www.ti.com">http://www.ti.com</a> © Texas Instruments 2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	Sheet: 20 of 38	
Number: TIDEP0081	Rev: E1	File: dac38j84_03.SchDoc	
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Size: B	
Drawn By:	Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	

# DAC Analog Output Filtering and Balancing - Channels 2 and 3

Exact transformer characteristics should be chosen based on bandwidth of interest for signals being detected. Please see the ADC32RF80/45 collateral for additional design considerations.

All ADC input channel signal paths shall be routed as 50-ohm characteristic impedance paths.





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016	
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B Ad	Sheet 1 of 38	
Number: TIDEP0081	Rev: E1	Assembly Variant: k2l_adjacent_market_solution	
SVN Rev: Version control disabled	File: dac38j84_04.SchDoc	Size: B	
Drawn By:	Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	

# LMK04828 Decoupling Capacitors

LMK04828 decoupling shall be placed as close to the IC package as possible. See LMK04828 datasheet and EVM for example decoupling layout.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet Count: 38
Drawn By:	File: lmk04828_01.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



# LMK04828 Reference Clock Input, SPI Control, SYSCLK, SYSREF and Reference Clock Output

For schematic and layout recommendations and requirements see the LMK04828 product page linked below.

[TI LMK04828 Product Page](#)

LMK04828 RESET and SYNC mastered by System Controller (microcontroller) not shown here.

All unused pins shall be routed with short stubs to aid in solderability and mechanical robustness. Indicated by the LMK-xx unused pin nets names.

LMK04828 LD1 and LD2 monitored by System Controller (microcontroller) not shown here.

LMK04828 DCLKOUT0 used as the device clock for the ADC

LMK04828 SDCLKOUT0 used as the SYSREF for the ADC

LMK04828 DCLKOUT2 used as the device clock for the DAC

LMK04828 SDCLKOUT3 used as the SYSREF for the DAC

DAC DACCLK and SYSREF are LVPECL inputs which require LVPECL source biasing and AC-coupling as described in the DAC38J84 datasheet section 7.3.25

LMK04828 SPI port mastered by System Controller (microcontroller) not shown here.

LMK04828 SDCLKOUT5 used as the SYSREF for the K2L


LMK04828 DCLKOUT4 used as the SYSCLK for the K2L

LMK04828 DCLKOUT6 used as the JESD0 SERDES clock for the

LMK04828 SDCLKOUT7 used as the JESD1 SERDES clock for the


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016	
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM Processor JESD204B At	Sheet: 38 of 38	
Number: TIDEP0081	Rev: E1	File: lmk04828_02.SchDoc	
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Size: B	
Drawn By:	File: lmk04828_02.SchDoc	Contact: http://www.ti.com/support	
Engineer: a0271760	File: lmk04828_02.SchDoc	Contact: http://www.ti.com/support	





# CDCM6208 Low Phase Noise PLL - Power, Reference Clocking, SPI, Control and Clock Output



Ferrite beads shall be placed as close as possible to the CDCM6208 power pins.

Decoupling capacitors shall be placed as close as possible to the CDCM6208 power pins.

Primary input is used in 3.3V LVCMOS mode.

Primary input selected by REF\_SEL pin low.

Secondary input is unused.

CDCM reset, configuration, and status pins and SPI interface mastered by System Controller (microcontroller) not shown here.

External filter for VCO (see CDCM datasheet for details):  
 Synthesizer mode (high loop bandwidth)  
 CDCM6208V1:  
 With C1=100pF, R2=500, C2=22nF and Internal components R3=100, C3=242.5pF, I\_PFD=25MHz, and I\_CP=2.5mA:  
 Loop bandwidth (337kHz)

Recommend configuring CDCM6208 output for LVDS (Low-Power CML). This output mode is directly compatible with the K2L L\_JCB and SERDES reference clock input buffers.



K2L DDR3ACLK @ 100 MHz

K2L USBCLK @ 100 MHz

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

# TPS544B24 - K2L Smart-Reflex (AVS) Regulator

Debug header exposing the full PMBUS interface. Can be useful for debugging with the TI Fusion Digital Power design software and associated TI GPIO to USB converter.







K2L I2C0 is currently utilized for PMBUS control by the K2L PDK software releases. Other I2C ports could be used but software changes would be necessary.




PCA9306 bridge EN pin should be enabled such that K2L I2C pins remain isolated through power-on-reset sequence. I2C communication to the TPS544B24 should startup after a proper PORz sequence is executed on the K2L. Recommend that the EN pin is tied to K2L GPIO or to board supervisory logic.

Compensation and feedback RC networks setup in same manner as K2L EVM. Please see TPS544B24 datasheet and application notes for details and optimizations.

ADDR0 - 10k - ADDR0 = 0b0  
ADDR1 - 10k - ADDR1 = 0b0  
Selects ADDR[1:0] = 0b00



R\_VSET = 86.6k sets 1.0V startup voltage when TPS544B24 is intended to be mastered through PMBUS.



VDDCMON/VSSCMON are die-level CVDD sense pins. These pins pass through the substrate level CVDD power planes and allow the regulator to sense CVDD right at the K2L die.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet Num: 38
Drawn By: a0271760	File: system_power_01.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	




# TPS65400 Quad Channel Buck Controller #1

TI Web Bench used to construct this TPS65400 reference schematic shown here. Reference the link below to view as the TPS54600 datasheet for calculations and optimization options.

TI Web Bench TIK2L Design #4 - TPS54600 #1

PMBUS_CLK	PMBUS_CLK	R332	0	TPS651_SCL
PMBUS_DATA	PMBUS_DATA	R333	0	TPS651_SDA
PMBUS_ALERT	PMBUS_ALERT	R334	0	TPS651_I2CALERT
PMBUS_CNTL	PMBUS_CNTL	R335	0	TPS651_I2CALERT



All feedback line should be routed as close to the highest loaded section of the target power plane to account for the highest IR drop on the plane.

Reset tied to the VDDG regulator output to automatically come out of reset on power-on. Reset can also be controlled by Board Management Controller (microcontroller) not shown here.

393K sets up a 393KHz switching frequency. See the TPS65400 datasheet and TI Web Bench for optimization options.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet # of 38
Drawn By:	File: system_power_02.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




# TPS65400 Quad Channel Buck Controller #2

TI Web Bench used to construct this TPS65400 reference schematic shown here. Reference the link below to view as the TPS54600 datasheet for calculations and optimization options.

TI Web Bench TIK2L Design #4 - TPS54600 #2

PMBUS_CLK	PMBUS_CLK	R358	0	TPS651_SCL
PMBUS_DATA	PMBUS_DATA	R359	0	TPS651_SDA
PMBUS_ALERT	PMBUS_ALERT	R360	0	TPS651_I2CALERT
PMBUS_CNTL	PMBUS_CNTL	R361	0	TPS651_I2CALERT



All feedback line should be routed as close to the highest loaded section of the target power plane to account for the highest IR drop on the plane.

Reset tied to the VDDG regulator output to automatically come out of reset on power-on. Reset can also be controlled by Board Management Controller (microcontroller) not shown here.


393K sets up a 393KHz switching frequency. See the TPS65400 datasheet and TI Web Bench for optimization options.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet # of 38
Drawn By:	File: system_power_03.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



### TPS51200 - DDR3 VTT/VREF Push-Pull Converter




All decoupling and ferrites shall be placed as close as possible to the TPS51200 power pins.

TPS51200 EN and PGOOD pins mastered/monitored by System Controller (microcontroller) not shown here.

Feedback resistors shall be routed to the termination resistors of the .

### TPS54620 #1 - 3.3V Auxillary Supply for Board Management Controller



For design details, please see the below TI Web Bench link.


TI Web Bench Link: [TPS54620 12V Input, 3.3V @ 2A output](#)

TPS54620 PWRGD pin monitored by System Controller (microcontroller) not shown here.

### TPS54620 #2 - USB 5.0V Buck Converter

For design details, please see the below TI Web Bench link.

[TI Web Bench Link: TPS54620 12V Input, 5V @ 2A output](#)



TPS54620 PWRGD pin monitored by System Controller (microcontroller) not shown here.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet # of 38
Drawn By:	File: system_power_05.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Designer(s)") who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.

Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer's systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer's products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI's standard terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2016, Texas Instruments Incorporated