


Cascade Radar Host Processor Board Block Diagram




Cascade Radar Host Processor Board

System Description

	Cascade Radar Host Board
Host Processor	TDA2SX ADAS SoC
CPU	Dual-Core ARM A15, 1176 MHz
DSP	2x C66x, 750 MHz
GPU	Dual-Core SGX544 GPU, 532 MHz
EVE Co-Processor	4x EVE Matrix Co-Processor, 532 MHz
IVA Co-Processor	2x IVA Image Co-Processor, 532 MHz
Memory	2x 32-bit, 2GByte, DDR3L-1066 SDRAM(one bank ECC capable)
USB	USB3.0 Host and USB2.0 Host
CSI2.0	4x 4-lane CSI2.0, 900 Mbps
Video Out	24-bit Digital Video Out, HDMI 1.4b
Connectivity	1 Gigabit Ethernet, USB2.0 Serial Port (TI RTOS/ Linux Console)
Data Storage	PCIe 2.0 m.2 Connector (M-Keyed), 1 Gigabit NOR Flash, MicroSD Card
Mechanical	160mm x 140mm - Two Automotive Rated Board to Board Connectors
Software	TI RTOS with Radar SDK Packages, TI Processors SDK Linux Distribution with Radar SDK Packages

Cascade Radar Host Processor Board



Cascade Radar RF Board


PROC055B_System_TopSchDoc
 CASCADE_HOST_PROCESSOR_BOARD
 PROC055B_EVM_HardwareSchDoc
 EVM_HARDWARE

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Sheet Title: Cover Sheet	
Rev: Not in version control	Assembly Variant: 001	Sheet: 1 of 66
Drawn By: Alec Schott	File: PROC055B_CoverSheet_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

TEXAS INSTRUMENTS
<http://www.ti.com>
 © Texas Instruments 2019


Cascade Radar Host Processor Board - Top Level Schematic



Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: System Top Level
Rev: Not in version control	Drawn By: Alec Schott	Assembly Variant: 001
Engineer: Alec Schott	File: PROC055B_System_Top_Sch.Doc	Sheet: 2 of 66
	Contact: http://www.ti.com/mmwave	Size: B

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application. © Texas Instruments 2019

Host Processor Board - Top Level Power



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #:	N/A	Project Title: Cascade Radar Host Processor Board
Number: PROC055	Rev: B	Sheet Title: System Power - Top Level
Rev: Not in version control	Drawn By: Alec Schott	Assembly Variant: 001
Engineer: Alec Schott	File: PROC055B_Power_Top_SchDoc	Sheet: 3 of 66
Contact: http://www.ti.com/mmwave		Size: B



http://www.ti.com
© Texas Instruments 2019

System 12VDC Power Input

Design Note: 12VDC
Receptacle Input
5A max, 2.10mm ID (0.083"),
5.50mm OD (0.217")

Design Note: Include grounded
screw hole to allow for possible
chassis mounting to enclosure.


Design Note: 12VDC
Terminal Block Input
12V, 8A max input, 16-30
AWG Wire

Design Note: System intended to operate with
minimum of 12V, 5A (60W) AC to DC
converter. Fuse limited to 8A.

Design Note: LM74610 and CSD18513
N-Channel FET form reverse polarity
protection circuit.

SMCJ28A TVS diodes performs
function of transient over/under-voltage
protection. +/-31V

Design Note: Ground test
points - place throughout
system for easy access at
major components.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 4/5/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: System Power Input
Rev: Not in version control	Assembly Variant: 001	Sheet 4 of 66
Drawn By: Alec Schott	File: PROC055B_Power_Input.SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	




© Texas Instruments 2019

References

Based on the TDA2x Evaluation Board Power Architecture










TPS659039-Q1 TDA2 PMIC - Top Level Schematic



TPS659039-Q1 TDA2 PMIC - Digital Power, Clock, Reference and Control

References
 TPS659039-Q1 Datasheet
 TPS659039-Q1 User Guide

Follow all layout guidelines as presented in Chapter 9 of datasheet





Design Note: Circuit used to sequence the VIO_IN using the SMPS9. SYSTEM 1.8V supply.

A TDAPMIC_INT: routed to TDA2 WAKEUP1 signal. Pulled up to TDA2 VDDSHV rail.


A POWERGOOD: indicates status (voltage nominal and max. current limits met) on only a few of the SMPS by default. Reset Out much more useful by default.

A RESET_OUT: routed to TDA2 reset circuit since it actually toggles only after FULL PMIC power-good state is satisfied - all LDO, all SMPS. Push-pull driver, referenced to 3.3V VIO_IN.

A VPROG: unused. Left floating per datasheet. GPADC_VREF: unused. Left floating per datasheet. GPADC_IN[2:0]: unused. Grounded per datasheet.




A SYNCDCDC: Input that provides method of synchronizing DC-DC converters. See datasheet section 6.3.2.1.1 "Sync Clock Functionality". When grounded switching frequency is based on an internal RC oscillator.



A Design Note: TPS4351_PGOOD coming from first-stage 3.3V and 5.0 system open-drain power good.

A GPIO0 - Unused. Pull-down. GPIO3 - Unused. Pull-down. GPIO5 - Unused. Pull-down. GPIO7 - Toggled by the 5.0V/3.3V system supply PGOOD signal.



A BOOT[1:0] recommended to be pulled down now. Used with previous PG of TDA2 as work-around.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TDA2 PMIC - Control, Clock, Power
Assembly Variant: 001	Drawn By: Alec Schott	Engineer: Alec Schott
File: PROC055B_Power_TDA2_PMIC_Control_Clock_Power	Sheet: 7 of 66	http://www.ti.com
Contact: http://www.ti.com/mmwave		© Texas Instruments 2019

References
 TPS659039-Q1 Datasheet
 TPS659039-Q1 User Guide

TPS659039-Q1 TDA2 PMIC - LDO Input and LDO Output

Follow all layout guidelines as presented in Chapter 9 of datasheet

- LDOUSB - TDA2 VUSB3V3 - Fixed 3.3V USB PHY Supply**
- LDOVRTC - TDA2 VDDARTC1V8 - Fixed 1.8V RTC Supply**
- LDOVANA - UNASSIGNED**
- LDO1 - TDA2 VDDSHV8 - Fixed 3.3V IO Supply**
- LDO2 - TDA2 VDDSHV5 - Fixed 3.3V IO Supply**
- LDO3 - TDA2 VDDAPHY1V8 - Fixed 1.8V USB PHY Supply**
- LDO9 - TDA2 TDA2 VDDRTC1V05 - Fixed 1.05V RTC Supply**
- LDOLN - TDA2 VDDAPLL1V8 - Fixed 1.8V PLL Supply**



Design Note: Unused LDO inputs. Recommend tying to system 3.3V

TDAPMIC_VLDOANA is a 2.093V, 10mA LDO not assigned to power anything on the design.
 TDAPMIC_VDDSHV5 is a 3.3V, 30mA LDO not assigned to power anything on the design.


Test points for checking LDO input and output voltage nets. Place near respective loads.

References
 TPS659039-Q1 Datasheet
 TPS659039-Q1 User Guide

TPS659039-Q1 TDA2 PMIC - SMPS Buck Converters: SMPS1, SMPS2, SMPS3, SMPS4 and SMPS5

Follow all layout guidelines as presented in Chapter 9 of datasheet

SMPS[3:1] - TDA2 VDD_MPU - AVS Supply
SMPS[5:4] - TDA2 VDD_EVE - AVS Supply




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019	 http://www.ti.com
TID #: N/A	Project Title: Cascade Radar Host Processor Board	Sheet Title: TDA2 PMIC - SMPS1,2,3,4,5	
Number: PROC055	Rev: B	Assembly Variant: 001	
Drawn By: Alec Schott	File: PROC055B_Power_TDA2_PMIC_SMPS1.Sch	Sheet: 9 of 66	
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	Size: B	

References
 TPS659039-Q1 Datasheet
 TPS659039-Q1 User Guide
 TPS22965-Q1 User Guide

Follow all layout guidelines as presented in datasheets

TPS659039-Q1 TDA2 PMIC - SMPS Buck Converters: SMPS6, SMPS7, SMPS8 and SMPS9 and TDA/System 3.3V Switch




VDD_GPU feedback should be routed to BGA decoupling for best feedback response. Route as differential pair.

VDD_CORE feedback should be routed to BGA decoupling for best feedback response. Route as differential pair.

VDD_IVA feedback should be routed to BGA decoupling for best feedback response. Route as differential pair.


VDD_VDDSHV3V3 feedback should be routed to BGA decoupling for best feedback response. Route as differential pair.

- SMPS6 - TDA2 VDD_GPU - AVS Supply**
- SMPS7 - TDA2 VDD_CORE - AVS Supply**
- SMPS8 - TDA2 VDD_IVA - AVS Supply**
- SMPS9 - TDA2 VDD1V8 - Fixed 1.8V Supply**



Test points for checking SMPS output voltage nets. Place near respective loads.

TPS22965-Q1 Load Switch - TDA2 and System Fixed 3.3V Supply



TDA2 - Fixed 3.3V I/O Supply



A load switch is used to allow the primary TDA2 PMIC to control when its 3.3V I/O supply is sequenced as well as all 3.3V I/O peripheral IC and pull-ups attached to the TDA2 device to prevent leakage during power-on/off

Also used to power the Lattice CrossFire FPGA 3.3V I/O Power

References
TPS74801QRGWRQ1 Datasheet

TPS74801QRGWRQ1 - Ethernet PHY 1.1V and 2.5V LDO Supplies

Follow all layout guidelines as presented in the device datasheet.




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019	 http://www.ti.com
TID #: N/A	Project Title: Cascade Radar Host Processor Board	Rev: B	
Number: PROC055	Sheet Title: Ethernet PHY 1.1V and 2.5V Supplies	Assembly Variant: 001	
Rev: Not in version control	File: PROC055B_Power Ethernet PHY_SchDoc	Size: B	
Drawn By: Alec Schott	Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

References
 TPS57112-Q1 Datasheet
 TPS51200-Q1 Datasheet

TPS57112-Q1 DDR3 1.35V Supply and TPS51200-Q1 VTT/VREF Supply

Follow all layout guidelines as presented in the device datasheet.



Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/18/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: DDR3L SDRAM 1.35V VTT and VREF Supplies
Rev: Not in version control	Assembly Variant: 001	Sheet: 12 of 66
Drawn By: Alec Schott	File: PROC055B_Power_DDR_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



© Texas Instruments 2019

TDA2 - Core Power Nets and Decoupling

- References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 Yagu Power Integrity Analysis - (INTERNAL ONLY)



Follow all layout guidelines as presented in these documents.

Design Note: These 0402 decoupling caps on this page shall be placed directly under the BGA, with minimal distance from via to pad.

Design Note: These larger decoupling and bypass capacitors on this page shall be placed as close as possible to the BGA.

Design Note: Select PWR.GND BGA pairs that are in the center of each of the power net BGA sections to use as a feedback point for the TDA PMIC.


TDA2 - Reserved Pins



TDA2 - Analog Power Nets and Decoupling

References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDDS INTERNAL ONLY\)](#)
[Vayu Power Integrity Analysis - \(INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 15 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_Power_Analog_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com




© Texas Instruments 2019

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 Yagu Power Integrity Analysis - (INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

TDA2 - Peripheral 3.3V and 1.8V Power Nets and Decoupling


Peripheral 3.3V Power Nets and Decoupling



MLBP Power/Clocking



Peripheral 1.8V Power Nets and Decoupling




TDA2 - Internal LDO External Output Capacitors

References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDDS INTERNAL ONLY\)](#)
[Vayu Power Integrity Analysis - \(INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.

Design Note: These decoupling caps should be placed directly under the BGA, or close to package (as spacing allows with 0603 package), with minimal distance from via to pad.




TDA2 - DDR3 Memory Controller Power Nets and Decoupling

References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDDS INTERNAL ONLY\)](#)
[Vayu Power Integrity Analysis - \(INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.

Test points for checking SMPS output voltage nets. Place near respective loads.




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 18 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_Power_DDR_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

TDA2 - Ground Return

References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDD INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDD INTERNAL ONLY\)](#)
[Vayu Power Integrity Analysis - \(INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 19 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_Power_Ground_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com




© Texas Instruments 2019

TDA2 - Clock and Reset Signals

References

TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.




RTC sleep mode not supported.

Design Note: OSC0 used as primary and only input into core and peripheral PLL.

Design Note: OSC1 used for MCASP audio sampling - unsupported

Design Note: RTC_OSC used only for RTC modes - unsupported


TDA2 - CPU and Ethernet PORZ



TDA_PORZ: reset assertion generated from either push-button or the TDA PMIC RESETOUT signal.

Design Note: Alternatively all of these PORZ and ISO signals can be driven directly by the PMIC RESETOUT pin. The logic is on!

TDA2 - CPU RESET



TDA_RESETN: reset assertion generated from either push-button or the emulator target reset signal.

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDDS INTERNAL ONLY)
 Yagu Power Integrity Analysis - (INTERNAL ONLY)

TDA2 - Reset Generation and Reset Buttons


Follow all layout guidelines as presented in these documents.

13 TPS43351_PGOOD TPS43351_PGOOD

POWER_PG_RESETN POWER_PG_RESETN 13
 PUSH_BUTTON_RESEIN PUSH_BUTTON_RESETN 13


TPS3808 #1 - VDDMPU, System Supply and Pushbutton PORz

TPS3808 #1 - Generates a reset based on the status of the system level 5.0V and 3.3V supply power good signal TPS43351_PGOOD and the stat of the TDA_VDD_MPU SMPS rail.
 Pushbutton used to pull the MR pin low for PORz toggle.



TPS3808 #2 - VDDMPU and Pushbutton RESETr

TPS3808 #2 - Generates a reset based on the stat of the TDA_VDD_MPU SMPS rail.
 Pushbutton used to pull the MR pin low for PORz toggle.




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.
 Orderable: MMWCAS-DSP-EVM | Designed for: Public Release | Mod. Date: 9/17/2019
 TID #: N/A | Project Title: Cascade Radar Host Processor Board
 Number: PROC055 | Rev: B | Sheet Title: TPS659039-01 TDA2 PMIC - SMPS6 7/8/9
 Drawn By: Alec Schott | Assembly Variant: 001 | Sheet: 21 of 66
 Engineer: Alec Schott | File: PROC055B_TDA2_Reset_Buttons_SchDoc | Size: B | http://www.ti.com
 Contact: http://www.ti.com/mmwave | © Texas Instruments 2019

TDA2 - GPMC, VIN3A, GPIO and SYSBOOT Interfaces

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.



TDA2 - VIN3A and SYSBOOT MUX

- References
- SN74CBTLV16212 Low-Voltage 24-Bit FET Bus-Exchange Switch
 - SN74CBTLV3257 Low-Voltage 4-Bit 1-of-2 FET
 - SN74LVC1G125 Single Bus Buffer Gate
 - SN74LVC1G04 Single Inverter Gate


Follow all layout guidelines as presented in these documents.

Design Note: MUX'ing and Delay Matching

The VIN3A data path is multiplexed with the SYSBOOT pins used for selecting the bootmode configuration of the TDA2 device.


This MUX set is used to select between the boot mode operation and functional mode operation.

Because some of the VIN3A signals are MUX'd ALL of the VIN3A signals must be run through a similar MUX architecture to ensure best delay matching across the bus. The extra channels on the 16212 are used for this purpose. The 3257 and the G125





Net Class




ClassName: VIN3A



SELECTN Generation



Delay Matching FET Switches



Design Note: MUX Operations

SYSBOOT_MUX_SELECT = low: FPGA VIN3A -> TDA2x
 SN74CBTLV16210 20-bit 2:1 MUX#1 - B2 -> A1
 SN74CBTLV16210 20-bit 2:1 MUX#2 - B2 -> A1
 SN74CBTLV3257 4-bit 2:1 MUX - B2 -> A

SYSBOOT_MUX_SELECT = high: Bootmode Switches -> TDA2x
 SN74CBTLV16210 20-bit 2:1 MUX#1 - B1 -> A1
 SN74CBTLV16210 20-bit 2:1 MUX#2 - B1 -> A1
 SN74CBTLV3257 4-bit 2:1 MUX - B1 -> A

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2-PMIC - SMP36 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 23 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_VIN3A_SYSBOOT_MUX_S4.Dwg	Sheet: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




TDA2 - SYSBOOT Switches

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
 TDA2 Technical Reference Manual - Section 29.2.4 "Sysboot Configuration" (Internal Only)
 Follow all layout guidelines as presented in these documents.

TDA_SYSBOOT15_01 | TDA_SYSBOOT15_01 | 13

DIP Switches and Pullup/Pulldown



▲ Design Note: SYSBOOT[5:0] Interfaces and devices boot list
 -> See TRM Table 29-9 "Booting Devices Order"
 SYSBOOT[5:0] - 0b110110 -> selects QSPL_1 bootmode.

▲ Design Note: SYSBOOT[7:6]
 SYSBOOT[7:6] - 0b00 -> Redundant SBL image offset set to 64KByte

▲ Design Note: Bootmode selection with the SYSBOOT pins. SYSBOOT[15:0] pins latched on PORz de-assertion.
 SYSBOOT[5:0] - Selects interfaces for the booting list
 SYSBOOT[7:6] - Sector offset for the location of the redundant SBL images in QSPL.
 SYSBOOT[9:8] - Selects the SYS_CLK1 clock speed. Must be set correctly according to the speed of the connected crystal.
 SYSBOOT[13:10] - Used to configure the GPMC interface when booting from XIP/NAND memory connected to GPMC.
 SYSBOOT[14] - Must be pulled to vss for proper device operation.
 SYSBOOT[15] - Must be pulled to vdd for proper device operation (SR1.x). Used to permanently disable the internal PUPD resistors on pads gpnc_n[27:24, 22:19] (SR2.0).

▲ Design Note: SYSBOOT[9:8] System Clock - SYS_CLK1 Speed Selection
 SYSBOOT[9:8] - 0b01 -> 20 MHz XO frequency

▲ Design Note:
 SYSBOOT[13:10] - GPMC Unused - Tied Low


▲ Design Note:
 SYSBOOT[14] - Tied low per datasheet.

▲ Design Note:
 SYSBOOT[15] - 0b0 -> Software re-configuration of pull resistors is allowed.

TDA2 - VOUT1, EMU and JTAG Top

References
Follow all layout guidelines as presented in these documents.

Design Note: MUXing and Delay Matching
The VOUT1 bus is mux'd with the EMU port and many other GPIO signals used throughout the system.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2-PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 25 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_VOUT_JTAG_EMU_Top_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	






References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 Vayu Power Integrity Analysis - (INTERNAL ONLY)


TDA2 - JTAG and Emulation/Trace Bus and Header

Follow all layout guidelines as presented in these documents.

TDA2 - JTAG



TDA2 - VOUT1 and EMU Bus



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019	 http://www.ti.com
TID #: N/A	Project Title: Cascade Radar Host Processor Board		
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2-PMIC - SMP36 7/8/9	
Rev: Not in version control	Assembly Variant: 001		
Drawn By: Alec Schott	File: PROC055B_TDA2_VOUT_JTAG_EMU_SchDoc Size: B		
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave		© Texas Instruments 2019


TDA2 - VOUT1, EMU and GPIO MUX

References
 SN74CBTLV16212 Low-Voltage 24-Bit FET Bus-Exchange Switch
 SN74CBTLV3257 Low-Voltage 4-Bit 1-of-2 FET
 SN74LVC1G125 Single Bus Buffer Gate
 SN74LVC1G04 Single Inverter Gate



Follow all layout guidelines as presented in these documents.

Design Note: MUXing and Delay Matching
 The VOUT1 bus is mux'd with the EMU port and many other GPIO signals used throughout the system.

SELECTN Generation



Delay Matching FET Switches



TDA2 - EMIF1 DDR3 Controller

- References
- TDA2 Evaluation Board
 - TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 - TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 - TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDD5 INTERNAL ONLY)
 - Micron Technical Note TN-41-13: DDR3 Point-to-Point Design Support
 - Micron Technical Note TDA2TN-41-01: Calculating Memory System Power For DDR3

Design Note: All Clock, Address, Command and Control signals to be routed as DDR3 "Fly-By" signals. Series and Series-AC termination to be placed end of "Fly-By" routing.


Follow all layout guidelines as presented in these documents.

Design Note: All Data, Mask and Data-Strobe signals shall be routed point to point.

EMIF1 Fly-By Terminations

EMIF1

TDA_DDR1_D[7..0]	TDA_DDR1_D[7..0]
TDA_DDR1_DQM0	TDA_DDR1_DQM0
TDA_DDR1_DQS0_P	TDA_DDR1_DQS0_P
TDA_DDR1_DQS0_N	TDA_DDR1_DQS0_N
TDA_DDR1_D[15..8]	TDA_DDR1_D[15..8]
TDA_DDR1_DQM1	TDA_DDR1_DQM1
TDA_DDR1_DQS1_P	TDA_DDR1_DQS1_P
TDA_DDR1_DQS1_N	TDA_DDR1_DQS1_N
TDA_DDR1_D[23..16]	TDA_DDR1_D[23..16]
TDA_DDR1_DQM2	TDA_DDR1_DQM2
TDA_DDR1_DQS2_P	TDA_DDR1_DQS2_P
TDA_DDR1_DQS2_N	TDA_DDR1_DQS2_N
TDA_DDR1_D[31..24]	TDA_DDR1_D[31..24]
TDA_DDR1_DQM3	TDA_DDR1_DQM3
TDA_DDR1_DQS3_P	TDA_DDR1_DQS3_P
TDA_DDR1_DQS3_N	TDA_DDR1_DQS3_N
TDA_DDR1_ECC_D[7..0]	TDA_DDR1_ECC_D[7..0]
TDA_DDR1_DQM4	TDA_DDR1_DQM4
TDA_DDR1_DQS4_P	TDA_DDR1_DQS4_P
TDA_DDR1_DQS4_N	TDA_DDR1_DQS4_N
TDA_DDR1_A[15..0]	TDA_DDR1_A[15..0]
TDA_DDR1_BA0	TDA_DDR1_BA0
TDA_DDR1_BA1	TDA_DDR1_BA1
TDA_DDR1_BA2	TDA_DDR1_BA2
TDA_DDR1_RASN	TDA_DDR1_RASN
TDA_DDR1_CASN	TDA_DDR1_CASN
TDA_DDR1_WEN	TDA_DDR1_WEN
TDA_DDR1_ODTU	TDA_DDR1_ODTU
TDA_DDR1_CKE	TDA_DDR1_CKE
TDA_DDR1_CS0N	TDA_DDR1_CS0N
TDA_DDR1_CK_P	TDA_DDR1_CK_P
TDA_DDR1_CK_N	TDA_DDR1_CK_N
TDA_DDR1_RSTN	TDA_DDR1_RSTN



X57778XGABC

TDA2 - EMIF2 DDR3 Controller

References

- TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
- TDA2 Evaluation Board - BOM (CDD5 INTERNAL ONLY)
- TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDD5 INTERNAL ONLY)

- Micron Technical Note TN-41-13: DDR3 Point-to-Point Design Support
- Micron Technical Note TDA2TN-41-01: Calculating Memory System Power For DDR3

Follow all layout guidelines as presented in these documents.

Design Note: All Data, Mask and Data-Strobe signals shall be routed point to point.



Design Note: All Clock, Address, Command and Control signals to be routed as DDR3L "Fly-By" signals. Series and Series-AC termination to be placed end of "Fly-By" routing.

ClassName: DDR_EMIF2_ADDR_CMD_CTRL_CK

EMIF2 Fly-By Terminations

13 EMIF2

TDA_DDR2_D[7..0]	TDA_DDR2_DQ0	TDA_DDR2_DQ0M0	TDA_DDR2_DQ0S0_P	TDA_DDR2_DQ0S0_N
TDA_DDR2_D[15..8]	TDA_DDR2_DQ1	TDA_DDR2_DQ1M1	TDA_DDR2_DQ1S1_P	TDA_DDR2_DQ1S1_N
TDA_DDR2_D[23..16]	TDA_DDR2_DQ2	TDA_DDR2_DQ2M2	TDA_DDR2_DQ2S2_P	TDA_DDR2_DQ2S2_N
TDA_DDR2_D[31..24]	TDA_DDR2_DQ3	TDA_DDR2_DQ3M3	TDA_DDR2_DQ3S3_P	TDA_DDR2_DQ3S3_N
TDA_DDR2_A[15..0]	TDA_DDR2_A0	TDA_DDR2_A1	TDA_DDR2_A2	TDA_DDR2_A3
TDA_DDR2_BA0	TDA_DDR2_BA1	TDA_DDR2_BA2	TDA_DDR2_BA3	TDA_DDR2_BA4
TDA_DDR2_RASN	TDA_DDR2_CASN	TDA_DDR2_WEN	TDA_DDR2_ODT0	TDA_DDR2_CKE
TDA_DDR2_CS0N	TDA_DDR2_CK_P	TDA_DDR2_CK_N	TDA_DDR2_RSTN	



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TFS659039-01 TDA2 PMIC - SMP36 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 29 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_DDR3_EMIF2_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	






© Texas Instruments 2019

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDDS INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.

TDA2 - VIN1A and VIN2A Interfaces



Design Note: Test points for checking VIN interface. Please place close to TDA2 RX.

Design Note: Test points for checking VIN interface. Please place close to TDA2 RX.


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TFS659039-01 TDA2 PMIC - SMP56 7/8/9
Number: Not in version control	Assembly Variant: 001	Sheet: 30 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_VIN1A_VIN2A_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.

TDA2 - VIN1A and VIN2A Interfaces




Design Note: Remainder of VIN4A interface is MUX'd with GPIO block. See "TDA2 Serial Ports" schematic page.

Design Note: Test points for checking I2C5 interface. Please place close to TDA2 RX.




Design Note: MCASP ports unused and no-connected as per datasheet.

Design Note: FPGA CRESETN moved from D26 to F14



ClassName: TDA_I2C5




Design Note: Test points for checking VIN interface. Please place close to TDA2 RX.

TDA2 - RGMII 1Gigabit Ethernet

- References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDD5 INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDD5 INTERNAL ONLY\)](#)
[Vayu Power Integrity Analysis - \(INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.




Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TFS659039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 32 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_RGMII.SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application. © Texas Instruments 2019

- References
- TDA2 Evaluation Board
 - TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 - TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 - Yagu Power Integrity Analysis - (INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.





TDA2 - Fixed 3.3V SD Card Supply

A load switch is used to allow a TDA GPIO to control when the SD Card 3.3V supply is sequenced.



SDCARD 3.3V Power Switch



TDA2 - MMC1, SPI2 and SPI4 and SDCard Connector




SPI4 - FPGA[4:1] MUX



SPI4 - FPGA[4:1] MUX - ENABLE and SELECT


Design Note: Enables MUX by default and selects FPGA1 as SPI device.






TDA2 - Serial Ports: UART1, UART2, I2C1, I2C2, SPI1, SPI2, DCAN1, UART1, UART2, UART3 and VIN4A

- References**
- TDA2 Evaluation Board
 - TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 - TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 - Yagu Power Integrity Analysis - (INTERNAL ONLY)



Follow all layout guidelines as presented in these documents.



I2C GPIO Expander





UART1 - AWR[4:1] MUX



TDA2 - SATA and PCIe Interfaces

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDDS INTERNAL ONLY)
 Yagu Power Integrity Analysis - (INTERNAL ONLY)


Follow all layout guidelines as presented in these documents.




References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
 Vayu Power Integrity Analysis - (INTERNAL ONLY)

TDA2 - USB3 Interface


Follow all layout guidelines as presented in these documents.



TDA2 - USB3.0 Super-Speed Interface




USB3 Device Mode VBUS Detect



Design Note:
 When an attached host drives VBUS high, this will drive the USB1_VBUS_DET pin high for the TDA2 to detect that the host is initiating the bus.

Design Note:
 TDA2 USB1_DRVVBUS drives high to enable the TPS2075 power switch, enabling the 5.0V VBUS for a connected device.

USB3 Host Mode VBUS Generation



Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2.PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 36 of 66
Drawn By:	File: PROC055B_TDA2_USB3.SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application. © Texas Instruments 2019

TDA2 - HDMI Interface


References
 TDA2 Datamanual (CDDS INTERNAL ONLY)
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BOM (CDDS INTERNAL ONLY)
 Vcm Power Integrity Analysis - (INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.

TDA_HDMI1	
TDA_HDMI1_DATA0_P	TDA_HDMI1_DATA0_P
TDA_HDMI1_DATA0_N	TDA_HDMI1_DATA0_N
TDA_HDMI1_DATA1_P	TDA_HDMI1_DATA1_P
TDA_HDMI1_DATA1_N	TDA_HDMI1_DATA1_N
TDA_HDMI1_DATA2_P	TDA_HDMI1_DATA2_P
TDA_HDMI1_DATA2_N	TDA_HDMI1_DATA2_N
TDA_HDMI1_CLOCK_P	TDA_HDMI1_CLOCK_P
TDA_HDMI1_CLOCK_N	TDA_HDMI1_CLOCK_N

TDA_HDMI1 13

TDA2 - HDMI 1.4b Interface



- References
- TDA2 Evaluation Board
 - TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 - TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 - TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDD5 INTERNAL ONLY)
 - Micron Technical Note TN-41-13: DDR3 Point-to-Point Design Support
 - Micron Technical Note TDA2TN-01-01: Calculating Memory System Power For DDR3


All layout guidelines as presented in these documents.

EMIF1


TDA_DDR1_D[7..0]	TDA_DDR1_D[7..0]
TDA_DDR1_DQ[0]	TDA_DDR1_DQ[0]
TDA_DDR1_DQ[80]	TDA_DDR1_DQ[80]
TDA_DDR1_DQ[80..N]	TDA_DDR1_DQ[80..N]
TDA_DDR1_D[15..8]	TDA_DDR1_D[15..8]
TDA_DDR1_DQM[1]	TDA_DDR1_DQM[1]
TDA_DDR1_DQ[81..P]	TDA_DDR1_DQ[81..P]
TDA_DDR1_DQ[81..N]	TDA_DDR1_DQ[81..N]
TDA_DDR1_D[23..16]	TDA_DDR1_D[23..16]
TDA_DDR1_DQM[2]	TDA_DDR1_DQM[2]
TDA_DDR1_CASN_K[3]	TDA_DDR1_CASN_K[3]
TDA_DDR1_DQ[82..P]	TDA_DDR1_DQ[82..P]
TDA_DDR1_DQ[82..N]	TDA_DDR1_DQ[82..N]
TDA_DDR1_D[31..24]	TDA_DDR1_D[31..24]
TDA_DDR1_DQM[3]	TDA_DDR1_DQM[3]
TDA_DDR1_DQ[83..P]	TDA_DDR1_DQ[83..P]
TDA_DDR1_DQ[83..N]	TDA_DDR1_DQ[83..N]
TDA_DDR1_ECC_D[7..0]	TDA_DDR1_ECC_D[7..0]
TDA_DDR1_DQM[4]	TDA_DDR1_DQM[4]
TDA_DDR1_DQ[84..P]	TDA_DDR1_DQ[84..P]
TDA_DDR1_DQ[84..N]	TDA_DDR1_DQ[84..N]
TDA_DDR1_A[15..0]	TDA_DDR1_A[15..0]
TDA_DDR1_BA[0]	TDA_DDR1_BA[0]
TDA_DDR1_BA[1]	TDA_DDR1_BA[1]
TDA_DDR1_BA[2]	TDA_DDR1_BA[2]
TDA_DDR1_RASN_J[3]	TDA_DDR1_RASN_J[3]
TDA_DDR1_CASN_K[3]	TDA_DDR1_CASN_K[3]
TDA_DDR1_WEN_L[3]	TDA_DDR1_WEN_L[3]
TDA_DDR1_ODT[0]	TDA_DDR1_ODT[0]
TDA_DDR1_CSN_L[2]	TDA_DDR1_CSN_L[2]
TDA_DDR1_CK_P	TDA_DDR1_CK_P
TDA_DDR1_CK_N	TDA_DDR1_CK_N
TDA_DDR1_RSTN	TDA_DDR1_RSTN

TDA2 - EMIF1 DDR3 - SDRAM



SDRAM1, 64 Meg x 16 x 8 banks 8Gbit (1Gbyte)





SDRAM2, 64 Meg x 16 x 8 banks 8Gbit (1Gbyte)





SDRAM2, 64 Meg x 16 x 8 banks 8Gbit (1Gbyte) - Only 2Gbit used for ECC




SDRAM1 Decoupling



SDRAM2 Decoupling




SDRAM3 Decoupling



References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
 TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDDS INTERNAL ONLY)


Micron Technical Note TN-1-1-13: DDR3 Point-to-Point Design Support
 Micron Technical Note TDA2TN-41-01: Calculating Memory System Power For DDR3

Follow all layout guidelines as presented in these documents.








TDA2 - EMIF2 DDR3 - SDRAM

SDRAM1, 64 Meg x 16 x 8 banks 8Gbit (1Gbyte)



SDRAM2, 64 Meg x 16 x 8 banks 8Gbit (1Gbyte)





TDA2 - JTAG and EMU Debug Header

References


Emulation and Trace Headers TRM

Follow all layout guidelines as presented in these documents.



Design Note: The TDA_DBG_EMU_RSTN signal provides a method of issuing a CPU reset from the JTAG emulator and CCS session. This signal is routed to the AND gate circuit input that generates the TDA2 RESETZ signal.

Design Note: See Vayu EVM notes concerning TRSTN and NTRST resistor population.




References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 TI Ethernet Physical Layer Controller 10/100/1000 Base-TX PHY Serial Interface 64-HTQFP (10x10)


Follow all layout guidelines as presented in these documents.

TDA2 - RGMII 1Gigabit Ethernet PHY and RJ45 Magnetics


RGMII	
TDA_RGMII0_RXCLK	TDA_RGMII0_RXC
TDA_RGMII0_RXCTL	TDA_RGMII0_RXCTL
TDA_RGMII0_RXD0	TDA_RGMII0_RXD0
TDA_RGMII0_RXD1	TDA_RGMII0_RXD1
TDA_RGMII0_RXD2	TDA_RGMII0_RXD2
TDA_RGMII0_RXD3	TDA_RGMII0_RXD3
TDA_RGMII0_TXCLK	TDA_RGMII0_TXC
TDA_RGMII0_TXCTL	TDA_RGMII0_TXCTL
TDA_RGMII0_TXD0	TDA_RGMII0_TXD0
TDA_RGMII0_TXD1	TDA_RGMII0_TXD1
TDA_RGMII0_TXD2	TDA_RGMII0_TXD2
TDA_RGMII0_TXD3	TDA_RGMII0_TXD3
TDA_RGMII0_MDIO_MCLK	TDA_RGMII0_MDIO_MCLK
TDA_RGMII0_MDIO_D	TDA_RGMII0_MDIO_D
RJ45 SIGNALS	
RGMII_PHY_LED_0	RGMII_PHY_LED_0
RGMII_PHY_LED_1	RGMII_PHY_LED_1
RGMII_PHY_LED_2	RGMII_PHY_LED_2
RGMII_PHY_TD_A_P	RGMII_PHY_TD_A_P
RGMII_PHY_TD_A_N	RGMII_PHY_TD_A_N
RGMII_PHY_TD_B_P	RGMII_PHY_TD_B_P
RGMII_PHY_TD_B_N	RGMII_PHY_TD_B_N
RGMII_PHY_TD_C_P	RGMII_PHY_TD_C_P
RGMII_PHY_TD_C_N	RGMII_PHY_TD_C_N
RGMII_PHY_TD_D_P	RGMII_PHY_TD_D_P
RGMII_PHY_TD_D_N	RGMII_PHY_TD_D_N
DP83867_INT_TDA_GPIO15	RGMII_PHY_INT_PWDN




Ethernet PHY Bootstrap Pull-up/down



Ethernet PHY Decoupling



RGMII Ethernet PHY Reset







References
 FTDI FT2232H Dual High-Speed USB to UART


Follow all layout guidelines as presented in these documents.

FTDI2232 UART to USB Bridge




5.0V to 3.3V Fixed LDO Regulator




FTDI 1Kb Configuration EEPROM




FTDI 3.3V to TDA2 3.3V Bus Isolation




ESD/OV Protection



USB2.0 Mini-B Connector




TX/RX Activity LEDs



TDA2 - USB3.0 Host Connector


- References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDD5 INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDD5 INTERNAL ONLY\)](#)
[Vayu Power Integrity Analysis - \(INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.




USB3.0 EMI Suppression


ClassName: TDA_USB1_Super_Speed



USB ESD Protection




USB3.0 Type-A Host Connector



TDA2 - HDMI Connector


References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
 Yagu Power Integrity Analysis - (INTERNAL ONLY)

Follow all layout guidelines as presented in these documents.



HDMI Control and ESD Protection


Design Note: TPD12S01 integrates I2C pull-ups on both the 3.3V and 5.0V side.



Design Note: Follow device datasheet routing recommendations for best HDMI signal integrity.


Design Note: Decoupling for the TPD12S016. Place near the device power pins.

HDMI Host Connector



Design Note: Include grounded screw hole to allow for possible chassis mounting to enclosure.

HDMI EMI Suppression



Design Note: Follow device datasheet routing recommendations for best HDMI signal integrity.


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TFS69039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet 45 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_HDMI_Connector.SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	


References
 Micron Serial NOR Flash Memory MT25QL01GBBB (16-pin SOP2)

TDA2 QSPI Flash Memory

Follow all layout guidelines as presented in these documents.



1Gb (128M x 8) QSPI NOR Flash Memory






Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019	 http://www.ti.com
TID #: N/A	Project Title: Cascade Radar Host Processor Board		
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56 7/8/9	
Rev: Not in version control	Assembly Variant: 001	Sheet: 46 of 66	
Drawn By: Alec Schott	File: PROC055B_TDA2_QSPI_Flash_SchDoc	Size: B	
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave		

TDA2 - m.2 PCIe/SATA Connector & EEPROM

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDD INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDD INTERNAL ONLY)
 TI Ethernet Physical Layer Controller 10/100/1000 Base-TX PHY Serial Interface 64-BITQFP (10x)0
 Follow all layout guidelines as presented in these documents.





PCIe SSD drives note:

The PCIe SSD drive needed is m.2 Socket 3 (Mechanical Key M). Dimensions of SSD need to be of Type: 2280(22mm x 80mm) in order to be fastened down with the included drill hole. A single sided SSD card would be best desired so that there is max clearance for components located on PCB. Due to height of some components height of SSD should not exceed a bottom thickness of 1.35mm. With a total thickness(height) of 2.45mm.


Recommended device:
 Name: NVMe SSD 960 Pro M.2 512GB
 -P/N: MZVKP512MHMQ

m.2 Socket 3 (M-Keyed) PCIe SSD Connector

JAE SM3ZS067U1310AMR1200 M.2, M-Keyed SATA Connector



EEPROM



Design Note: m.2 socket layout should include compatibility for m.2 card types:
 - 2260
 - 2280
 PCB will accept only single-sided m.2 SATA cards due to z-height restrictions.


Design note: Address should be 0x50.

Design Note: DEVICE IS NOT WRITE PROTECTED SINCE PIN7 IS PULLED DOWN.


TDA2 - MMC1, SPI2 and SPI4 and SDCard Connector

References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)
[Vayu Power Integrity Analysis - \(INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.




MicroSD ESD Protection



Design Note: ESD protection routed in-line with the MMC signals.


MicroSD Card Connector



References
 Lattice FPGA Embedded Vision Development Kit


Follow all layout guidelines as presented in these documents.

TDA2 - VOUT1 Lattice ECP5 FPGA Prototyping Connector



Design Note: Interface provides 12V and up to 2A.

Design Note: Interface brings out the VOUT1 interface, I2C5 and two I2C GPIO expander pins to allow for interfacing to a separate Lattice ECP5 FPGA card which will perform VOUT to I0GBase-KR bridging.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 49 of 66
Drawn By: Alec Schott	File: PROC055B_TDA2_VOUT1_Connector.SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com




© Texas Instruments 2019

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1

References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

[TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" \(CDDS INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 50 of 66
Drawn By: Alec Schott	File: PROC055B_FPGA1_Top.SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com




© Texas Instruments 2019

- References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
 TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDDS INTERNAL ONLY)


Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1 CSI2.0 Interface, FPGA1/4 Power Supplies

Follow all layout guidelines as presented in these documents.


FPGA VCC, VCCAUX 2.5V and VCCPLL Decoupling




FPGA VCCA_PHY[1:0], VCCPLL_DPHY[1:0] and DPHY[1:0]




FPGA VCC, VCCAUX 2.5V and VCCPLL



FPGA1/4 VCCAUX 2.5V Supply



FPGA1/4 VCC 1.2V Supply





Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1


FPGA VIN, SPI and Configuration Interface

References
 Lattice HW-USB2-B Programming Cable
 Lattice HW-USB2-B Programming Cable User Guide
 Lattice CrossFire FPGA Configuration Guide

Follow all layout guidelines as presented in these documents.




FPGA SPI/Config Interface



Design Note: FPGA SPI interface run in SLAVE mode or MASTER mode. Pin-names indicate MASTER mode operation.
 MISO and MOSI functionality swapped in SLAVE mode, allowing for SPI programming from Lattice HW-USB2-B Programming Cable or TDA2 host processor.


FPGA VIN Interface




TDA2/Programmer SPI CS Jumper



FPGA NOR Flash



FPGA VIN Interface




Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #2

References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

[TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" \(CDDS INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2-PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 53 of 66
Drawn By: Alec Schott	File: PROC055B_FPGA2_Top.SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	




© Texas Instruments 2019
<http://www.ti.com>

References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
 TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDDS INTERNAL ONLY)


Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #2 CSI2.0 Interface, FPGA1/4 Power Supplies

Follow all layout guidelines as presented in these documents.


FPGA VCC, VCCAUX 2.5V and VCCPLL Decoupling




FPGA VCCA_PHY[1:0], VCCPLL_DPHY[1:0] and DPHY[1:0]




FPGA VCC, VCCAUX 2.5V and VCCPLL



FPGA2/3 VCCAUX 2.5V Supply



FPGA2/3 VCC 1.2V Supply




References
 Lattice HW-USB2-B Programming Cable
 Lattice HW-USB2-B Programming Cable User Guide
 Lattice CrossFire FPGA Configuration Guide


Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #2

FPGA VIN, SPI and Configuration Interface

Follow all layout guidelines as presented in these documents.



FPGA SPI/Config Interface




Design Note: FPGA SPI interface run in SLAVE mode or MASTER mode. Pin-names indicate MASTER mode operation.


MISO and MOSI functionality swapped in SLAVE mode, allowing for SPI programming from Lattice HW-USB2-B Programming Cable or TDA2 host processor.

Design Note: After internal POR circuit indicates good power a CRESETn low to high transition will start NVCM boot sequence.

Design Note: After internal POR circuit indicates good power a CRESETn low to high transition will start NVCM boot sequence.




FPGA VIN Interface



TDA2/Programmer SPI CS Jumper




FPGA NOR Flash




Design Note: Running QSPI capable NOR flash in x1 SPI (XIO-SPI) mode.

Design Note: Flash WP and HOLD disabled.

FPGA and NOR Flash Programming Header



FPGA VIN Interface



Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Reader Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TIPS59039-01 TDA2-PMIC - SMP36 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 55 of 66
Drawn By: Alec Schott	File: PROC055B_FPGA2_VIN_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your system implementation to confirm the system functionality for your application.




Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1

References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

[TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" \(CDDS INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.



▲ Design Note: CRESETN broadcast from TDA2 to all FPGA and all FPGA connectors.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title: TPS659039-01 TDA2 PMIC - SMP56 7/8/9
Rev: Not in version control	Assembly Variant: 001	Sheet: 56 of 66
Drawn By: Alec Schott	File: PROC055B_FPGA3_Top.SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com




© Texas Instruments 2019

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1 CSI2.0 Interface, FPGA1/4 Power Supplies


- References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)
[TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" \(CDDS INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.


FPGA VCC, VCCAUX 2.5V and VCCGPLL Decoupling



FPGA VCCA_PHY[1:0], VCCPLL_DPHY[1:0] and DPHY[1:0]



FPGA VCC, VCCAUX 2.5V and VCCGPLL




Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #3


FPGA VIN, SPI and Configuration Interface

References
 Lattice HW-USBN-2B Programming Cable
 Lattice HW-USBN-2B Programming Cable User Guide
 Lattice CrossFire FPGA Configuration Guide


Follow all layout guidelines as presented in these documents.




FPGA SPI/Config Interface




TDA2/Programmer SPI CS Jumper




FPGA and NOR Flash Programming Header





FPGA NOR Flash



FPGA VIN Interface



FPGA VIN Interface




Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #4

References
[TDA2 Evaluation Board](#)
[TDA2 Evaluation Board - Schematic \(CDDS INTERNAL ONLY\)](#)
[TDA2 Evaluation Board - BoM \(CDDS INTERNAL ONLY\)](#)

[TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" \(CDDS INTERNAL ONLY\)](#)

Follow all layout guidelines as presented in these documents.




Design Note: CRESETN broadcast from TDA2 to all FPGA and all FPGA connectors.

- References
 TDA2 Evaluation Board
 TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 TDA2 Evaluation Board - BoM (CDD5 INTERNAL ONLY)
 TDA2 Technical Reference Manual - Section 15.3 "EMIF Controller" (CDD5 INTERNAL ONLY)

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #1 CSI2.0 Interface, FPGA1/4 Power Supplies

Follow all layout guidelines as presented in these documents.


FPGA VCC, VCCAUX 2.5V and VCCGPLL Decoupling



FPGA VCCA_PHY[1:0], VCCPLL_DPHY[1:0] and DPHY[1:0]




FPGA VCC, VCCAUX 2.5V and VCCGPLL




References
 Lattice HW-USB-2B Programming Cable
 Lattice HW-USB-2B Programming Cable User Guide
 Lattice CrossFire FPGA Configuration Guide

Lattice LIFMD6000 FPGA CSI2.0 to VIN Bridge - FPGA #4 FPGA VIN, SPI and Configuration Interface

Follow all layout guidelines as presented in these documents.




FPGA SPI/Config Interface




TDA2/Programmer SPI CS Jumper




FPGA and NOR Flash Programming Header




FPGA NOR Flash




FPGA VIN Interface



FPGA VIN Interface




Design Note: Running QSPI capable NOR flash in x1 SPI (XIO-SPI) mode.




TDA2 AWR RF Board Connectors - Top

- References**
- TDA2 Evaluation Board
 - TDA2 Evaluation Board - Schematic (CDDS INTERNAL ONLY)
 - TDA2 Evaluation Board - BoM (CDDS INTERNAL ONLY)
 - TI Ethernet Physical Layer Controller 10/100/1000 Base-TX PHY Serial Interface 64-HTQFP (10xJ0)


Follow all layout guidelines as presented in these documents.




AWR RF Board Connector 1 - AWR1 and AWR2



AWR RF Board Connector 2 - AWR3 and AWR4










TDA2/AWR SPI Port Fanout and Buffer



- References
- TDA2 Evaluation Board
 - TDA2 Evaluation Board - Schematic (CDD5 INTERNAL ONLY)
 - TDA2 Evaluation Board - BOM (CDD5 INTERNAL ONLY)
 - TI Ethernet Physical Layer Controller 10/100/1000 Base-TX PHY Serial Interface 64-HTQFP (10xJ0)

TDA2 AWR RF Board Connector 1 - Power, Control and Data Interfaces

Follow all layout guidelines as presented in these documents.





TDA2 AWR RF Board Connector 2 - Power, Control and Data Interfaces

- References**
- TDA2 Evaluation Board
 - TDA2 Evaluation Board - Schematic (CDDIS INTERNAL ONLY)
 - TDA2 Evaluation Board - BOM (CDDIS INTERNAL ONLY)
 - TL Ethernet Physical Layer Controller 10/100/1000 Base-TX PHY Serial Interface 64-HTQFP (10xJ0)

Follow all layout guidelines as presented in these documents.

Mates to AWR RF Board P2









Design Note: FROM AWR devices

Design Note: TO AWR devices

Design Note: TDA I2C5 interfaces to secondary AWR PMIC I2C port and RF board temperature sensors.

Design Note: The AWR RF board provides the 3.3V I/O PMIC 3.3V as a "power good" signal.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 9/17/2019
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title:
Rev: Not in version control	Assembly Variant: 001	Sheet: 64 of 66
Drawn By: Alec Schott	File: PROC055B_AWR_Connector_2_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	




© Texas Instruments 2019

Cascade Radar Host Board - LED Indicators


I2C GPIO Expander LEDs




Input 12V Power Indicator




TPS74801 Ethernet 2.5V Power Good




TDA2 RESTOUTz




TDA2 PORz




FPGA1 CDONE LED




TDA2 PMIC Reset Out




TDA2 RESETz




FPGA2 CDONE LED




TPS43351 3.3V and 5.0V Power Good




TPS57112 DDR3 1.35V Power Good




FPGA3 CDONE LED




TPS74801 Ethernet 1.0V Power Good



TPS51200 DDR3 VTT and VREF Power Good




FPGA4 CDONE LED



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.
 Orderable: MMWCAS-DSP-EVM | Designed for: Public Release | Mod. Date: 9/17/2019
 TID #: N/A | Project Title: Cascade Radar Host Processor Board
 Number: PROC055 | Rev: B | Sheet Title:
 Rev: Not in version control | Assembly Variant: 001 | Sheet: 65 of 66
 Drawn By: Alec Schott | File: PROC055B_LED_Indicators_SchDoc | Size: B
 Engineer: Alec Schott | Contact: http://www.ti.com/mmwave | http://www.ti.com
 © Texas Instruments 2019




Cascade Radar Host Board - Hardware Tracking



Design Note: All screw-holes should be connected to PCB GND to allow for possible chassis mounting to enclosure.



PCB Number: PROC055
PCB Rev: B
Printed Circuit Board



ZZ2 Assembly Note
These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3 Assembly Note
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4 Assembly Note
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

ZZ5 Assembly Note
INDICATION FOR COMPONENTS D* (WITH 2 PINS) ARE GIVEN AT THEIR CATHODE SIDE.

ZZ6 Assembly Note
MP1 must be soldered down to the "Top Layer" of PCB.

ZZ7 Assembly Note
Refer to Test Procedure Document for installing uSD, H9, and SSD Drive

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: MMWCAS-DSP-EVM	Designed for: Public Release	Mod. Date: 3/29/2021
TID #: N/A	Project Title: Cascade Radar Host Processor Board	
Number: PROC055	Rev: B	Sheet Title:
Rev: Not in version control	Assembly Variant: 001	Sheet: 66 of 66
Drawn By: Alec Schott	File: PROC055B_EVM_Hardware_SchDoc	Size: B
Engineer: Alec Schott	Contact: http://www.ti.com/mmwave	http://www.ti.com



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated