

PMP10733 Test Results

Test Data

PMP10733



Table of Content

Circuit Description	3
Power Specification.....	3
Board Photo (with LM5160)	3
Thermal Image of the EVM at 12VIN & $I_{PRI}=I_{SEC}=0.15A$	4
Thermal Image of the EVM at 20VIN & $I_{PRI}=I_{SEC}=0.15A$	4
Efficiency Data.....	5
Load Regulation Data.....	6
Line Regulation Data	8
Start Up	9
Load Transients	9
V_{SEC} Load Step	9
V_{PRI} Load Step.....	10
SW Node waveforms and Output Voltage Ripple Waveforms	11
Short Circuit Test	12
Secondary Side Short Circuit Test	12
Primary Side Short Circuit Test	13


Circuit Description

PMP10733 uses the LM5160 in a Fly-Buck-Boost topology with the primary set as to a negative voltage. Setting the primary side to a negative voltage reduces the turn's ratio of the transformer and yield better line and load regulation as a result. The primary and secondary voltages are set to negative 15V and positive 15V respectively. The maximum operating current on the primary and secondary rails are set to 150mA. The switching frequency is set to 200 kHz.


Power Specification

V_{IN} Min.	5-V
V_{IN} Max.	20-V
V_{OUT,PRI}	-15-V
V_{OUT,SEC}	15-V
I_{OUT,PRI}	0-A-0.15-A
I_{OUT,SEC}	0-A-0.15-A
Approximate Switching Frequency	≈200 KHz


Board Photo (with LM5160)



Thermal Image of the EVM at 12VIN & $I_{PRI}=I_{SEC}=0.15A$




Thermal Image of the EVM at 20VIN & $I_{PRI}=I_{SEC}=0.15A$



Efficiency Data

The efficiency is calculated here for both outputs.



Load Regulation Data

Dotted line plots (- - -) show modulus V_{PRI} and the solid line plots show V_{SEC} (unless specified).




Figure 6. Load Regulation with I_{PRI} set at 0A and I_{SEC} increasing from 0A to 150mA




Figure 7. Load Regulation with I_{SEC} set at 0A and I_{PRI} increasing from 0A to 150mA




Figure 8. Load Regulation with $I_{PRI} = I_{SEC} = \text{Load Current}$ increased from 0A to 0.15A on each rail




Figure 9. Load Regulation with I_{SEC} set at 150mA load and I_{PRI} increasing from 0A to 150mA






Figure 10. Load Regulation with I_{PRI} set at 150mA load and I_{SEC} increasing from 0A to 150mA

Line Regulation Data

Dotted line plots (- - -) = modulus V_{PRI} and the solid line plots = V_{SEC} (unless specified).




Start Up

Test condition: $V_{IN} = 12V$, and both outputs were set to full load (150mA on Primary and Secondary).

C1 (Yellow) - V_{IN}

C3 (Blue) - $-V_{SEC}$

C4 (Green) - $-V_{PRI}$



Load Transients


V_{SEC} Load Step

Test condition: $V_{IN} = 12V$ with I_{PRI} set to 0A.

CH1 (Yellow) - I_{SEC} = load step from 75mA to 150mA with slew rate set to 500mA/us

CH3 (Blue) - V_{SEC} (AC coupled); $\Delta V_{SEC} = 150mV$ peak to peak

CH4 (Green) - V_{PRI} (AC coupled); $\Delta V_{PRI} = 25mV$ peak to peak




V_{PRI} Load Step

Test condition: V_{IN} = 12V with I_{SEC} set to 0A

CH1 (Yellow) - I_{PRI} = 75mA to 150mA with slew rate set to 500mA/us

CH3 (Blue) - V_{SEC} (AC coupled); ΔV_{SEC} = 88mV peak to peak

CH4 (Green) - V_{PRI} (AC coupled); ΔV_{PRI} = 50mV peak to peak




SW Node waveforms and Output Voltage Ripple Waveforms

Test condition: $V_{IN} = 20V$, and both outputs were set to full load (150mA on Primary and Secondary).

C1 (Yellow) - Switch node

C3 (Blue) - V_{SEC} (AC coupled): $\Delta V_{SEC} = 100mV$ peak to peak

C4 (Green)- V_{PRI} (AC coupled): $\Delta V_{PRI} = 100mV$ peak to peak



Short Circuit Test


Secondary Side Short Circuit Test

Test condition: $V_{IN} = 12V$, and both outputs were set to no load (0A on Primary and Secondary).


C1 (Yellow) - I_{SEC}

C3 (Blue) - V_{SEC}

C4 (Green) - V_{PRI}



Test condition: $V_{IN} = 12V$, with I_{SEC} set to 150mA and the I_{PRI} set to 0A.




Primary Side Short Circuit Test

Test condition: $V_{IN} = 12V$, and both outputs were set to no load (0A on Primary and Secondary).


C1 (Yellow) – I_{PRI}

C3 (Blue) - V_{SEC}

C4 (Green) - V_{PRI}



Test condition: $V_{IN} = 12V$, with I_{PRI} set to 150mA and the I_{SEC} set to 0A.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated