Technical Article Four-switch Buck-boost Layout Tip No. 2: Optimizing Hot Loops in the Power Stage

Vijay Choudhary

As I discussed in my [previous blog](https://e2e.ti.com/blogs_/b/powerhouse/archive/2017/02/20/four-switch-buck-boost-layout-tip-no-1-identifying-the-critical-parts-for-layout), layout is very critical to the success of a buck-boost converter and the first step is identifying the critical components. Once you have identified the critical parts of your DC/DC converter design, your next task is to minimize any sources of noise and unwanted parasitics. Minimizing hot loops is a major first step in this direction. Figure 1 shows the hot loops or high di/dt loops in a four-switch buck-boost converter. Figure 1 also highlights the hot loops formed by the gate drives and their return paths, in addition to the input and output switching loops (Nos. 1 to 6).

Figure 1. Hot Loops in a Four-switch Buck-boost Converter

Since the power-stage hot loops (in red) contain the largest switching currents, optimize these first. The input loop (No. 1) carries the switching current when in buck cycles. The output loop (No. 2) carries the switching current when in boost cycles. In my experience, I've realized the lowest loop area and the most compact design when optimizing both loops using a symmetric layout.

[Figure 2](#page-1-0) and [Figure 3](#page-1-0) are examples of good power-stage layouts. The layout example shown in [Figure 2](#page-1-0)a provides a better thermal path for the heat generated in the sense resistors and the FETs to spread. Consider following the layout example shown in [Figure 2](#page-1-0)b to create higher-density designs, as it packs the power-stage components closer together.

1

Figure 2. A Symmetrical Power-stage Layout Minimizes Both the Input and Output Power Loops in a Four-switch Buck-boost Converter, (a) Medium Density Design, (b) High Density Design

There is a trade-off in size, thermal robustness and noise performance of the power stage. Smaller di/dt loops and smaller dv/dt nodes have lower parasitics and also radiate less. They are also more robust in the presence of external noise, as smaller loop areas couple less noise. Smaller designs are more constricted thermally, however, because there isn't much copper directly connected to the heat-dissipating elements, which include MOSFETs, sense resistors and the inductor. For relatively higher-power designs, you may need extra copper area at the switch nodes to limit the temperature.

Figure 3 shows a design capable of handling higher currents and allows for the paralleling of FETs. The heat is distributed between the FETs, which can then spread to adjacent copper planes and thus avoid excessive temperature increases or the formation of hot spots.

Figure 3. An Example Layout with Parallel FETs and Larger Copper Areas for Higher-power Designs

In the next installment of this series, I will discuss [how to optimally route sense connections.](https://e2e.ti.com/blogs_/b/powerhouse/archive/2017/03/01/four-switch-buck-boost-layout-tip-no-3-separating-differential-sense-lines-from-power-planes)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated