



ABSTRACT

This user's guide describes the characteristics, operation, and use of the TPS22950L adjustable current limited load switch Evaluation Module (EVM). This document contains the complete EVM schematic diagram, printed-circuit board layouts, bill of materials, and necessary instructions on how to operate the EVM.

Table of Contents

1 Introduction	1
1.1 Description.....	1
1.2 Features.....	1
2 Electrical Performance	2
3 Schematic	2
4 PCB Layout	2
4.1 Setup.....	3
5 Operation	3
6 Test Configurations	3
6.1 On-Resistance (R_{ON}) Test Setup.....	3
6.2 Rise Time Test Setup.....	4
7 Bill of Materials (BOM)	5

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The TPS22950L EVM is a two-layer PCB containing the TPS22950L load switch device. The VIN and VOUT connections to the device and the PCB layout routing are capable of handling high continuous currents and provide a low-resistance pathway into and out of the device under test. Test point connections allow the EVM user to control the device with user-defined test conditions and make accurate R_{ON} measurements.

1.1 Description

[Table 1-1](#) lists a short description of the TPS22950L load switch performance specification. For additional details on load switch performance, application notes, and data sheet, see [Load Switches](#).

Table 1-1. TPS22950L Characteristics

EVM	Device	Rise Time Typical (μ s)	V_{IN} (V)	Output Current Limit (A)	Enable (ON Pin)	Fault Indication
PSIL188	TPS22950L	Fixed	1.8 V to 5.5 V	Adjustable	Active High	Adjustable

1.2 Features

This EVM has the following features:

- V_{IN} input voltage range: 1.8 V to 5.5 V
- Access to the VIN, VOUT, ON, FLT, GND, and ILIM pins of the TPS22950L load switch
- Onboard CIN and COUT capacitors
- Adjustable current limiting

2 Electrical Performance

For detailed electrical characteristics of the TPS22950L, see the [TPS22950L 5-V, 2-A, 40-mΩ Adjustable Current Limited Load Switch Data Sheet](#).

3 Schematic

Figure 3-1 illustrates the TPS22950LEVM schematic.




Figure 3-1. TPS22950LEVM Schematic

4 PCB Layout

Figure 4-1 and Figure 4-2 show the PCB layout images.




Figure 4-1. TPS22950LEVM Top Layout




Figure 4-2. TPS22950LEVM Bottom Layout

4.1 Setup

This section describes the jumpers and connectors on the EVM as well as how to properly connect, set up and use the EVM. [Table 4-1](#) describes the input and output connectors and jumpers. [Table 4-2](#) describes the different test points and functionality. [Table 4-3](#) describes the jumper functionality and configurations.

Table 4-1. TPS22950LEVM Input and Output Connector Functionality

Input	Connector and Test Point	Label	Description
VIN	J1	+/-	Input block header for VIN
	TP1	VIN Sense	Sense test point for VIN
	TP3	VIN	Input test point for VIN
VOUT	J2	+/-	Output block header for VOUT
	TP2	VOUT Sense	Sense test point for VOUT
	TP4	VOUT	Output test point for VOUT
GND	TP7, TP8, TP9, TP10	GND	Test point for GND

Table 4-2. TPS22950LEVM Test Point Description

Input	Test Point	Label	Description
VIN	TP5	ON	Enable signal test point
	TP6	FLT	Fault test point

Table 4-3. TPS22950LEVM Jumper Configuration

Input	Jumper	Label	Description
VIN	JP1	JP1	FLT signal pullup resistor
	JP2	ON	ON-pin enable signal <ul style="list-style-type: none"> Position 1 and 2 sets ON-pin HI Position 2 and 3 sets ON-pin LO
ILIM	JP3	ILIM	Current limit control <ul style="list-style-type: none"> Position 1 and 2 sets 2-A limit Position 2 and 3 sets 0.5-A limit

5 Operation

Connect the VIN power supply to the J1 terminal (VIN). The input voltage range of the TPS22950LEVM is 1.8 V to 5.5 V.

External output loads can be applied to the switch by using the J2 terminal (VOUT). Adjust the current limit on the TPS22950LEVM accordingly. When the ON pin is asserted high, the output of the TPS22950L is enabled.

6 Test Configurations

6.1 On-Resistance (R_{on}) Test Setup

[Figure 6-1](#) shows the typical setup for measuring on-resistance. The voltage drop across the switch is measured using the sense connections, and this can be divided by the load current to calculate the R_{on} resistance.




Figure 6-1. R_{on} Test Setup

6.2 Rise Time Test Setup

Figure 6-2 shows the test setup for measuring the rise time of the TPS22950L. Apply a squarewave to the ON pin of the switch using a function generator and apply a voltage to the VIN terminal using a power supply. Observe the waveform at VOUT Sense (TP2) with an oscilloscope to measure the slew rate and rise time of the switch with a given input voltage.




Figure 6-2. Rise Time Test Setup

7 Bill of Materials (BOM)

Table 7-1 lists the TPS22950LEVM BOM.

Table 7-1. TPS22950LEVM BOM

Designator	QTY	Value	Description	Package Reference	Part Number	Manufacturer
!PCB1	1		Printed Circuit Board		PSIL188	Any
C1	1	100 uF	CAP, CERM, 100 uF, 16 V, +/- 20%, X5R, 1210	1210	C1210C107M4PAC7800	Kemet
C2, C5	2	10 uF	CAP, CERM, 10 uF, 20 V, +/- 10%, X5R, 0805	0805	GRM21BR61D106KE15L	MuRata
C3	1	1 uF	CAP, CERM, 1 uF, 16 V, +/- 10%, X5R, 0402	0402	EMK105BJ105KVHF	Taiyo Yuden
C4	1	0.1 uF	CAP, CERM, 0.1 uF, 25 V, +/- 10%, X7R, 0603	0603	06033C104KAT2A	AVX
FID1, FID2, FID3	3		Fiducial mark. There is nothing to buy or mount.	N/A	N/A	N/A
H1, H2, H3, H4	4		Bumpon, Hemisphere, 0.44 X 0.20, Clear	Transparent Bumpon	SJ-5303 (CLEAR)	3M
J1, J2	2		Terminal Block, 5 mm, 2x1, Tin, TH	Terminal Block, 5 mm, 2x1, TH	691 101 710 002	Würth Elektronik
JP1	1		Header, 100 mil, 2x1, Tin, TH	Header, 2 PIN, 100mil, Tin	PEC02SAAN	Sullins Connector Solutions
JP2, JP3	2		Header, 100mil, 3x1, TH	Header, 3x1, 100mil, TH	800-10-003-10-001000	Mill-Max
R1	1	10.0 k	RES, 10.0 k, 0.1%, 0.063 W, 0402	0402	MCR01MRTF1002	Rohm
R2	1	2.49 k	RES, 2.49 k, 0.1%, 0.1 W, 0603	0603	RG1608P-2491-B-T5	Susumu Co Ltd
R3	1	619	RES, 619, 1%, 0.1 W, 0603	0603	CRCW0603619RFKEA	Vishay-Dale
SH-J1, SH-J2	2	1x2	Shunt, 100 mil, Flash Gold, Black	Closed Top 100mil Shunt	SPC02SYAN	Sullins Connector Solutions
TP1, TP2, TP3, TP4, TP5, TP6, TP7, TP8, TP9, TP10	10		Test Point, Miniature, SMT	Test Point, Miniature, SMT	5019	Keystone
U1	1		5-V, 2-A, 40-mΩ Adjustable Current Limited Load Switch	DSBGA6	TPS22950LYBHR	Texas Instruments

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated