CC23xx SimpleLink™ Wireless Microcontroller Unit

Technical Reference Manual

TEXAS INSTRUMENTS

Literature Number: [SWCU193A](https://www.ti.com/lit/pdf/SWCU193) APRIL 2023 – REVISED AUGUST 2024

Table of Contents

TEXAS INSTRUMENTS

 $\overline{\overline{\overline{3}}}$

 $\overline{4}$

 $\overline{5}$

 $\overline{7}$

About This Manual

This document is organized into sections that correspond to each major feature; it explains the features and functionality of each module, and it also explains how to use them. For each feature, references are given to the documentation for the driver of the corresponding operating systems. This document does not contain performance characteristics of the device or modules, which are gathered in the corresponding device data sheets. This manual is intended for system software developers, hardware designers, and application developers.

Note

TI is transitioning to use more inclusive terminology. Some language may be different than what you would expect to see for certain technology areas.

Devices

The CC23xx device platform features different memory sizes, peripherals, and package options. All devices are centered around an Arm® Cortex®-M0+ series processor that handles the application layer and protocol stack.

Register, Field, and Bit Calls

The naming convention applied for a call consists of:

- For a register call: *<Module name>.<Register name>*; for example: UART.UASR
- For a bit field call:
	- *<Module name>.<Register name>[End:Start] <Field name> field*; for example, UART.UASR[4:0] SPEED bit field
	- *<Field name> field <Module name>.<Register name>[End:Start]*; for example, SPEED bit field UART.UASR[4:0]
- For a bit call:
	- *<Module name>.<Register name>[pos] <Bit name> bit*; for example, UART.UASR[5] BIT_BY_CHAR bit
	- *<Bit name> bit <Module name>.<Register name>[pos]*; for example, BIT_BY_CHAR bit UART.UASR[5]

Related Documentation

The following related documents are available on the CC23xx device product pages at www.ti.com:

- 1. CC2340R5:
	- CC2340R5 data sheet and errata ([Technical Documents](http://www.ti.com/product/CC2340R5#tech-docs))

Note

This list of documents was current as of publication date. Check the website for additional documentation, application notes, and white papers.

Additional, related documentation follows:

- 1. The Institute of Electrical and Electronic Engineers, Inc., *IEEE Standard Test Access Port and Boundary Scan Architecture, IEEE Std 1149.1a 1993 and Supplement Std. 1149.1b 1994* (see [IEEExplore.ieee.org](http://ieeexplore.ieee.org/))
- 2. The Institute of Electrical and Electronic Engineers, Inc., *IEEE 1149.7 Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture* (see [IEEExplore.ieee.org\)](http://ieeexplore.ieee.org/)
- 3. National Institute of Standards and Technology, *NIST Special Publication 800-38A, Recommendation for Block Cipher Modes of Operation Methods and Techniques* (see [NIST.gov](https://www.nist.gov/))
- 4. National Institute of Standards and Technology, *NIST Special Publication 800-38D, Recommendation for Block Cipher Modes of Operation: Galois/Counter Mode (GCM) and GMAC* (see [NIST.gov](https://www.nist.gov/))
- 5. National Institute of Standards and Technology, *FIPS 197, Advanced Encryption Standard (AES)* (see [NIST.gov\)](https://www.nist.gov/)
- 6. Bluetooth SIG, Inc., *Bluetooth* Specification versions 4.0, 4.1, 4.2, and 5.3 (see [Bluetooth.com](https://www.bluetooth.com/))
- 7. *Cortex-M0+ Devices Generic User Guide* (see documentation at [Arm.com\)](https://developer.arm.com/documentation)
- 8. *Cortex-M0+ Technical Reference Manual* (see documentation at [Arm.com\)](https://developer.arm.com/documentation)
- 9. *Arm®v6-M Architecture Reference Manual* (see documentation at [Arm.com\)](https://developer.arm.com/documentation)
- 10. *Arm® Debug Interface V5 Architecture Specification* (see documentation at [Arm.com](https://developer.arm.com/documentation))

www.ti.com *Read This First*

SimpleLink™ and SmartRF™ are trademarks of Texas Instruments.

CoreSight™ is a trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Motorola™ is a trademark of Motorola, Inc..

Arm®, and Cortex®, and Thumb® are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc..

Zigbee® is a registered trademark of Zigbee Alliance.

All trademarks are the property of their respective owners.

Chapter 1 Architectural Overview

VO TEXAS INSTRUMENTS

The CC23xx SimpleLink™ ultra-low-power wireless MCUs provide solutions for a wide range of applications. To help the user develop these applications, this user's guide focuses on the use of the different building blocks of the devices. For detailed device descriptions, complete feature lists, and performance numbers, see the data sheet for the specific device. The following subsections provide easy access to relevant information and guide the reader to the different chapters in this document.

The CC23xx SimpleLink ultra-low-power wireless MCUs are optimized for ultra-low power while providing fast and capable MCU systems to enable short processing times and high integration. The combination of an Arm® Cortex®-M0+ processing core at 48MHz, flash memory, and a wide selection of peripherals makes the CC23xx specifically designed for single-chip implementation or network processor implementations of lower-power RF nodes.

1.1 Target Applications

The device is positioned for low-power wireless applications, such as:

- Consumer electronics
- Mobile phone accessories
- Sports and fitness equipment
- HID applications
- Home and building automation
- Grid infrastructure
	- Solar inverter
	- E-meter
- Lighting control
- Alarm and security
- Electronic shelf labeling
- Proximity tags
- Medical electronics
	- Glucose monitor
	- Heart rate sensor
- Remote controls
- Smart metering
- Asset tracking
- Wireless sensor networks
- Car access and security systems
- Passive entry passive start (PEPS)
	- Remote keyless entry (RKE)
- Advanced driver assistance systems (ADAS)
- Tire pressure monitoring systems (TPMS)

1.2 Introduction

Figure 1-1 shows the building blocks of the CC23xx platform. The following sections provide an overview of the features of the CC23xx.

Figure 1-1. CC23xx Block Diagram

CC23xx devices have the following features:

- Arm® Cortex® M0+ processor core
	- Arm Cortex SysTick timer
	- Nested Vectored Interrupt Controller (NVIC)
- Clocks
	- 48MHz RC oscillator and 48MHz crystal oscillator
	- 32kHz crystal oscillator and 32kHz RC oscillator
- On-chip memory
	- Up to 512KB of in-system programmable flash
	- Up to 36KB of ultra-low leakage SRAM. Retained in standby mode
- Power Management
	- Wide supply voltage range
	- Efficient on-chip DC/DC converter for reduced power consumption
	- Flexible low-power modes allowing low energy consumption in duty-cycled applications
- Advanced Serial Integration
	- Universal asynchronous receiver-transmitter (UART)
	- $-$ Inter-Integrated Circuit (1^2C)

– Serial peripheral interface (SPI)

RUMENTS

• System Integration

Iexas

- Direct memory access controller (µDMA)
- Up to four general-purpose timers capable of pulse width modulation (PWM), synchronization, capture, counting, and quadrature decoding
- 32kHz real-time clock (RTC)
- Watchdog timer
- System Timer (SYSTIM) with the same time base as RTC but up to 250ns resolution
- Battery Monitor: On-chip temperature and supply voltage sensing
- GPIO with normal or high-drive capabilities
- GPIO with analog capability for ADC and comparator
- Configurable pin multiplexing
- Low power comparator
- 12-bit ADC, 1.2Mbps with external reference, 260kbps with internal reference, up to eight external ADC inputs
- Thermal shutdown module
- Security enablers
	- AES 128-bit cryptographic accelerator
	- Random number generator from on-chip analog noise
- Arm SWD debug interface
- 2.4GHz RF transceiver compatible with Bluetooth® 5.3 Low Energy and IEEE 802.15.4 PHY and MAC
- Integrated Balun
- Output power up to +8dBm with temperature compensation
- Wireless protocol support:
	- $-$ Bluetooth[®] 5.3 Low Energy
	- $-$ Zigbee[®]
	- SimpleLink™ TI 15.4 stack
	- Proprietary Systems
- For packaging options see the device-specific data sheet

For applications requiring extreme conservation of power, the CC23xx device features a power-management system to efficiently power down the device to a low-power state during extended periods of inactivity. A power-up and power-down sequencer, a 32-bit sleep timer (an RTC) with interrupt capabilities, and ultra-lowleakage (ULL) RAM with retention in all power modes position the MCU for battery applications. The CC23xx device platform offers the advantages of the widely available development tools of Arm, SoC infrastructure IP applications, and a large user community. Additionally, the microcontroller uses Arm Thumb®-compatible Thumb-2 instruction set to reduce memory requirements.

TI offers a complete support package to assist in getting to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, a software development kit (SDK) with qualified wireless protocols, and a strong support, sales, and distributor network.

1.3 Arm Cortex M0+

The following subsections provide an overview of the Arm Cortex M0+, the integrated system timer (SysTick), and the NVIC.

1.3.1 Processor Core

The CC23xx device is designed around an Arm Cortex M0+ processor core. The Arm Cortex M0+ processor is the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption.

Features of the processor core are as follows:

- The Thumb instruction set combines high code density with 32-bit performance
- Integrated sleep modes for low power consumption
- Hardware multiplier

- • Deterministic interrupt handling for time-critical applications
- Serial Wire Debug reduces the number of pins required for debugging.

1.3.2 SysTick Timer

The Arm Cortex M0+ processor includes an integrated Sytick Timer. SysTick provides a simple, 24-bit, clearon-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter
- A simple counter used to measure time to completion and time used
- An internal clock-source control based on missing or meeting durations

1.3.3 Nested Vectored Interrupt Controller

The CC23xx device controller includes the Arm NVIC. The NVIC and Arm Cortex M0+ prioritize and handle all exceptions in handler mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the interrupt service routine (ISR). The processor supports tail-chaining, that is, back-to-back interrupts can be performed without the overhead of state saving and restoration. The software can set priority/preemption grouping in eight levels on internal CPU exceptions and interrupts.

Features of the NVIC include:

- Deterministic, fast interrupt processing
- External non-maskable interrupt (NMI) signal available for immediate execution of NMI handler
- Dynamically reprioritizable interrupts
- Exceptional interrupt handling through hardware implementation of required register manipulations

1.3.4 System Control Block (SCB)

The system control block (SCB) provides system implementation information and system control (configuration, control, and reporting of system exceptions).

1.4 On-Chip Memory

The following subsections describe the on-chip memory modules.

1.4.1 SRAM

The CC23xx devices have up to 36KB of low-leakage, on-chip SRAM with retention in all power modes except shutdown. Data can be transferred to and from the SRAM using the micro DMA (μDMA) controller. The ultra-low leakage system static RAM (SRAM) can be used to store data and execute code.

1.4.2 Flash

The flash block provides an in-circuit programmable, nonvolatile program memory for the device. Up to 512KB of flash memory is organized as a set of 2KB sectors that can be individually erased. Erasing a sector causes the entire contents of the sector to be reset to all 1s. These sectors can be write/erase protected. Write/ erase protected sectors cannot be erased or programmed, protecting the contents of those sectors from being modified. In addition to holding program code and constants, the nonvolatile memory allows the application to save data that must be preserved so that the data is available after restarting the device. Using this feature lets the user use saved network-specific data and avoids the need for a full start-up and network find-and-join process.

1.4.3 ROM

The ROM is preprogrammed with a boot sequence, hardware APIs (HAPI), and a serial bootloader (SPI or UART).

1.5 Power Supply System

There are multiple voltage levels in use on the CC23xx to effectively optimize the power consumption of various modules operating in different power modes. Figure 1-2 shows an overview of the supply system.

Figure 1-2. Supply System

1.5.1 VDDS

The battery voltage on the CC23xx device is called VDDS (supply). This supply has the highest voltage level in the system and is the only one provided by the user.

1.5.2 VDDR

The two VDDR (regulated) pins are normally powered by one of the internal regulators. VDDR operates at 1.5V. For the lowest power, TI recommends using the internal DC/DC regulator. Using the Global LDO is also an option. See [Section 6.3.1](#page-260-0) for further details on this configuration.

1.5.3 VDDD Digital Core Supply

The digital core of the CC23xx device is supplied by a 1.28V regulator connected to VDDR. The output of this regulator requires an external decoupling capacitor for proper operation. This capacitor must be connected to the VDDD pin.

Note

The VDDD pin cannot be used to supply external circuitry.

When the system is in standby, a small low-power regulator (μ LDO) with limited current capacity supplies the digital domain to ensure enabled modules still have power.

1.5.4 DC/DC Converter

The on-chip buck-mode DC/DC converter provides a simple way to reduce the power consumption of the device. The DC/DC converter is integrated into the supply system and handles bias and clocks automatically through the system controller. The DC/DC converter is controlled through the PMCTL.VDDRCTL register. To enable the DC/DC converter when the system is active, the PMCTL.VDDRCTL[0] SELECT bit must be set. The DC/DC converter is also used periodically when the device is in standby mode to maintain voltage on the VDDR domain. The output voltage of the DC/DC regulator is trimmed to 1.5V. The voltage level controlled automatically by the device and cannot be changed by the user.

Note The DC/DC regulator output cannot be used to supply external circuitry.

1.6 Radio

The CC23xx device provides a highly integrated low-power 2.4GHz radio transceiver with support for multiple modulations and packet formats. The radio subsystem provides an interface between the MCU and the radio transceiver, which makes it possible to issue commands, read status, and automate and sequence radio events. The RF path incorporates a balun to reduce system component count and simplify the design process.

1.7 AES 128-bit Cryptographic Accelerator

The CC23xx device integrates an AES-128 cryptography hardware accelerator which reduces code footprint and execution time for cryptographic operations. The AES accelerator also has the benefit of consuming less power and improves availability and responsiveness of the system because the cryptography operations run in a background hardware thread. The AES hardware accelerators supports the following block cipher modes and message authentication codes:

- AES ECB encrypt
- AES CBC encrypt
- AES CTR encrypt/decrypt
- AES CFB encrypt/decrypt
- AES OFB encrypt/decrypt
- AES CBC-MAC
- AES CCM (uses a combination of CTR + CBC-MAC hardware with software drivers)

Together with a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), this allows secure and future proof IoT applications to be easily built on top of the platform.

The CC23xx device supports Random Number Generation (RNG) using on-chip analog noise as the nondeterministic noise source for the purpose of generating a seed for a cryptographically secure counter deterministic random bit generator (CTR-DRBG) that in turn is used to generate random numbers for keys, initialization vectors (IVs), and other random number requirements. Hardware supports acceleration of AES CTR-DRBG.

1.8 System Timer (SYSTIM)

The SYSTIM is a 34-bit, 5-channel wrap-around timer with a per-channel selectable 32b slice with either a 1 us resolution and 1h11m35s range or 250ns resolution and 17m54s range. All channels support both capture and single-shot compare (posting an event) operation. One channel is reserved for system software, three channels are reserved for radio software, and one channel is freely available to user applications.

For software convenience, there is a hardware synchronization mechanism that automatically ensures that the RTC and SYSTIM share a common time base (albeit with different resolutions/spans). Another software convenience feature is that SYSTIM qualifies any submitted compare values so that the timer channel

immediately triggers if the submitted event is in the immediate past (4.294s with 1μs resolution and 1.049s with 250ns resolution).

1.9 General Purpose Timers (LGPT)

General-purpose timers can be used to count or time external events that drive the timer-input pins.

The general-purpose timer module (LGPT) contains up to four LGPT blocks with the following functional options. To determine which timers support which functions see the device-specific data sheet:

- 16-bit or 24-bit bit counter width
- Three capture/compare channels per timer
- One-shot or periodic counting
- Time counting between edges and edge counting
- Input filter on each of the channels for all timers
- 15 different channel Capture/Compare actions
- PWM Generation with programmable deadband insertion and park on fault mode
- IR Signal generation
- Quadrature decoding (QDEC)
- Timer synchronization and chaining
- Efficient transfers using the μDMA controller

1.10 Always-ON (AON) or Ultra-Low Leakage (ULL) Domain

The AON/ULL domain contains circuitry that is always enabled, except for in the shutdown power state (where the digital supply is off). For more information on power states see [Chapter 6.](#page-258-0)

This domain includes the following components.

1.10.1 Watchdog Timer

The watchdog timer is used to regain control when the system fails because of a software error or when an external device fails to respond properly. The watchdog timer can generate a reset when a predefined time-out value is reached.

The watchdog timer runs on a 32kHz clock rate and operates in device active, idle, and standby modes and cannot be stopped once enabled.

1.10.2 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC23xx device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage goes outside defined windows. These events can also be used to wake up the device from standby mode through the Always-On (ULL/AON) event fabric.

1.10.3 Real-time Clock (RTC)

The RTC can be used to wake the CC23xx device from any state where the RTC is active. The RTC contains one capture and one compare channel. With software support, the RTC can be used for clock and calendar operation. The RTC is clocked from the 32kHz RC oscillator or the 32kHz crystal oscillator. The CLKLF period is measured in hardware and the resulting LFINC is used to increment RTC time on every CLKLF edge.

1.10.4 Low Power Comparator

The low-power comparator is an ultra-low-power clocked (on CLKLF) comparator that can be used for medium accuracy, and low-speed operations where power consumption is the main concern. Typical applications are wake-up on analog events like power supply monitoring or external transducers that generate analog output signals. The comparator includes input multiplexers on both the signal (positive) side and reference (negative) side, a capacitive divider for low-power division of either the reference signal or the input signal, and programmable hysteresis that can be configured to trigger on both low and high comparator output. The low-power comparator is also active in standby mode.

1.11 Direct Memory Access

The CC23xx device includes a DMA controller, known as μDMA. The μDMA controller provides a way to offload data transfer tasks from the Arm Cortex M0+ processor, allowing more efficient use of the processor and the available bus bandwidth. The μDMA controller can perform transfers between memory and peripherals. Channels in the μDMA are multiplexed between each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

1.12 System Control and Clock

System control determines the overall operation of the CC23xx device. System control provides information about the devices, controls power-saving features, controls the clocking of the devices and individual peripherals, and handles reset detection and reporting.

- Power Control:
	- On-chip fixed DC/DC converter and global low drop-out (GLDO) voltage regulators
	- Handles the power-up sequencing, power-down sequencing, and control for the core digital-logic and analog circuits
	- Low-power options for on-chip modules:
		- Software controls the shutdown of individual peripherals and memory.
		- SRAM is retained in all power modes except shutdown.
	- Configurable wake-up from standby by RTC or any IOC interrupt
	- Voltage supervision circuitry
- Multiple clock sources for microcontroller system clock:
	- High Frequency Clock:
		- RC oscillator (HFOSC): on-chip 48MHz RC oscillator
		- External oscillator (HFXT): an external 48MHz crystal oscillator connected across the X48P input and X48N output pins
		- Radio operation requires an external oscillator.
	- Low Frequency Clock:
		- RC oscillator (LFOSC): on-chip 32kHz RC oscillator
		- External oscillator (LFXT): external 32.768kHz crystal oscillator connected across the X32P input and X32N output pins
		- Designed for accurate RTC operation or synchronous network timing
		- Used during power-saving modes and for RTC

1.13 Communication Peripherals

The CC23xx device platform supports both asynchronous and synchronous serial communication including:

- UART
- I^2C
- SPI

The following subsections provide more detail on each of the communication modules.

1.13.1 UART

A UART is an integrated circuit used for TTL serial communications. A UART contains a transmitter (parallel-toserial converter) and a receiver (serial-to-parallel converter).

The CC23xx device includes a fully programmable UART. The UART can generate individually masked interrupts from the receive (RX), transmit (TX), modem flow control, and error conditions. The module generates one combined interrupt when any interrupts are asserted and unmasked.

The UART has the following features:

- Programmable baud rate generator allowing speeds up to 3Mbps
- Separate 8 × 8 transmit (TX) and 8 × 12 receive (RX) first-in-first-out (FIFO) buffers to reduce CPU interrupt service loading

IEXAS RUMENTS

- RX/TX FIFOs can be reconfigured to a 16x8b TX FIFO for unidirectional output
- Programmable FIFO length, including 1-byte deep operation providing a conventional double-buffered interface
- FIFO trigger levels of $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$
- Line-break generation and detection
- Fully programmable serial interface characteristics:
	- $-5, 6, 7, or 8$ data bits
	- Even, odd, stick, or no parity bit generation and detection
	- 1 or 2 stop-bit generation
- FIFO, RX FIFO RX time-out, modem status, and error conditions
- Standard FIFO-level and end-of-transmission interrupts.
- Efficient transfers using micro direct memory access controller (μDMA)
- Separate µDMA channels for transmit and receive.
	- Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level.
	- Transmit single request is asserted when there is space in the FIFO; burst request is asserted at the programmed FIFO level.
- Programmable hardware flow control
- Support for standard Infrared Data Association (IrDA) and low-power IrDA protocols
- Provision to combine both TX and RX FIFOs in transmit mode

1.13.2 I ²C

The I²C bus provides bidirectional data transfer through a 2-wire design (a serial data line SDA and a serial clock line SCL). The I^2C bus interfaces to external I^2C devices such as serial memory (RAM and ROM), networking devices, LCDs, tone generators, and so on. The I²C bus can also be used for system testing and diagnostic purposes in product development and manufacturing.

The CC23xx device includes an I^2C module with the following features:

- Devices on the ${}^{12}C$ bus can be designated as either a controller or target:
	- Supports both transmitting and receiving data as either a controller or a target
	- Supports simultaneous controller and target operation
- Four l^2C modes:
	- Controller transmit
	- Controller receive
	- Target transmit
	- Target receive
- Two transmission speeds:
	- Standard (100kbps)
	- Fast (400kbps)
- Controller and target interrupt generation:
	- Controller generates interrupts when a TX or RX operation completes (or aborts due to an error)
	- Target generates interrupts when data is transferred or requested by a controller or when a START or STOP condition is detected.
	- Controller with arbitration and clock synchronization, multicontroller support, and 7-bit addressing mode

1.13.3 SPI

The SPI module is a 3-wire or 4-wire bidirectional communication interface that converts data between parallel and serial formats. The SPI performs serial-to-parallel conversion on data received from a target device and performs parallel-to-serial conversion on data transmitted to a target device. The SPI can be configured as either a controller or a peripheral device. As a peripheral device, the SPI can be configured to disable the SPI output, which allows the coupling of a controller device with multiple peripheral devices. The TX and RX paths are buffered with separate internal FIFOs.

The SPI also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the input clock of the SPI. Bit rates are generated based on the input clock, see the device-specific data sheet for maximum bit rates.

The SPI module supports the following features:

- Programmable interface operation for Motorola SPI (3-wire and 4-wire), MICROWIRE, or TI Synchronous Serial format
- Configurable as a controller or a peripheral on the interface
- Programmable clock bit rate and prescaler
- CRC8-CCITT or CRC16-CCITT CRC capability and auto insertion in TX upon underflow
- Separate transmit (TX) and receive (RX) first-in-first-out buffers (FIFOs)
	- If Data Size Select (DSS) is 4 to 8 bits FIFOs are 16 locations deep and 8 bits wide
	- If Data Size Select (DSS) is 9 to 16 bits FIFOS are 8 locations deep and 16 bits wide
- Programmable data frame size from 4 bits to 16 bits (controller mode) or 7 to 16 bits (peripheral mode)
- Internal loopback test mode for diagnostic and debug testing
- Interrupts for transmit and receive FIFOs, overrun and time-out interrupts, and DMA-done interrupts
- Efficient transfers using micro direct memory access controller (μDMA):
	- Separate channels for transmit and receive
	- Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains a configurable number of entries
	- Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains a configurable number of entries

1.14 Programmable I/Os

I/O pins offer flexibility for a variety of connections. The CC23xx device supports configurable I/O pins that can be multiplexed to digital and analog peripherals through the I/O Controller. For information on what pins can be multiplexed to what peripherals see the device-specific data sheet.

- Up to 26 GPIO, depending on the package
- Up to 6 high drive strength pins, drive strength is configurable for the high drive I/Os. Drive strength be set to AUTO where I/Os automatically use the drive strength required to support a 12MHz toggle rate based on measured VDDS voltage
- Up to 12 analog-capable pins
- Programmable control for GPIO interrupts:
	- Interrupt generation masking per pin
	- Edge-triggered on rising or falling edges
- Can initiate a μDMA transfer
- The pin state can be retained during all sleep modes
- Wake-up from IOC supported on all pins in all power modes
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for DIO configuration:
	- Weak pullup or pulldown resistors
	- Digital input buffer enable controls

1.15 Serial Wire Debug (SWD)

SWD is an industry standard 2-pin ARM SWD interface used for device programming, configuration and in-circuit debugging. The 2-wire (SWDIO, SWCLK) debug interface is compatible with both TI and 3rd party debug probes and features:

- On-chip pullup/pulldown resistors for SWDIO and SWCLK, respectively, enabled by default
- Support for disabling SWD functions to use SWD pins as general purpose input/output pins
- Capability of waking the device from shutdown mode upon valid SWD activity

Chapter 2 Arm® Cortex®-M0+ Processor

TEXAS INSTRUMENTS

The CC23xx builds on the Arm Cortex-M0+ core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as electronic shelf labels, tire pressure monitoring systems, and fitness applications. This chapter provides information on the CC23xx implementation of the Arm Cortex-M0+ processor. For technical details on the instruction set, see the *Cortex-M0+ Technical Reference Manual*.

2.1 Introduction

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. The Cortex-M0+ processor offers significant benefits to developers, including:

- A simple architecture that is easy to learn and program
- Excellent code density
- 48MHz operation
- Implements the ARMv6-M instruction set architecture (ISA)
- Enhanced system debugging with up to four breakpoints
- Single cycle 32 × 32 multiply instruction
- User and privileged execution modes
- Integrated 24-bit system tick timer (SysTick)
- Configurable vector table offset
- Nested Vectored Interrupt Controller (NVIC)

Features include:

- Ultra-low power, energy-efficient operation
- Deterministic, high-performance interrupt handling
- Upward compatibility with Cortex-M processor family

Additionally, the CC23xx devices are compatible with all ARM tools and software.

2.2 Block Diagram

2.3 Overview

2.3.1 Peripherals

This sections describes the available ARM peripherals.

Nested Vectored Interrupt Controller (NVIC)

The NVIC is an embedded interrupt controller that supports low latency interrupt processing.

System Control Block

The System Control Block (SCB) is the programmer's model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

SysTick

SysTick is a 24-bit countdown timer. This can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

Memory Map

The Cortex-M0+ processor has a fixed default memory map that provides up to 4GB of addressable memory. The Cortex-M0+ processor memory map is shown below in Figure 2-2. For a more detailed view on how memory is mapped for CC23xx see [Chapter 3](#page-109-0).

Figure 2-2. Memory Model

The processor reserves regions of the private peripheral bus (PPB) address range for core peripheral registers.

Table 2-1. Core Peripheral Register Regions

2.3.2 Programmer's Model

For information on the Cortex-M0+ programmers model, see the [Cortex-M0+ Devices Generic User Guide](https://developer.arm.com/documentation/dui0662/).

2.3.3 Instruction Set Summary

The processor implements the Arm® Thumb® instruction set. See the [Cortex-M0+ Devices Generic User Guide](https://developer.arm.com/documentation/dui0662/) for the supported instructions.

2.3.4 Memory Model

For information on the Cortex-M0+ memory model, see the [Cortex-M0+ Devices Generic User Guide.](https://developer.arm.com/documentation/dui0662/)

2.4 Registers

See [Chapter 3](#page-109-0) for the register base addresses.

2.4.1 BPU Registers

Table 2-2 lists the memory-mapped registers for the BPU registers. All register offset addresses not listed in Table 2-2 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 2-3 shows the codes that are used for access types in this section.

Table 2-3. BPU Access Type Codes

2.4.1.1 BP_CTRL Register (Offset = 0h) [Reset = 00000040h]

BP_CTRL is shown in Table 2-4.

Return to the [Summary Table.](#page-26-0)

Breakpoint Control Register

Use the Breakpoint Control Register to enable the Breakpoint block

Table 2-4. BP_CTRL Register Field Descriptions

2.4.1.2 BP_COMP0 Register (Offset = 8h) [Reset = 00000000h]

BP_COMP0 is shown in Table 2-5.

Return to the [Summary Table.](#page-26-0)

Breakpoint Comparator Register 0

Use the Breakpoint Comparator Registers to store the values to compare with the instruction address.

Table 2-5. BP_COMP0 Register Field Descriptions

2.4.1.3 BP_COMP1 Register (Offset = Ch) [Reset = 00000000h]

BP_COMP1 is shown in Table 2-6.

Return to the [Summary Table.](#page-26-0)

Breakpoint Comparator Register 1

Use the Breakpoint Comparator Registers to store the values to compare with the instruction address.

Table 2-6. BP_COMP1 Register Field Descriptions

2.4.1.4 BP_COMP2 Register (Offset = 10h) [Reset = 00000000h]

BP_COMP2 is shown in Table 2-7.

Return to the [Summary Table.](#page-26-0)

Breakpoint Comparator Register 2

Use the Breakpoint Comparator Registers to store the values to compare with the PC address.

Table 2-7. BP_COMP2 Register Field Descriptions

2.4.1.5 BP_COMP3 Register (Offset = 14h) [Reset = 00000000h]

BP_COMP3 is shown in Table 2-8.

Return to the [Summary Table.](#page-26-0)

Breakpoint Comparator Register 3

Use the Breakpoint Comparator Registers to store the values to compare with the instruction address.

Table 2-8. BP_COMP3 Register Field Descriptions

2.4.1.6 PIDR4 Register (Offset = FD0h) [Reset = 00000004h]

PIDR4 is shown in Table 2-9.

Return to the [Summary Table.](#page-26-0)

Peripheral ID Register 4

Part of the set of Peripheral Identification registers. Contains part of the designer identity and the memory footprint indicator.

Table 2-9. PIDR4 Register Field Descriptions

2.4.1.7 PIDR5 Register (Offset = FD4h) [Reset = 00000000h]

PIDR5 is shown in Table 2-10.

Return to the [Summary Table.](#page-26-0)

Peripheral ID Register 5 Reserved

Table 2-10. PIDR5 Register Field Descriptions

2.4.1.8 PIDR6 Register (Offset = FD8h) [Reset = 00000000h]

PIDR6 is shown in Table 2-11.

Return to the [Summary Table.](#page-26-0)

Peripheral ID Register 6 Reserved

Table 2-11. PIDR6 Register Field Descriptions

2.4.1.9 PIDR7 Register (Offset = FDCh) [Reset = 00000000h]

PIDR7 is shown in Table 2-12.

Return to the [Summary Table.](#page-26-0)

Peripheral ID Register 7 Reserved

Table 2-12. PIDR7 Register Field Descriptions

2.4.1.10 PIDR0 Register (Offset = FE0h) [Reset = 0000000Bh]

PIDR0 is shown in Table 2-13.

Return to the [Summary Table.](#page-26-0)

Peripheral ID Register 0

Part of the set of Peripheral Identification registers. Contains part of the designer specific part number.

Table 2-13. PIDR0 Register Field Descriptions

2.4.1.11 PIDR1 Register (Offset = FE4h) [Reset = 000000B0h]

PIDR1 is shown in Table 2-14.

Return to the [Summary Table.](#page-26-0)

Peripheral ID Register 1

Part of the set of Peripheral Identification registers. Contains part of the designer specific part number and part of the designer identity.

Table 2-14. PIDR1 Register Field Descriptions

2.4.1.12 PIDR2 Register (Offset = FE8h) [Reset = 0000000Bh]

PIDR2 is shown in Table 2-15.

Return to the [Summary Table.](#page-26-0)

Peripheral ID Register 2

Part of the set of Peripheral Identification registers. Contains part of the designer identity and the product revision.

Table 2-15. PIDR2 Register Field Descriptions

2.4.1.13 PIDR3 Register (Offset = FECh) [Reset = 00000000h]

PIDR3 is shown in Table 2-16.

Return to the [Summary Table.](#page-26-0)

Peripheral ID Register 3

Part of the set of Peripheral Identification registers. Contains the RevAnd and Customer Modified fields.

Table 2-16. PIDR3 Register Field Descriptions

2.4.1.14 CIDR0 Register (Offset = FF0h) [Reset = 0000000Dh]

CIDR0 is shown in Table 2-17.

Return to the [Summary Table.](#page-26-0)

Component ID Register 0

A component identification register, that indicates that the identification registers are present.

Table 2-17. CIDR0 Register Field Descriptions

2.4.1.15 CIDR1 Register (Offset = FF4h) [Reset = 000000E0h]

CIDR1 is shown in Table 2-18.

Return to the [Summary Table.](#page-26-0)

Component ID Register 1

A component identification register, that indicates that the identification registers are present. This register also indicates the component class.

Table 2-18. CIDR1 Register Field Descriptions

2.4.1.16 CIDR2 Register (Offset = FF8h) [Reset = 00000005h]

CIDR2 is shown in Table 2-19.

Return to the [Summary Table.](#page-26-0)

Component ID Register 2

A component identification register, that indicates that the identification registers are present.

Table 2-19. CIDR2 Register Field Descriptions

2.4.1.17 CIDR3 Register (Offset = FFCh) [Reset = 000000B1h]

CIDR3 is shown in Table 2-20.

Return to the [Summary Table.](#page-26-0)

Component ID Register 3

A component identification register, that indicates that the identification registers are present.

Table 2-20. CIDR3 Register Field Descriptions

2.4.2 CPU_ROM_TABLE Registers

Table 2-21 lists the memory-mapped registers for the CPU_ROM_TABLE registers. All register offset addresses not listed in Table 2-21 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 2-22 shows the codes that are used for access types in this section.

Table 2-22. CPU_ROM_TABLE Access Type Codes

2.4.2.1 EntrySCS Register (Offset = 0h) [Reset = FFF0F003h]

EntrySCS is shown in Table 2-23.

Return to the [Summary Table.](#page-44-0)

ROM Table Entry

Points to the System Control Space (SCS) at 0xE000E000. This includes core debug control registers.

Table 2-23. EntrySCS Register Field Descriptions

2.4.2.2 EntryDWT Register (Offset = 4h) [Reset = FFF02003h]

EntryDWT is shown in Table 2-24.

Return to the [Summary Table.](#page-44-0)

ROM Table Entry

Points to the DW unit at 0xE0001000.

Table 2-24. EntryDWT Register Field Descriptions

2.4.2.3 EntryBPU Register (Offset = 8h) [Reset = FFF03002h]

EntryBPU is shown in Table 2-25.

Return to the [Summary Table.](#page-44-0)

ROM Table Entry

Points to the BPU at 0xE0002000.

Table 2-25. EntryBPU Register Field Descriptions

2.4.2.4 EntryEnd Register (Offset = Ch) [Reset = 00000000h]

EntryEnd is shown in Table 2-26.

Return to the [Summary Table.](#page-44-0)

ROM Table Entry Marks of end of table.

Table 2-26. EntryEnd Register Field Descriptions

2.4.2.5 MEMTYPE Register (Offset = FCCh) [Reset = 00000001h]

MEMTYPE is shown in Table 2-27.

Return to the [Summary Table.](#page-44-0)

MEMTYPE Register

Identifies the type of memory present on the bus that connects the DAP to the ROM Table.

Table 2-27. MEMTYPE Register Field Descriptions

2.4.2.6 PIDR4 Register (Offset = FD0h) [Reset = 00000004h]

PIDR4 is shown in Table 2-28.

Return to the [Summary Table.](#page-44-0)

Peripheral ID Register 4

Part of the set of Peripheral Identification registers. Contains part of the designer identity and the memory footprint indicator.

Table 2-28. PIDR4 Register Field Descriptions

2.4.2.7 PIDR5 Register (Offset = FD4h) [Reset = 00000000h]

PIDR5 is shown in Table 2-29.

Return to the [Summary Table.](#page-44-0)

Peripheral ID Register 5 Reserved

Table 2-29. PIDR5 Register Field Descriptions

2.4.2.8 PIDR6 Register (Offset = FD8h) [Reset = 00000000h]

PIDR6 is shown in Table 2-30.

Return to the [Summary Table.](#page-44-0)

Peripheral ID Register 6 Reserved

Table 2-30. PIDR6 Register Field Descriptions

2.4.2.9 PIDR7 Register (Offset = FDCh) [Reset = 00000000h]

PIDR7 is shown in Table 2-31.

Return to the [Summary Table.](#page-44-0)

Peripheral ID Register 7 Reserved

Table 2-31. PIDR7 Register Field Descriptions

2.4.2.10 PIDR0 Register (Offset = FE0h) [Reset = 000000C0h]

PIDR0 is shown in Table 2-32.

Return to the [Summary Table.](#page-44-0)

Peripheral ID Register 0

Part of the set of Peripheral Identification registers. Contains part of the designer specific part number.

Table 2-32. PIDR0 Register Field Descriptions

2.4.2.11 PIDR1 Register (Offset = FE4h) [Reset = 000000B4h]

PIDR1 is shown in Table 2-33.

Return to the [Summary Table.](#page-44-0)

Peripheral ID Register 1

Part of the set of Peripheral Identification registers. Contains part of the designer specific part number and part of the designer identity.

Table 2-33. PIDR1 Register Field Descriptions

2.4.2.12 PIDR2 Register (Offset = FE8h) [Reset = 0000000Bh]

PIDR2 is shown in Table 2-34.

Return to the [Summary Table.](#page-44-0)

Peripheral ID Register 2

Part of the set of Peripheral Identification registers. Contains part of the designer identity and the product revision.

Table 2-34. PIDR2 Register Field Descriptions

2.4.2.13 PIDR3 Register (Offset = FECh) [Reset = 00000000h]

PIDR3 is shown in Table 2-35.

Return to the [Summary Table.](#page-44-0)

Peripheral ID Register 3

Part of the set of Peripheral Identification registers. Contains the RevAnd and Customer Modified fields.

Table 2-35. PIDR3 Register Field Descriptions

2.4.2.14 CIDR0 Register (Offset = FF0h) [Reset = 0000000Dh]

CIDR0 is shown in Table 2-36.

Return to the [Summary Table.](#page-44-0)

Component ID Register 0

A component identification register, that indicates that the identification registers are present.

Table 2-36. CIDR0 Register Field Descriptions

2.4.2.15 CIDR1 Register (Offset = FF4h) [Reset = 00000010h]

CIDR1 is shown in Table 2-37.

Return to the [Summary Table.](#page-44-0)

Component ID Register 1

A component identification register, that indicates that the identification registers are present. This register also indicates the component class.

Table 2-37. CIDR1 Register Field Descriptions

2.4.2.16 CIDR2 Register (Offset = FF8h) [Reset = 00000005h]

CIDR2 is shown in Table 2-38.

Return to the [Summary Table.](#page-44-0)

Component ID Register 2

A component identification register, that indicates that the identification registers are present.

Table 2-38. CIDR2 Register Field Descriptions

2.4.2.17 CIDR3 Register (Offset = FFCh) [Reset = 000000B1h]

CIDR3 is shown in Table 2-39.

Return to the [Summary Table.](#page-44-0)

Component ID Register 3

A component identification register, that indicates that the identification registers are present.

Table 2-39. CIDR3 Register Field Descriptions

2.4.3 DCB Registers

Table 2-40 lists the memory-mapped registers for the DCB registers. All register offset addresses not listed in Table 2-40 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 2-41 shows the codes that are used for access types in this section.

Table 2-41. DCB Access Type Codes

2.4.3.1 DFSR Register (Offset = 0h) [Reset = 00000000h]

DFSR is shown in Table 2-42.

Return to the [Summary Table.](#page-62-0)

Debug Fault Status Register

Use the Debug Fault Status Register to monitor external debug requests, vector catches, data watchpoint match, BKPT instruction execution and BPU comparator matches, halt requests. Write one to clear. C_DEBUGEN must be set before any bits in DFSR are updated.

Table 2-42. DFSR Register Field Descriptions

2.4.3.2 DHCSR Register (Offset = C0h) [Reset = 00000000h]

DHCSR is shown in Table 2-43.

Return to the [Summary Table.](#page-62-0)

Debug Halting Control and Status Register

The purpose of the Debug Halting Control and Status Register (DHCSR) is to provide status information about the state of the processor, enable core debug, halt and step the processor. For writes, 0xA05F must be written to bits [31:16], otherwise the write operation is ignored and no bits are written into the register.

Table 2-43. DHCSR Register Field Descriptions

2.4.3.3 DCRSR Register (Offset = C4h) [Reset = 00000000h]

DCRSR is shown in Table 2-44.

Return to the [Summary Table.](#page-62-0)

Debug Core Register Selector Register

The purpose of the Debug Core Register Selector Register (DCRSR) is to select the processor register to transfer data to or from.

Table 2-44. DCRSR Register Field Descriptions

2.4.3.4 DCRDR Register (Offset = C8h) [Reset = 00000000h]

DCRDR is shown in Table 2-45.

Return to the [Summary Table.](#page-62-0)

Debug Core Register Data Register

The purpose of the Debug Core Register Data Register (DCRDR) is to hold data read from or written to core registers.

Table 2-45. DCRDR Register Field Descriptions

2.4.3.5 DEMCR Register (Offset = CCh) [Reset = 00000000h]

DEMCR is shown in Table 2-46.

Return to the [Summary Table.](#page-62-0)

Debug Exception and Monitor Control Register

The purpose of the Debug Exception and Monitor Control Register (DEMCR) is: Global enable for the DW unit, Vector catching (that is, causes debug entry on execution of a specified vector.)

Table 2-46. DEMCR Register Field Descriptions

2.4.4 SCB Registers

Table 2-47 lists the memory-mapped registers for the SCB registers. All register offset addresses not listed in Table 2-47 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 2-48 shows the codes that are used for access types in this section.

Table 2-48. SCB Access Type Codes

2.4.4.1 CPUID Register (Offset = 0h) [Reset = 410CC601h]

CPUID is shown in Table 2-49.

Return to the [Summary Table.](#page-68-0)

CPUID Base Register

Read the CPU ID Base Register to determine: the ID number of the processor core, the version number of the processor core, the implementation details of the processor core.

Table 2-49. CPUID Register Field Descriptions

2.4.4.2 ICSR Register (Offset = 4h) [Reset = 00000000h]

ICSR is shown in Table 2-50.

Return to the [Summary Table.](#page-68-0)

Interrupt Control State Register

Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception.

Table 2-50. ICSR Register Field Descriptions

2.4.4.3 VTOR Register (Offset = 8h) [Reset = 00000000h]

VTOR is shown in Table 2-51.

Return to the [Summary Table.](#page-68-0)

Vector Table Offset Register

The VTOR holds the vector table offset address.

Table 2-51. VTOR Register Field Descriptions

2.4.4.4 AIRCR Register (Offset = Ch) [Reset = FA058000h]

AIRCR is shown in Table 2-52.

Return to the [Summary Table.](#page-68-0)

Application Interrupt and Reset Control Register

Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset.

2.4.4.5 SCR Register (Offset = 10h) [Reset = 00000000h]

SCR is shown in Table 2-53.

Return to the [Summary Table.](#page-68-0)

System Control Register

System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states.

Table 2-53. SCR Register Field Descriptions

2.4.4.6 CCR Register (Offset = 14h) [Reset = 00000208h]

CCR is shown in Table 2-54.

Return to the [Summary Table.](#page-68-0)

Configuration and Control Register

The Configuration and Control Register permanently enables stack alignment and causes unaligned accesses to result in a Hard Fault.

Table 2-54. CCR Register Field Descriptions

2.4.4.7 SHPR2 Register (Offset = 1Ch) [Reset = 00000000h]

SHPR2 is shown in Table 2-55.

Return to the [Summary Table.](#page-68-0)

System Handler Priority Register 2

System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 2 to set the priority of SVCall.

Table 2-55. SHPR2 Register Field Descriptions

2.4.4.8 SHPR3 Register (Offset = 20h) [Reset = 00000000h]

SHPR3 is shown in Table 2-56.

Return to the [Summary Table.](#page-68-0)

System Handler Priority Register 3

System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick.

Table 2-56. SHPR3 Register Field Descriptions

2.4.4.9 SHCSR Register (Offset = 24h) [Reset = 00000000h]

SHCSR is shown in Table 2-57.

Return to the [Summary Table.](#page-68-0)

System Handler Control and State Register

Use the System Handler Control and State Register to determine or clear the pending status of SVCall.

Table 2-57. SHCSR Register Field Descriptions

2.4.5 SCSCS Registers

Table 2-58 lists the memory-mapped registers for the SCSCS registers. All register offset addresses not listed in Table 2-58 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 2-59 shows the codes that are used for access types in this section.

Table 2-59. SCSCS Access Type Codes

2.4.5.1 PIDR4 Register (Offset = 10h) [Reset = 00000004h]

PIDR4 is shown in Table 2-60.

Return to the [Summary Table.](#page-78-0)

Peripheral ID Register 4

Part of the set of Peripheral Identification registers. Contains part of the designer identity and the memory footprint indicator.

Table 2-60. PIDR4 Register Field Descriptions

2.4.5.2 PIDR5 Register (Offset = 14h) [Reset = 00000000h]

PIDR5 is shown in Table 2-61.

Return to the [Summary Table.](#page-78-0)

Peripheral ID Register 5 Reserved

Table 2-61. PIDR5 Register Field Descriptions

2.4.5.3 PIDR6 Register (Offset = 18h) [Reset = 00000000h]

PIDR6 is shown in Table 2-62.

Return to the [Summary Table.](#page-78-0)

Peripheral ID Register 6 Reserved

Table 2-62. PIDR6 Register Field Descriptions

2.4.5.4 PIDR7 Register (Offset = 1Ch) [Reset = 00000000h]

PIDR7 is shown in Table 2-63.

Return to the [Summary Table.](#page-78-0)

Peripheral ID Register 7 Reserved

Table 2-63. PIDR7 Register Field Descriptions

2.4.5.5 PIDR0 Register (Offset = 20h) [Reset = 00000008h]

PIDR0 is shown in Table 2-64.

Return to the [Summary Table.](#page-78-0)

Peripheral ID Register 0

Part of the set of Peripheral Identification registers. Contains part of the designer specific part number.

Table 2-64. PIDR0 Register Field Descriptions

2.4.5.6 PIDR1 Register (Offset = 24h) [Reset = 000000B0h]

PIDR1 is shown in Table 2-65.

Return to the [Summary Table.](#page-78-0)

Peripheral ID Register 1

Part of the set of Peripheral Identification registers. Contains part of the designer specific part number and part of the designer identity.

Table 2-65. PIDR1 Register Field Descriptions

2.4.5.7 PIDR2 Register (Offset = 28h) [Reset = 0000000Bh]

PIDR2 is shown in Table 2-66.

Return to the [Summary Table.](#page-78-0)

Peripheral ID Register 2

Part of the set of Peripheral Identification registers. Contains part of the designer identity and the product revision.

Table 2-66. PIDR2 Register Field Descriptions

2.4.5.8 PIDR3 Register (Offset = 2Ch) [Reset = 00000000h]

PIDR3 is shown in Table 2-67.

Return to the [Summary Table.](#page-78-0)

Peripheral ID Register 3

Part of the set of Peripheral Identification registers. Contains the RevAnd and Customer Modified fields.

Table 2-67. PIDR3 Register Field Descriptions

2.4.5.9 CIDR0 Register (Offset = 30h) [Reset = 0000000Dh]

CIDR0 is shown in Table 2-68.

Return to the [Summary Table.](#page-78-0)

Component ID Register 0

A component identification register, that indicates that the identification registers are present.

Table 2-68. CIDR0 Register Field Descriptions

2.4.5.10 CIDR1 Register (Offset = 34h) [Reset = 000000E0h]

CIDR1 is shown in Table 2-69.

Return to the [Summary Table.](#page-78-0)

Component ID Register 1

A component identification register, that indicates that the identification registers are present. This register also indicates the component class.

Table 2-69. CIDR1 Register Field Descriptions

2.4.5.11 CIDR2 Register (Offset = 38h) [Reset = 00000005h]

CIDR2 is shown in Table 2-70.

Return to the [Summary Table.](#page-78-0)

Component ID Register 2

A component identification register, that indicates that the identification registers are present.

Table 2-70. CIDR2 Register Field Descriptions

2.4.5.12 CIDR3 Register (Offset = 3Ch) [Reset = 000000B1h]

CIDR3 is shown in Table 2-71.

Return to the [Summary Table.](#page-78-0)

Component ID Register 3

A component identification register, that indicates that the identification registers are present.

Table 2-71. CIDR3 Register Field Descriptions

2.4.6 NVIC Registers

Table 2-72 lists the memory-mapped registers for the NVIC registers. All register offset addresses not listed in Table 2-72 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 2-73 shows the codes that are used for access types in this section.

Table 2-73. NVIC Access Type Codes

2.4.6.1 ISER Register (Offset = 100h) [Reset = 00000000h]

ISER is shown in Table 2-74.

Return to the [Summary Table.](#page-91-0)

Interrupt Set-Enable Register

Use the Interrupt Set-Enable Register to enable interrupts and determine which interrupts are currently enabled.

Table 2-74. ISER Register Field Descriptions

2.4.6.2 ICER Register (Offset = 180h) [Reset = 00000000h]

ICER is shown in Table 2-75.

Return to the [Summary Table.](#page-91-0)

Interrupt Clear-Enable Register

Use the Interrupt Clear-Enable Registers to disable interrupts and determine which interrupts are currently enabled.

Table 2-75. ICER Register Field Descriptions

2.4.6.3 ISPR Register (Offset = 200h) [Reset = 00000000h]

ISPR is shown in Table 2-76.

Return to the [Summary Table.](#page-91-0)

Interrupt Set-Pending Register

Use the Interrupt Set-Pending Register to force interrupts into the pending state and determine which interrupts are currently pending

Table 2-76. ISPR Register Field Descriptions

2.4.6.4 ICPR Register (Offset = 280h) [Reset = 00000000h]

ICPR is shown in Table 2-77.

Return to the [Summary Table.](#page-91-0)

Interrupt Clear-Pending Register

Use the Interrupt Clear-Pending Register to clear pending interrupts and determine which interrupts are currently pending.

Table 2-77. ICPR Register Field Descriptions

2.4.6.5 IPR0 Register (Offset = 400h) [Reset = 00000000h]

IPR0 is shown in Table 2-78.

Return to the [Summary Table.](#page-91-0)

Interrupt Priority Register 0

Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.

Table 2-78. IPR0 Register Field Descriptions

2.4.6.6 IPR1 Register (Offset = 404h) [Reset = 00000000h]

IPR1 is shown in Table 2-79.

Return to the [Summary Table.](#page-91-0)

Interrupt Priority Register 1

Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.

Table 2-79. IPR1 Register Field Descriptions

2.4.6.7 IPR2 Register (Offset = 408h) [Reset = 00000000h]

IPR2 is shown in Table 2-80.

Return to the [Summary Table.](#page-91-0)

Interrupt Priority Register 2

Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.

Table 2-80. IPR2 Register Field Descriptions

2.4.6.8 IPR3 Register (Offset = 40Ch) [Reset = 00000000h]

IPR3 is shown in Table 2-81.

Return to the [Summary Table.](#page-91-0)

Interrupt Priority Register 3

Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.

Table 2-81. IPR3 Register Field Descriptions

2.4.6.9 IPR4 Register (Offset = 410h) [Reset = 00000000h]

IPR4 is shown in Table 2-82.

Return to the [Summary Table.](#page-91-0)

Interrupt Priority Register 4

Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.

Table 2-82. IPR4 Register Field Descriptions

2.4.6.10 IPR5 Register (Offset = 414h) [Reset = 00000000h]

IPR5 is shown in Table 2-83.

Return to the [Summary Table.](#page-91-0)

Interrupt Priority Register 5

Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.

Table 2-83. IPR5 Register Field Descriptions

2.4.6.11 IPR6 Register (Offset = 418h) [Reset = 00000000h]

IPR6 is shown in Table 2-84.

Return to the [Summary Table.](#page-91-0)

Interrupt Priority Register 6

Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.

Table 2-84. IPR6 Register Field Descriptions

2.4.6.12 IPR7 Register (Offset = 41Ch) [Reset = 00000000h]

IPR7 is shown in Table 2-85.

Return to the [Summary Table.](#page-91-0)

Interrupt Priority Register 7

Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.

Table 2-85. IPR7 Register Field Descriptions

2.4.7 SYSTICK Registers

Table 2-86 lists the memory-mapped registers for the SYSTICK registers. All register offset addresses not listed in Table 2-86 should be considered as reserved locations and the register contents should not be modified.

Table 2-86. SYSTICK Registers

Complex bit access types are encoded to fit into small table cells. Table 2-87 shows the codes that are used for access types in this section.

Table 2-87. SYSTICK Access Type Codes

2.4.7.1 CSR Register (Offset = 0h) [Reset = 00000000h]

CSR is shown in Table 2-88.

Return to the [Summary Table.](#page-104-0)

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features.

Table 2-88. CSR Register Field Descriptions

2.4.7.2 RVR Register (Offset = 4h) [Reset = 00000000h]

RVR is shown in Table 2-89.

Return to the [Summary Table.](#page-104-0)

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0. The reset value of this register is UNKNOWN.

Table 2-89. RVR Register Field Descriptions

2.4.7.3 CVR Register (Offset = 8h) [Reset = 00000000h]

CVR is shown in Table 2-90.

Return to the [Summary Table.](#page-104-0)

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register. The reset value of this register is UNKNOWN.

Table 2-90. CVR Register Field Descriptions

2.4.7.4 CALIB Register (Offset = Ch) [Reset = 00000000h]

CALIB is shown in Table 2-91.

Return to the [Summary Table.](#page-104-0)

SysTick Calibration Value Register

Use the SysTick Calibration Value Register to enable software to scale to any required speed using divide and multiply.

3.1 Memory Map

All CC23xx devices share a common platform memory map. Peripherals are assigned a fixed address space and have the same address space on all devices within the family. The memory map is compliant with the standard Arm Cortex-M memory regions.

Table 3-1. Memory Map

Table 3-1. Memory Map (continued)

Chapter 4 Interrupts and Events

TEXAS INSTRUMENTS

This section describes the device exceptions, faults, and the functions of the event fabric system.

4.1 Exception Model

The processor implements advanced exception and interrupt handling, as described in the *ARMv6-M Architecture Reference Manual*.

To minimize interrupt latency, the processor abandons any load-multiple or store-multiple instruction to take any pending interrupt. On return from the interrupt handler, the processor restarts the load-multiple or store-multiple instruction from the beginning.

To reduce interrupt latency and jitter, the Cortex-M0+ processor implements both interrupt late-arrival and interrupt tail-chaining mechanisms, as defined by the ARMv6-M architecture. The worst case interrupt latency, for the highest priority active interrupt in a zero wait-state system not using jitter suppression, is 15 cycles.

4.1.1 Exception States

Each exception is in one of the following states:

- **Inactive**: The exception is not active and not pending.
- **Pending**: The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- **Active**: An exception is being serviced by the processor but has not completed. An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.
- **Active and Pending**: The exception is being serviced by the processor, and there is a pending exception from the same source

4.1.2 Exception Types

The exception types are:

- **Reset**: Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts in Thread mode.
- **NMI:** A Non-maskable Interrupt (NMI) can be signaled by a peripheral or triggered by software. This is the highest priority exception other than reset. It is permanently enabled and has a fixed priority of -2. NMIs cannot be:
	- masked or prevented from activation by any other exception.
	- preempted by any exception other than Reset.
- **HardFault**: A HardFault is an exception that occurs because of an error during normal or exception processing. HardFaults have a fixed priority of –1, meaning they have higher priority than any exception with configurable priority.
- **SVCall**: A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
- **PendSV:** Pendable Service (PendSV) is an interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active.
- **SysTick**: a SysTick exception is an exception the system timer generates when it reaches zero. Software can also generate a SysTick exception. In an OS environment, the device can use this exception as system tick.
- **Interrupt (IRQ)**: An interrupt, or IRQ, is an exception signalled by a peripheral, or generated by a software request. All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor.

Table 4-1. Properties of the different exception types

Table 4-1. Properties of the different exception types (continued)

Note

To simplify the software layer, the CMSIS only uses IRQ numbers and therefore uses negative values for exceptions other than interrupts.

For an asynchronous exception, other than reset, the processor can continue executing instructions between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that have configurable priority.

4.1.3 Exception Handlers

The processor handles exceptions with:

- **Interrupt Service Routine (ISR)**: The IRQ interrupts are the exceptions handled by ISRs.
- **Fault Handler:** HardFault is the only exception handled by the fault handler.
- **System Handlers**:NMI, PendSV, SVCall SysTick, and HardFault are all system exceptions handled by system handlers.

4.1.4 Vector Table

The vector table contains the reset value of the stack pointer, and the start addresses, also called exception vectors, for all exception handlers. Table 4-2 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is written in Thumb code.

Table 4-2. Vector Table

Table 4-2. Vector Table (continued)

The vector table is fixed at address 0x00000000.

4.1.5 Exception Priorities

All exceptions have an associated priority, with a lower priority value indicating a higher priority. All exceptions have configurable priorities except Reset, Hardfault, and NMI.

Configurable priority values are in the range 0-192, in steps of 64. The Reset, HardFault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

Assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

4.1.6 Exception Entry and Return

Descriptions of exception handling use the following terms.

- **Preemption**: When the processor is executing an exception handler, an exception can preempt the exception handler if the exemption priority is higher than the priority of the exception being handled. When one exception preempts another, the exceptions are called nested exceptions.
- **Return:** This occurs when the exception handler is completed, and:
	- there is no pending exception with sufficient priority to be serviced
	- the completed exception handler was not handling a late-arriving exception.

The processor pops the stack and restores the processor state to the state the stack had before the interrupt occurred.

- **Tail-chaining**: This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.
- **Late-arriving**: This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved would be the same for both exceptions. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

4.1.6.1 Exception Entry

Exception entry occurs when there is a pending exception with sufficient priority and either:

- the processor is in Thread mode.
- the new exception is of higher priority than the exception being handled, in which case the new exception preempts the exception being handled.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has greater priority than any limit set by the mask register. An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as stacking and the structure of eight data words is referred to as a stack frame. The stack frame contains the following information:

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame. The stack frame is aligned to a double-word address.

The stack frame includes the return address. This is the address of the next instruction in the interrupted program. This value is restored to the PC at exception return so that the interrupted program resumes.

The processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC_RETURN value to the LR. This indicates the stack pointer corresponding to the stack frame and the operation mode the processor was in before the entry occurred.

If no higher priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher priority exception occurs during exception entry, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception. This is the late arrival case.

4.1.6.2 Exception Return

Exception return occurs when the processor is in Handler mode and execution of one of the following instructions attempts to set the PC to an EXC_RETURN value:

- a POP instruction that loads the PC.
- a BX instruction using any register.

The processor saves an EXC_RETURN value to the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. Bits[31:4] of an EXC_RETURN value are 0xFFFFFFF.

When the processor loads a value matching this pattern to the PC it detects that the operation is a not a normal branch operation and, instead, that the exception is complete. Therefore, it starts the exception return sequence. Bits[3:0] of the EXC_RETURN value indicate the required return stack and processor mode, as shown in [Table](#page-116-0) [4-3](#page-116-0).

Table 4-3. Exception Return Behavior

4.2 Fault Handling

Faults are a subset of exceptions, see [Exception Model.](#page-112-0) All faults result in the HardFault exception being taken or cause lockup if they occur in the NMI or HardFault handler. The faults are:

- execution of an SVC instruction at a priority equal or higher than SVCall
- execution of a BKPT instruction without a debugger attached
- a system-generated bus error on a load or store
- execution of an instruction from an XN memory address
- execution of an instruction from a location for which the system generates a bus fault
- a system-generated bus error on a vector fetch
- execution of an Undefined instruction
- execution of an instruction when not in Thumb-State as a result of the T-bit being previously cleared to 0
- an attempted load or store to an unaligned address.

Only Reset and NMI can preempt the fixed priority HardFault handler. A HardFault can preempt any exception other than Reset, NMI, or another HardFault.

4.2.1 Lockup

The processor enters a lockup state if a fault occurs when executing the NMI or HardFault handlers, or if the system generates a bus error when unstacking the PSR on an exception return using the MSP. When the processor is in lockup state it does not execute any instructions. The processor remains in lockup state until one of the following occurs

- The processor is reset.
- A debugger halts the processor.
- An NMI occurs and the current lockup is in the HardFault handler

If the lockup state occurs in the NMI handler, a subsequent NMI does not cause the processor to leave lockup state.

4.3 Event Fabric

4.3.1 Introduction

The event fabric is a combinational router between event sources/publishers and event subscribers. The event inputs are routed to a central event-bus where a subscriber can select the appropriate events and output those as inputs to peripherals.

Several of the events (signals) are statically routed, and a small number of configurable output lines go to the event subscribers. A configurable output line from a subscriber can choose from a list of several input events available to the specific subscriber in question.

Subscribers output event signaling is identical to input signaling. That is, events are simply passed through the event fabric as presented to the input ports. Possible event types include system hardware interrupts and DMA triggers.

All ULL/AON event inputs are considered level-triggered events active high. SVT/MCU event inputs can be either active high level or pulse triggered events. Events like DMA triggers can be level-type signals.

The event fabric is not a peripheral in itself, but rather a block of routing between the peripherals and more. The lines that have configurable inputs are controlled by selection registers that are connected to a MUX, which forward the selected input in the subscriber to the peripherals.

Figure 4-2 shows a simple illustration of the event fabric concept

Figure 4-2. Event Fabric Concept

4.3.2 Overview

There are two main event fabric blocks. The MCU event fabric and the AON event fabric. The MCU event fabric is in the SVT/MCU power domain and is configured with the EVTSVT registers. The AON event fabric is in the ULL/AON domain and is configured with the EVTULL registers.

[Figure 4-3](#page-118-0) shows a simplified overview of the two modules together. The MCU event fabric is one of the subscribers to the AON event fabric.

Figure 4-3. Event Fabric Overview (Simplified)

4.3.3 Registers

The event fabric has two types of registers. The first type, a configuration register, is used to control and report the selection settings for a subscriber output. For each subscriber output, an address is mapped for a read register that contains a value representing the selection of the input event currently set for that subscriber output. For non-configurable outputs, only a read-only register is implemented. A read to that address returns the static, predefined value. The second type of register in the event fabric are description registers and one register that can be used for observation of event signals on the pads.

4.3.4 AON Event Fabric

The AON event fabric resides in the AON/ULL power domain.

4.3.4.1 AON Common Input Events List

[Table 4-4](#page-119-0) lists the input events for the AON event fabric (event numbers 0x2 to 0x7). The sources for these events are considered level-triggered active high.

4.3.4.2 AON Event Subscribers

There are three subscribers in the AON event fabric as can be seen in Figure 4-3. The first subscriber is the MCU event fabric, which resides in the MCU power domain. The other two subscribers, the PMCTL and RTC, are presented in the following subsections.

4.3.4.3 Power Management Controller (PMCTL)

The PMCTL subscriber has 6 programmable events in AON event fabric, which are ORed together to form a single wake-up event to PMCTL configurable by the EVTULL.WKUPMASK register. This wake-up event triggers the wake-up of the MCU power domain from standby mode. Any of the events listed in [Table 4-4](#page-119-0) can be chosen

as input by selecting the appropriate event publisher or publishers. By default, this register is set to 0, meaning no publishers are selected to drive the wake-up event towards PMCTL.

4.3.4.4 Real Time Clock (RTC)

The RTC has a programmable event, which can be configured in the EVTULL.RTCCPTSEL register. This register can be used to choose between 6 programmable sources within AON.

4.3.4.5 AON to MCU Event Fabric

AON Event Fabric ORs 6 programmable events together to generate a single NMI (Non-maskable interrupt) from AON peripherals, configurable with the EVTULL.NMISEL register.

The 6 AON events are also exported separately as a bus to MCU Event Fabric and can be used as publishers within MCU peripherals.

Note

Since the events from AON are double synchronized within MCU event fabric before being used as publishers, care must be taken to make sure that when the AON events are cleared, a subsequent event does not get set immediately (within two CLKSVT clock cycles). This is so that a new rising edge is generated for the second event. Otherwise the second event can get missed if the cleared AON event pulse does not get synchronized within MCU event fabric before getting set again.

4.3.5 MCU Event Fabric

The MCU event fabric resides in the MCU power domain and routes signals between most of the peripherals and different internal blocks. Only a few of the subscribers in the MCU event fabric are described in this section. For more information on the remaining subscribers, refer to the specific peripheral chapters for the appropriate consumer (peripheral) for that specific subscriber.

4.3.5.1 Common Input Event List

Table 4-4 lists the input events for the MCU event fabric.

Table 4-4. Common Input Event List

Table 4-4. Common Input Event List (continued)

Table 4-4. Common Input Event List (continued)

4.3.5.2 MCU Event Subscribers

There are five peripheral subscribers for the MCU event fabric. These subscribers are different peripherals that must be configured differently according to the purpose of those specific peripherals. The following subscribers are not described in this chapter, but rather in each of the corresponding peripheral chapters:

- Micro Direct Memory Access (µDMA) - [Chapter 15](#page-798-0)
- Four Low Power General-Purpose Timers - [Chapter 10](#page-476-0)
- System Timer - [Chapter 11](#page-699-0)
- Radio [Chapter 22](#page-1164-0)
- ADC [Chapter 17](#page-883-0)

The following two subscribers are described below:

• System CPU

• Non-maskable Interrupt (NMI) to System CPU

4.3.5.2.1 System CPU

Interrupts with vectors numbered from 16 to 34 (19 total) are sourced by the events routed in the MCU event fabric to the system CPU.

Six of the interrupts are configurable out from the sources present in [Table 4-4,](#page-119-0) and 13 interrupts are fixed routes from MCU peripherals to the CPU. For information on the available routing see the EVTSVT.CPUIRQ *n* SEL descriptions.

4.3.5.2.2 Non-Maskable Interrupt (NMI)

The NMI subscriber has to be configured by two registers if an AON publisher needs to be used. EVTULL.NMISEL selects the AON publisher. Setting the EVTSVT.NMISEL[5:0] PUBID bit field to 0x1 routes the AON publisher to the CPU's NMI port.

EVTSVT.NMISEL can be used to select any MCU publisher event from [Table 4-4](#page-119-0) to drive this to the CPU NMI port.

4.4 Digital Test Bus (DTB)

Both MCU and AON event fabric structures include a feature to enable porting a set of selected internal signals to the pads for observation purposes.

The signals are grouped into several 16-bit buses, which can be selected through the DTB.SEL register. A value of zero within DTB.SEL disables this feature and only zeros are exported.

The signals that can be observed from within EVTULL are:

The signals that can be observed from within EVTSVT are:

Further details about routing these set of signals to the pads can be found in [Chapter 18.](#page-946-0)

4.5 EVTULL Registers

Table 4-5 lists the memory-mapped registers for the EVTULL registers. All register offset addresses not listed in Table 4-5 should be considered as reserved locations and the register contents should not be modified.

Table 4-5. EVTULL Registers

Complex bit access types are encoded to fit into small table cells. Table 4-6 shows the codes that are used for access types in this section.

Table 4-6. EVTULL Access Type Codes

4.5.1 DESC Register (Offset = 0h) [Reset = 30451010h]

DESC is shown in Table 4-7.

Return to the [Summary Table.](#page-124-0)

Description

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 4-7. DESC Register Field Descriptions

4.5.2 DESCEX Register (Offset = 4h) [Reset = 00010106h]

DESCEX is shown in Table 4-8.

Return to the [Summary Table.](#page-124-0)

Extended Description

This register provides configuration details of the IP to software drivers and end users.

Table 4-8. DESCEX Register Field Descriptions

4.5.3 DTB Register (Offset = 64h) [Reset = 00000000h]

DTB is shown in Table 4-9.

Return to the [Summary Table.](#page-124-0)

Digital test bus control register

This register can be used to bring out IP internal signals to the pads for observation. 16 signals can be observed per select value.

Table 4-9. DTB Register Field Descriptions

4.5.4 NMISEL Register (Offset = 400h) [Reset = 00000000h]

NMISEL is shown in Table 4-10.

Return to the [Summary Table.](#page-124-0)

Output Selection for CPU NMI Exception

Table 4-10. NMISEL Register Field Descriptions

4.5.5 RTCCPTSEL Register (Offset = 404h) [Reset = 00000000h]

RTCCPTSEL is shown in Table 4-11.

Return to the [Summary Table.](#page-124-0)

Output Selection for RTCCPT

Table 4-11. RTCCPTSEL Register Field Descriptions

4.5.6 WKUPMASK Register (Offset = 800h) [Reset = 00000000h]

WKUPMASK is shown in Table 4-12.

Return to the [Summary Table.](#page-124-0)

WAKEUP Mask

Table 4-12. WKUPMASK Register Field Descriptions

4.6 EVTSVT Registers

Table 4-13 lists the memory-mapped registers for the EVTSVT registers. All register offset addresses not listed in Table 4-13 should be considered as reserved locations and the register contents should not be modified.

Table 4-13. EVTSVT Registers

Table 4-13. EVTSVT Registers (continued)

Complex bit access types are encoded to fit into small table cells. Table 4-14 shows the codes that are used for access types in this section.

Table 4-14. EVTSVT Access Type Codes

4.6.1 DESC Register (Offset = 0h) [Reset = 30451010h]

DESC is shown in Table 4-15.

Return to the [Summary Table.](#page-131-0)

Description

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 4-15. DESC Register Field Descriptions

4.6.2 DESCEX Register (Offset = 4h) [Reset = 02182D31h]

DESCEX is shown in Table 4-16.

Return to the [Summary Table.](#page-131-0)

Extended Description

This register provides configuration details of the IP to software drivers and end users.

Table 4-16. DESCEX Register Field Descriptions

4.6.3 DTB Register (Offset = 64h) [Reset = 00000000h]

DTB is shown in Table 4-17.

Return to the [Summary Table.](#page-131-0)

Digital test bus control

This register can be used to bring out IP internal signals to the pads for observation. 16 signals can be observed per select value.

Table 4-17. DTB Register Field Descriptions

4.6.4 NMISEL Register (Offset = 400h) [Reset = 00000000h]

NMISEL is shown in Table 4-18.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU NMI Exception

Table 4-18. NMISEL Register Field Descriptions

Table 4-18. NMISEL Register Field Descriptions (continued)

Table 4-18. NMISEL Register Field Descriptions (continued)

4.6.5 CPUIRQ0SEL Register (Offset = 404h) [Reset = 00000000h]

CPUIRQ0SEL is shown in Table 4-19.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ0

Table 4-19. CPUIRQ0SEL Register Field Descriptions

Table 4-19. CPUIRQ0SEL Register Field Descriptions (continued)

Table 4-19. CPUIRQ0SEL Register Field Descriptions (continued)

4.6.6 CPUIRQ1SEL Register (Offset = 408h) [Reset = 00000000h]

CPUIRQ1SEL is shown in Table 4-20.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ1

Table 4-20. CPUIRQ1SEL Register Field Descriptions

Table 4-20. CPUIRQ1SEL Register Field Descriptions (continued)

Table 4-20. CPUIRQ1SEL Register Field Descriptions (continued)

4.6.7 CPUIRQ2SEL Register (Offset = 40Ch) [Reset = 00000000h]

CPUIRQ2SEL is shown in Table 4-21.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ2

Table 4-21. CPUIRQ2SEL Register Field Descriptions

4.6.8 CPUIRQ3SEL Register (Offset = 410h) [Reset = 00000000h]

CPUIRQ3SEL is shown in Table 4-22.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ3

Table 4-22. CPUIRQ3SEL Register Field Descriptions

4.6.9 CPUIRQ4SEL Register (Offset = 414h) [Reset = 00000000h]

CPUIRQ4SEL is shown in Table 4-23.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ4

Table 4-23. CPUIRQ4SEL Register Field Descriptions

4.6.10 CPUIRQ5SEL Register (Offset = 418h) [Reset = 00000009h]

CPUIRQ5SEL is shown in Table 4-24.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ5

Table 4-24. CPUIRQ5SEL Register Field Descriptions

4.6.11 CPUIRQ6SEL Register (Offset = 41Ch) [Reset = 0000000Ch]

CPUIRQ6SEL is shown in Table 4-25.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ6

Table 4-25. CPUIRQ6SEL Register Field Descriptions

4.6.12 CPUIRQ7SEL Register (Offset = 420h) [Reset = 0000000Dh]

CPUIRQ7SEL is shown in Table 4-26.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ7

Table 4-26. CPUIRQ7SEL Register Field Descriptions

4.6.13 CPUIRQ8SEL Register (Offset = 424h) [Reset = 00000014h]

CPUIRQ8SEL is shown in Table 4-27.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ8

Table 4-27. CPUIRQ8SEL Register Field Descriptions

4.6.14 CPUIRQ9SEL Register (Offset = 428h) [Reset = 00000016h]

CPUIRQ9SEL is shown in Table 4-28.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ9

Table 4-28. CPUIRQ9SEL Register Field Descriptions

4.6.15 CPUIRQ10SEL Register (Offset = 42Ch) [Reset = 0000000Fh]

CPUIRQ10SEL is shown in Table 4-29.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ10

Table 4-29. CPUIRQ10SEL Register Field Descriptions

4.6.16 CPUIRQ11SEL Register (Offset = 430h) [Reset = 00000017h]

CPUIRQ11SEL is shown in Table 4-30.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ11

Table 4-30. CPUIRQ11SEL Register Field Descriptions

4.6.17 CPUIRQ12SEL Register (Offset = 434h) [Reset = 00000018h]

CPUIRQ12SEL is shown in Table 4-31.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ12

Table 4-31. CPUIRQ12SEL Register Field Descriptions

4.6.18 CPUIRQ13SEL Register (Offset = 438h) [Reset = 00000012h]

CPUIRQ13SEL is shown in Table 4-32.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ13

Table 4-32. CPUIRQ13SEL Register Field Descriptions

4.6.19 CPUIRQ14SEL Register (Offset = 43Ch) [Reset = 00000013h]

CPUIRQ14SEL is shown in Table 4-33.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ14

Table 4-33. CPUIRQ14SEL Register Field Descriptions

4.6.20 CPUIRQ15SEL Register (Offset = 440h) [Reset = 00000010h]

CPUIRQ15SEL is shown in Table 4-34.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ15

Table 4-34. CPUIRQ15SEL Register Field Descriptions

4.6.21 CPUIRQ16SEL Register (Offset = 444h) [Reset = 00000000h]

CPUIRQ16SEL is shown in Table 4-35.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ16

Table 4-35. CPUIRQ16SEL Register Field Descriptions

Table 4-35. CPUIRQ16SEL Register Field Descriptions (continued)

Table 4-35. CPUIRQ16SEL Register Field Descriptions (continued)

4.6.22 CPUIRQ17SEL Register (Offset = 448h) [Reset = 00000031h]

CPUIRQ17SEL is shown in Table 4-36.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ17

Table 4-36. CPUIRQ17SEL Register Field Descriptions

4.6.23 CPUIRQ18SEL Register (Offset = 44Ch) [Reset = 00000037h]

CPUIRQ18SEL is shown in Table 4-37.

Return to the [Summary Table.](#page-131-0)

Output Selection for CPU Interrupt CPUIRQ18

Table 4-37. CPUIRQ18SEL Register Field Descriptions

4.6.24 SYSTIMC0SEL Register (Offset = 450h) [Reset = 00000004h]

SYSTIMC0SEL is shown in Table 4-38.

Return to the [Summary Table.](#page-131-0)

Output Selection for SYSTIMC0

Table 4-38. SYSTIMC0SEL Register Field Descriptions

4.6.25 SYSTIMC1SEL Register (Offset = 454h) [Reset = 00000000h]

SYSTIMC1SEL is shown in Table 4-39.

Return to the [Summary Table.](#page-131-0)

Output Selection for SYSTIMC1

Table 4-39. SYSTIMC1SEL Register Field Descriptions

Table 4-39. SYSTIMC1SEL Register Field Descriptions (continued)

Table 4-39. SYSTIMC1SEL Register Field Descriptions (continued)

4.6.26 SYSTIMC2SEL Register (Offset = 458h) [Reset = 0000002Ah]

SYSTIMC2SEL is shown in Table 4-40.

Return to the [Summary Table.](#page-131-0)

Output Selection for SYSTIMC2

Table 4-40. SYSTIMC2SEL Register Field Descriptions

4.6.27 SYSTIMC3SEL Register (Offset = 45Ch) [Reset = 0000002Bh]

SYSTIMC3SEL is shown in Table 4-41.

Return to the [Summary Table.](#page-131-0)

Output Selection for SYSTIMC3

Table 4-41. SYSTIMC3SEL Register Field Descriptions

4.6.28 SYSTIMC4SEL Register (Offset = 460h) [Reset = 0000002Ch]

SYSTIMC4SEL is shown in Table 4-42.

Return to the [Summary Table.](#page-131-0)

Output Selection for SYSTIMC4

Table 4-42. SYSTIMC4SEL Register Field Descriptions

4.6.29 ADCTRGSEL Register (Offset = 464h) [Reset = 00000000h]

ADCTRGSEL is shown in Table 4-43.

Return to the [Summary Table.](#page-131-0)

Output Selection for ADCTRG

Table 4-43. ADCTRGSEL Register Field Descriptions

Table 4-43. ADCTRGSEL Register Field Descriptions (continued)

Table 4-43. ADCTRGSEL Register Field Descriptions (continued)

4.6.30 LGPTSYNCSEL Register (Offset = 468h) [Reset = 00000000h]

LGPTSYNCSEL is shown in Table 4-44.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPTSYNC

Table 4-44. LGPTSYNCSEL Register Field Descriptions

Table 4-44. LGPTSYNCSEL Register Field Descriptions (continued)

Table 4-44. LGPTSYNCSEL Register Field Descriptions (continued)

4.6.31 LGPT0IN0SEL Register (Offset = 46Ch) [Reset = 00000000h]

LGPT0IN0SEL is shown in Table 4-45.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT0IN0

Table 4-45. LGPT0IN0SEL Register Field Descriptions

Table 4-45. LGPT0IN0SEL Register Field Descriptions (continued)

Table 4-45. LGPT0IN0SEL Register Field Descriptions (continued)

4.6.32 LGPT0IN1SEL Register (Offset = 470h) [Reset = 00000000h]

LGPT0IN1SEL is shown in Table 4-46.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT0IN1

Table 4-46. LGPT0IN1SEL Register Field Descriptions

Table 4-46. LGPT0IN1SEL Register Field Descriptions (continued)

4.6.33 LGPT0IN2SEL Register (Offset = 474h) [Reset = 00000000h]

LGPT0IN2SEL is shown in Table 4-47.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT0IN2

Table 4-47. LGPT0IN2SEL Register Field Descriptions

Table 4-47. LGPT0IN2SEL Register Field Descriptions (continued)

4.6.34 LGPT0TENSEL Register (Offset = 478h) [Reset = 00000000h]

LGPT0TENSEL is shown in Table 4-48.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT0TEN

Table 4-48. LGPT0TENSEL Register Field Descriptions

Table 4-48. LGPT0TENSEL Register Field Descriptions (continued)

4.6.35 LGPT1IN0SEL Register (Offset = 47Ch) [Reset = 00000000h]

LGPT1IN0SEL is shown in Table 4-49.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT1IN0

Table 4-49. LGPT1IN0SEL Register Field Descriptions

Table 4-49. LGPT1IN0SEL Register Field Descriptions (continued)

Table 4-49. LGPT1IN0SEL Register Field Descriptions (continued)

4.6.36 LGPT1IN1SEL Register (Offset = 480h) [Reset = 00000000h]

LGPT1IN1SEL is shown in Table 4-50.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT1IN1

Table 4-50. LGPT1IN1SEL Register Field Descriptions

Table 4-50. LGPT1IN1SEL Register Field Descriptions (continued)

4.6.37 LGPT1IN2SEL Register (Offset = 484h) [Reset = 00000000h]

LGPT1IN2SEL is shown in Table 4-51.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT1IN2

Table 4-51. LGPT1IN2SEL Register Field Descriptions

Table 4-51. LGPT1IN2SEL Register Field Descriptions (continued)

4.6.38 LGPT1TENSEL Register (Offset = 488h) [Reset = 00000000h]

LGPT1TENSEL is shown in Table 4-52.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT1TEN

Table 4-52. LGPT1TENSEL Register Field Descriptions

Table 4-52. LGPT1TENSEL Register Field Descriptions (continued)

4.6.39 LGPT2IN0SEL Register (Offset = 48Ch) [Reset = 00000000h]

LGPT2IN0SEL is shown in Table 4-53.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT2IN0

Table 4-53. LGPT2IN0SEL Register Field Descriptions

Table 4-53. LGPT2IN0SEL Register Field Descriptions (continued)

Table 4-53. LGPT2IN0SEL Register Field Descriptions (continued)

4.6.40 LGPT2IN1SEL Register (Offset = 490h) [Reset = 00000000h]

LGPT2IN1SEL is shown in Table 4-54.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT2IN1

Table 4-54. LGPT2IN1SEL Register Field Descriptions

Table 4-54. LGPT2IN1SEL Register Field Descriptions (continued)

4.6.41 LGPT2IN2SEL Register (Offset = 494h) [Reset = 00000000h]

LGPT2IN2SEL is shown in Table 4-55.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT2IN2

Table 4-55. LGPT2IN2SEL Register Field Descriptions

Table 4-55. LGPT2IN2SEL Register Field Descriptions (continued)

4.6.42 LGPT2TENSEL Register (Offset = 498h) [Reset = 00000000h]

LGPT2TENSEL is shown in Table 4-56.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT2TEN

Table 4-56. LGPT2TENSEL Register Field Descriptions

Table 4-56. LGPT2TENSEL Register Field Descriptions (continued)

4.6.43 LGPT3IN0SEL Register (Offset = 49Ch) [Reset = 00000000h]

LGPT3IN0SEL is shown in Table 4-57.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT3IN0

Table 4-57. LGPT3IN0SEL Register Field Descriptions

Table 4-57. LGPT3IN0SEL Register Field Descriptions (continued)

Table 4-57. LGPT3IN0SEL Register Field Descriptions (continued)

4.6.44 LGPT3IN1SEL Register (Offset = 4A0h) [Reset = 00000000h]

LGPT3IN1SEL is shown in Table 4-58.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT3IN1

Table 4-58. LGPT3IN1SEL Register Field Descriptions

Table 4-58. LGPT3IN1SEL Register Field Descriptions (continued)

4.6.45 LGPT3IN2SEL Register (Offset = 4A4h) [Reset = 00000000h]

LGPT3IN2SEL is shown in Table 4-59.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT3IN2

Table 4-59. LGPT3IN2SEL Register Field Descriptions

Table 4-59. LGPT3IN2SEL Register Field Descriptions (continued)

4.6.46 LGPT3TENSEL Register (Offset = 4A8h) [Reset = 00000000h]

LGPT3TENSEL is shown in Table 4-60.

Return to the [Summary Table.](#page-131-0)

Output Selection for LGPT3TEN

Table 4-60. LGPT3TENSEL Register Field Descriptions

Table 4-60. LGPT3TENSEL Register Field Descriptions (continued)

4.6.47 LRFDIN0SEL Register (Offset = 4ACh) [Reset = 0000001Dh]

LRFDIN0SEL is shown in Table 4-61.

Return to the [Summary Table.](#page-131-0)

Output Selection for LRFDIN0

Table 4-61. LRFDIN0SEL Register Field Descriptions

4.6.48 LRFDIN1SEL Register (Offset = 4B0h) [Reset = 0000001Eh]

LRFDIN1SEL is shown in Table 4-62.

Return to the [Summary Table.](#page-131-0)

Output Selection for LRFDIN1

Table 4-62. LRFDIN1SEL Register Field Descriptions

4.6.49 LRFDIN2SEL Register (Offset = 4B4h) [Reset = 0000001Fh]

LRFDIN2SEL is shown in Table 4-63.

Return to the [Summary Table.](#page-131-0)

Output Selection for LRFDIN2

Table 4-63. LRFDIN2SEL Register Field Descriptions

4.6.50 DMACH0SEL Register (Offset = C00h) [Reset = 00000000h]

DMACH0SEL is shown in Table 4-64.

Return to the [Summary Table.](#page-131-0)

Output Selection for DMA CH0

Table 4-64. DMACH0SEL Register Field Descriptions

4.6.51 DMACH1SEL Register (Offset = C04h) [Reset = 00000000h]

DMACH1SEL is shown in Table 4-65.

Return to the [Summary Table.](#page-131-0)

Output Selection for DMA CH1

Table 4-65. DMACH1SEL Register Field Descriptions

4.6.52 DMACH2SEL Register (Offset = C08h) [Reset = 00000000h]

DMACH2SEL is shown in Table 4-66.

Return to the [Summary Table.](#page-131-0)

Output Selection for DMA CH2

Table 4-66. DMACH2SEL Register Field Descriptions

4.6.53 DMACH3SEL Register (Offset = C0Ch) [Reset = 00000000h]

DMACH3SEL is shown in Table 4-67.

Return to the [Summary Table.](#page-131-0)

Output Selection for DMA CH3

Table 4-67. DMACH3SEL Register Field Descriptions

4.6.54 DMACH4SEL Register (Offset = C10h) [Reset = 00000000h]

DMACH4SEL is shown in Table 4-68.

Return to the [Summary Table.](#page-131-0)

Output Selection for DMA CH4

Table 4-68. DMACH4SEL Register Field Descriptions

4.6.55 DMACH5SEL Register (Offset = C14h) [Reset = 00000000h]

DMACH5SEL is shown in Table 4-69.

Return to the [Summary Table.](#page-131-0)

Output Selection for DMA CH5

Table 4-69. DMACH5SEL Register Field Descriptions

4.6.56 DMACH6SEL Register (Offset = C18h) [Reset = 00000000h]

DMACH6SEL is shown in Table 4-70.

Return to the [Summary Table.](#page-131-0)

Output Selection for DMA CH6

Table 4-70. DMACH6SEL Register Field Descriptions

Table 4-70. DMACH6SEL Register Field Descriptions (continued)

Table 4-70. DMACH6SEL Register Field Descriptions (continued)

4.6.57 DMACH7SEL Register (Offset = C1Ch) [Reset = 00000000h]

DMACH7SEL is shown in Table 4-71.

Return to the [Summary Table.](#page-131-0)

Output Selection for DMA CH7

Table 4-71. DMACH7SEL Register Field Descriptions

Table 4-71. DMACH7SEL Register Field Descriptions (continued)

Table 4-71. DMACH7SEL Register Field Descriptions (continued)

Chapter 5
Debug Subsystem

TEXAS INSTRUMENTS

This chapter discusses the features of the debug subsystem (DEBUGSS).

5.1 Introduction

The debug subsystem (DEBUGSS) interfaces the serial wire debug (SWD) two-wire physical interface to multiple debug functions within the device. Debugging of processor execution and the device state are supported. The DEBUGSS also provides a mailbox system for communicating with software through SWD.

Key features provided by the debug subsystem include:

- Two-wire (SWDIO, SWCLK) debug interface, compatible with both TI and 3rd party debug probes
	- On-chip pullup/pulldown resistors for SWDIO and SWCLK, respectively, enabled by default
	- Support for disabling SWD functions to use SWD pins as general-purpose input/output pins
	- Capability of waking the device from shutdown mode upon valid SWD activity
- Debug the processor
	- Run, halt, and step debug support
	- Four hardware breakpoints (BPU)
- Software-configurable peripheral behavior during processor debug
	- Ability to free run select peripherals through debug halt
	- Ability to halt select peripherals on a debug halt
	- Ability to request reset and mode changes to the Power Management Control (PMCTL)
- Debug subsystem mailbox (DSSM) for passing data and control signals between the SWD interface and boot ROM (as well as application software)
- Support for various security features, including software password authenticated debugging

5.2 Block Diagram

Figure 5-1. DEBUGSS Block Diagram

5.3 Overview

The SWD physical interface interacts with the Arm serial wire debug port (SW-DP) to gain access to the debug access port bus interconnect (DAPBUSIC) when the SW-DP is enabled. From TI, devices ship with the SW-DP enabled to allow SWD access to the device for development and production programming. The SW-DP can be configured to be permanently disabled through the boot configuration policy, see "debugCfg" in [Section 9.2.](#page-472-0) The DAPBUSIC enables a debug probe to access one or more debug access ports. For a debug probe to be able to communicate with an access port, the SW-DP debug port must not be disabled by the boot configuration policy, and the target access port must also not be disabled by the boot configuration policy. The available access ports are given in [Section 5.3.2.](#page-231-0)

5.3.1 Physical Interface

Debug connections to the device are supported through an Arm serial wire debug (SWD) compliant interface. The SWD interface requires two connections:

- A bidirectional data line (SWDIO) used to send data to and receive data from the device
- A unidirectional clock line (SWCLK) driven by the debug probe connecting to the device

The SWD interface uses the standard logic levels of the device for SWD communication. See the device-specific data sheet for input and output logic levels for a given supply voltage (VDDS). A SWCLK frequency of up to 10MHz is supported by the DEBUGSS.

During SWD operation, the SWDIO line can be driven high or driven low by either the target device or the debug probe. As either device can drive the line, when ownership of the shared SWDIO line is switched between the device and the debug probe, undriven time slots are inserted as a part of the SWD protocol. The primary purpose of the pullup resistor on the SWDIO line, and the pulldown resistor on the SWCLK line, is to place the SWD pins into a known state when no debug probe is attached. A minimum resistance of 100kΩ is recommended by Arm. The internal pullup/pulldown resistors fulfill this requirement and external resistors are not required for correct operation of the SWD interface.

After a power-on reset (POR), the target device configures the SWD pins in SWD mode with an internal pullup resistor enabled on the SWDIO line and an internal pulldown resistor enabled on the SWCLK line. If the device configuration has not permanently disabled all SWD access, then the SWD interface is enabled during the boot process and a debug probe can be connected to the DEBUGSS.

In the event that a device was configured by software to enter shutdown mode, and a debug probe is then connected to the SWD pins with SWCLK active, wake-up logic triggers an exit from shutdown mode. A debug connection can then be established to the DEBUGSS after the reset sequence completes.

Upon physical connection of a debug probe, a configuration sequence must be sent from the debug probe to the target device to initiate a valid SWD connection with the SW-DP. An invalid sequence doesn't wake the device from shutdown mode. Once the sequence is transmitted and the SWD connection is established, communication with enabled debug access points is possible and the boot code is alerted by asserting the DBGSS.DBGCTL[1] SWDSEL bit, which is continuously monitored in the boot code. The debug probe must be disconnected by sending a disconnection sequence from the debug probe to the target device.

Bootcode can disable the SWD interface in DEBUGSS, freeing the IOs to be used for general-purpose IO functionality. Once the boot code disables SWD functionality, SWD functionality cannot be re-enabled other than by triggering a POR. A POR automatically re-enables the SWD functionality and puts the SWD pins into SWD mode with pullup/pulldown resistors enabled. To regain debug access to a device, hold the device in a reset state with the RSTN pin during a POR. This prevents the boot code from starting and lets the debug probe gain access to the device.

5.3.2 Debug Access Ports

The debug access ports in the DEBUGSS are given in Table 5-1.

Table 5-1. DEBUGSS Access Port Listing

The AHB-AP provides the complete device debug functionality (processor debug, peripheral and memory bus access and processor state). See Section 5.4 for more information.

The CFG-AP provides device information to the debug probe so that the debug probe can identify device characteristics, including the device part number and the device revision.

The SEC-AP provides access to the mailbox for communicating with software running on the device through SWD. See [Section 5.7](#page-233-0) for more information.

5.4 Debug Features

The DEBUGSS supports processor debug and peripheral debug.

5.4.1 Processor Debug

The Arm Cortex-M0+ processor supports a wide range of features to simplify debugging of application software during development. Key features supported by CC23xx MCUs include:

- Ability to halt the processor through an assertion of a halt signal, a configured debug event (such as a hard fault entry or reset), or a BKPT instruction (for software breakpoints)
- Ability to step through instructions (with or without peripheral interrupts enabled)
- Ability to run through instructions (with or without peripheral interrupts enabled)
- Ability to read and write CPU registers when halted
- Ability to read exception information through the system control space (SCS)
- Support for four hardware breakpoints
- Support for accessing the device memory map

5.4.2 Breakpoint Unit (BPU)

The breakpoint unit (BPU) provides four comparators that can be used to generate a debug event when the address of an instruction fetch matches the address programmed into the one of the BPU comparators.

The BPU comparators match instruction fetches from the code memory region, meaning the comparators only operate on instruction read accesses. The comparators do not match data read or data write accesses.

Address matching is possible for half-word (16-bit) instructions and word (32-bit) instructions fetched from the CODE region (0x00000000 to 0x1FFFFFFF).

Hardware breakpoints are not available when debugging code in SRAM. When debugging code in SRAM, software breakpoints must be inserted by the debug probe.

5.4.3 Peripheral Debug

In addition to processor debug, the DEBUGSS can be used to access the device memory map from the perspective of the processor. Thus, a connected debug probe can be used to read and write memory-mapped peripheral registers, the system SRAM, and the flash memory.

Certain peripherals support advanced debug configuration options. These options are configured by application software (or optionally, the debug probe) by setting/clearing various debug control bits in the memory map of a given peripheral. In general, the debug behavior of a particular peripheral is specified in the EMU register of each peripheral. Many peripherals offer the option of halting the functional clock to the peripheral when the processor is halted for debug, thus pausing the peripheral together with the processor (default configuration), or letting the peripheral run even when the processor is halted for debug.

For example, the SYSTIM peripheral supports the RUN/STOP bits in the EMU register. Setting the RUN bit in EMU for a SYSTIM causes the SYSTIM to run even if the processor is halted for debug.

5.5 Behavior in Low Power Modes

The DEBUGSS supports maintaining a debug connection through SWD in all operating modes except shutdown.

Access to device memory and peripherals is possible in active mode and idle mode, in which a debug probe can be actively connected to the AHB-AP access port to interface with the processor. In standby mode, a debug connection can be established or maintained with the DEBUGSS, but not with the CPU debug access port.

While a debug connection to the DEBUGSS is not possible while the device is in shutdown mode, a debug probe can cause the device to exit shutdown mode by attempting to communicate with the SWD pins. The device detects attempted SWD communication even when the device is in shutdown. If any activity is detected, a shutdown exit is initiated and after which a debug connection can be made to the DEBUGSS through SWD. An active debug connection prohibits shutdown entry and the device can enter shutdown mode only after debug disconnection.

The DEBUGSS functionality by operating mode is given in [Table 5-2.](#page-233-0)

Table 5-2. DEBUGSS Functionality by Operating Mode

5.6 Restricting Debug Access

The debug subsystem supports several methods for restricting access to the device through the SWD interface. The debug access policy is determined by the user configuration specified in the CCFG flash region. See [Section 9.2](#page-472-0) for a detailed description of debug access control through the CCFG flash region.

There are three levels of access control, given in Table 5-3. By default, products shipped from TI arrive in a "debug enabled" state where the device is fully open. This state is not recommended for production. For production, TI recommends changing the debug configuration to password-protected or disabled.

When debug is enabled with a password, the debug access command together with the user-specified debug access password must be provided to the DEBUGSS mailbox by the debug probe.

When debug is disabled, the SW-DP is disabled during the boot process. Any commands previously sent to the mailbox are ignored during boot. Following boot, any attempt to connect to the SW-DP is ignored.

Debug access can be permanently locked by configuring the CCFG flash region to disable debug access while also configuring the CCFG flash region as statically write-protected (locked). Locking the CCFG configuration has the added security of preventing the bootstrap loader (BSL) and application code from changing the debug security policy.

5.7 Mailbox (DSSM)

The debug subsystem mailbox (DSSM) enables a debug probe to pass messages to the target device through the SWD interface, and for the target device to return data to the debug probe.

The DSSM supports the following functions:

- Transmission of commands to the device during boot, including authenticating the debug probe for passwordprotected debug, mass erase, and factory reset operations
- Communicating with application software running on the target device when no other communication interface is present

32-bit word data buffers are provided for transmit data (debug probe to target device) and receive data (target device to debug probe). These data buffers are implemented as the 32-bit memory-mapped registers DBGSS.TXD and DBGSS.RXD. The DBGSS.TXCTL and DBGSS.RXCTL registers are provided for enabling flow control and indicating status of the mailbox.

The DBGSS.TXCTL[0] TRANSMIT bit is set in the TXCTL register when a debug probe writes data to the DBGSS.TXD buffer register. The TRANSMIT flag remains set until the target device reads DBGSS.TXD or a POR occurs. The DBGSS.RXCTL[0] RECEIVE bit is set when the target device writes data to the DBGSS.RXD buffer register. The RECEIVE flag remains set until the debug probe or target device reads the data from DBGSS.RXD.

Software running on the target device cannot write to TXD, and software cannot clear the TRANSMIT flag other than by reading DGBSS.TXD. The DBGSS.TXCTL[7:1] bit field contains flag bits which can be set or cleared by the debug probe to implement a protocol if desired. Only the debug probe can write to the TRANSMIT_FLAGS field in TXCTL.

In a similar way, only the target device software can write to DBGSS.RXD and DBGSS.RXCTL. The debug probe cannot write to RX_DATA and can only clear the DEBUGSS.RXCTL[0] RECEIVE bit by reading DBGSS.RXD. DBGSS.RXCTL[7:1] FLAGS bit field contains flag bits. Software on the target device can set or clear bits in the DBGSS.RXCTL[7:1] FLAGS field to implement a protocol if desired. These flags can be read by the debug probe but can not be modified by the debug probe.

DBGSS.TXDPEEK and DBGSS.RXDPEEK registers can be read by the device to read DBGSS.TXD and DBGSS.RXD registers without affecting the FULL/EMPTY flag.

For a complete listing of commands that are supported by the boot configuration routine during device startup configuration, see [Chapter 8](#page-417-0).

5.8 Mailbox Events

The DSSM contains one event publisher and no event subscribers. One event publisher (INT_EVENT0) manages DSSM interrupt requests (IRQs) to the CPU subsystem through the AON event fabric.

The DSSM events are summarized in Table 5-5.

Table 5-5. DSSM Events

5.8.1 CPU Interrupt Event (AON_DBG_COMB)

The DSSM provides 4 interrupt sources which can be configured to source a CPU interrupt event. The CPU interrupt events from the DSSM are given in Table 5-6.

Table 5-6. DSSM CPU Interrupt Event Conditions (INT_EVENT0)

Table 5-6. DSSM CPU Interrupt Event Conditions (INT_EVENT0) (continued)

See [Chapter 4](#page-111-0) for guidance on configuring the DEBUGGSS event as a CPU interrupt.

5.9 Software Considerations

Enable the debug connection before connecting a debug probe by setting the DBGSS.DBGBCTRL[5] SWDCEN register bit and disable it after the debug session is completed by clearing the bit.

The debug software override feature is a failsafe approach for enabling a debug connection and is enabled by writing the DBGSS.DBGBCTRL[0] SWDOVR register bit. When this bit is set, the device does not wake up from shutdown due to a debug connection. This feature is used only for internal debugging purposes if there are issues seen in establishing a debug connection in standby/active modes.

5.10 DBGSS Registers

Table 5-7 lists the memory-mapped registers for the DBGSS registers. All register offset addresses not listed in Table 5-7 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 5-8 shows the codes that are used for access types in this section.

5.10.1 DESC Register (Offset = 0h) [Reset = B24D1010h]

DESC is shown in Table 5-9.

Return to the [Summary Table.](#page-236-0)

Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.

5.10.2 IMASK Register (Offset = 44h) [Reset = 00000000h]

IMASK is shown in Table 5-10.

Return to the [Summary Table.](#page-236-0)

Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

5.10.3 RIS Register (Offset = 4Ch) [Reset = 00000000h]

RIS is shown in Table 5-11.

Return to the [Summary Table.](#page-236-0)

Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 5-11. RIS Register Field Descriptions

5.10.4 MIS Register (Offset = 54h) [Reset = 00000000h]

MIS is shown in Table 5-12.

Return to the [Summary Table.](#page-236-0)

Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

5.10.5 ISET Register (Offset = 5Ch) [Reset = 00000000h]

ISET is shown in Table 5-13.

Return to the [Summary Table.](#page-236-0)

Interrupt set register. This register can be used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 5-13. ISET Register Field Descriptions

5.10.6 ICLR Register (Offset = 64h) [Reset = 00000000h]

ICLR is shown in Table 5-14.

Return to the [Summary Table.](#page-236-0)

Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 5-14. ICLR Register Field Descriptions

5.10.7 IMSET Register (Offset = 6Ch) [Reset = 00000000h]

IMSET is shown in Table 5-15.

Return to the [Summary Table.](#page-236-0)

Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.

5.10.8 IMCLR Register (Offset = 74h) [Reset = 00000000h]

IMCLR is shown in Table 5-16.

Return to the [Summary Table.](#page-236-0)

Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.

5.10.9 TXD Register (Offset = 100h) [Reset = 00000000h]

TXD is shown in Table 5-17.

Return to the [Summary Table.](#page-236-0)

Transmit data register. This register is used for sending SACI (SECAP command interface) data from the host to the device.

The host (SWD interface) can write this register. This updates the value of TXD, and sets TXCTL.TXDSTA = FULL

The host should only write TXD while TXCTL.TXDSTA = EMPTY.

If the host incorrectly writes TXD while TXCTL.TXDSTA = FULL, this will just update the value of TXD.

The host (SWD interface) can read the TXD register. This does not affect TXCTL.TXDSTA.

The device (boot code) can only read the TXD register. This sets TXCTL.TXDSTA = EMPTY.

The device should only read TXD while TXCTL.TXDSTA = FULL.

If the device incorrectly reads TXD while TXCTL.TXDSTA = EMPTY, this will just return the value of TXD.

If the host writes TXD on the same clock cycle as the device reads TXD:

The device reads the old TXD value.

TXD is updated with the new value, and TXCTL.TXDSTA is set to FULL.

Table 5-17. TXD Register Field Descriptions

5.10.10 TXCTL Register (Offset = 104h) [Reset = 00000000h]

TXCTL is shown in Table 5-18.

Return to the [Summary Table.](#page-236-0)

Transmit control register. This register contains status of the TXD register (full/empty), and also software defined flags that are used by the SACI protocol.

The host (SWD interface) can write the FLAGS field of the TXCTL register.

The host (SWD interface) can read the TXCTL register.

The device (boot code) can only read the TXCTL register.

Table 5-18. TXCTL Register Field Descriptions

5.10.11 RXD Register (Offset = 108h) [Reset = 00000000h]

RXD is shown in Table 5-19.

Return to the [Summary Table.](#page-236-0)

Receive data register. This register is used to send SACI command response data from the device to the host. The device (boot code) can write the RXD register. This updates the value of RXD, and sets RXCTL.RXDSTA = FULL.

The device should only write RXD while RXCTL.RXDSTA = EMPTY.

If the device incorrectly writes RXD while RXCTL.RXDSTA = FULL, this will just update the value of RXD. The device (boot code) can read the RXD register in order to flush it. This sets RXCTL.RXDSTA = EMPTY. The host (SWD interface) can only read the RXD register. This sets RXCTL.RXDSTA = EMPTY.

The host should only read RXD while RXCTL.RXDSTA = FULL.

If the host incorrectly reads RXD while RXCTL.RXDSTA = EMPTY, this will just return the value of RXD.

If the device writes RXD on the same clock cycle as the host reads RXD:

The host reads the old RXD value.

RXD is updated with the new value, and RXCTL.RXDSTA is set to FULL.

Table 5-19. RXD Register Field Descriptions

5.10.12 RXCTL Register (Offset = 10Ch) [Reset = 00000000h]

RXCTL is shown in Table 5-20.

Return to the [Summary Table.](#page-236-0)

Receive control register. This register contains status of the RXD register (full/empty), and also software defined flags that are used by the SACI protocol.

The device (boot code) can write the FLAGS field of the RXCTL register.

The device (boot code) can read the RXCTL register.

The host (SWD interface) can only read the RXCTL register

Table 5-20. RXCTL Register Field Descriptions

5.10.13 TXDPEEK Register (Offset = 110h) [Reset = 00000000h]

TXDPEEK is shown in Table 5-21.

Return to the [Summary Table.](#page-236-0)

Transmit data peek register . This register is a read-only version of the TXD register that can be read by host and device without any side-effects.

This register is used to peek at the values in TXD without affecting the FULL/EMPTY flag.

Table 5-21. TXDPEEK Register Field Descriptions

5.10.14 RXDPEEK Register (Offset = 114h) [Reset = 00000000h]

RXDPEEK is shown in Table 5-22.

Return to the [Summary Table.](#page-236-0)

Receive data peek register. The RXDPEEK register is a read-only version of the RXD register that can be read by host and device without any side-effects

This register is used to peek at the values in Receive Data Register without affecting the FULL/EMPTY flag.

Table 5-22. RXDPEEK Register Field Descriptions

5.10.15 SPECIAL_AUTH Register (Offset = 200h) [Reset = 00000013h]

SPECIAL_AUTH is shown in Table 5-23.

Return to the [Summary Table.](#page-236-0)

This register indicates the status of different AP firewalls.

Table 5-23. SPECIAL_AUTH Register Field Descriptions

5.10.16 SPECIAL_AUTH_SET Register (Offset = 204h) [Reset = 00000013h]

SPECIAL_AUTH_SET is shown in Table 5-24.

Return to the [Summary Table.](#page-236-0)

This register is used for setting bits in SPECIAL_AUTH register. This register is configured and locked during device boot.

Table 5-24. SPECIAL_AUTH_SET Register Field Descriptions

5.10.17 SPECIAL_AUTH_CLR Register (Offset = 208h) [Reset = 00000000h]

SPECIAL_AUTH_CLR is shown in Table 5-25.

Return to the [Summary Table.](#page-236-0)

This register is used for clearing bits in SPECIAL_AUTH register. This register is configured and locked during device boot.

Table 5-25. SPECIAL_AUTH_CLR Register Field Descriptions

5.10.18 APP_AUTH Register (Offset = 210h) [Reset = 00000000h]

APP_AUTH is shown in Table 5-26.

Return to the [Summary Table.](#page-236-0)

This register indicates the debug privileges of ARM Cortex CPU.

Table 5-26. APP_AUTH Register Field Descriptions

5.10.19 APP_AUTH_SET Register (Offset = 214h) [Reset = 00000000h]

APP_AUTH_SET is shown in Table 5-27.

Return to the [Summary Table.](#page-236-0)

This register is used for setting bits in APP_AUTH register. This register is configured and locked during device boot.

Table 5-27. APP_AUTH_SET Register Field Descriptions

5.10.20 APP_AUTH_CLR Register (Offset = 218h) [Reset = 00000000h]

APP_AUTH_CLR is shown in Table 5-28.

Return to the [Summary Table.](#page-236-0)

This register is used for clearing bits in APP_AUTH register. This register is configured and locked during device boot.

Table 5-28. APP_AUTH_CLR Register Field Descriptions

5.10.21 DBGCTL Register (Offset = 21Ch) [Reset = 00000020h]

DBGCTL is shown in Table 5-29.

Return to the [Summary Table.](#page-236-0)

Debug control register. This register is used for controlling debug connection and read out debug status.

Table 5-29. DBGCTL Register Field Descriptions

Chapter 6 **Power, Reset, and Clocking**

TEXAS INSTRUMENTS

This chapter describes the systems related to power, resets, and clocking.

6.1 Introduction

Power and clock management is flexible to facilitate low-power applications. The following sections describe details of the clock and power controls.

The features in this chapter are embedded and optimized in TI's Power Manager. Please see the SDK documentation for more details.

Figure 6-1 shows the hierarchy of power-saving features. Low power consumption and cycling time for a power-saving mode have an inverse relationship. The power-saving mode with the lowest power consumption requires the longest time from initiation to power-saving mode, as well as wake-up time back to active mode. Table 6-1 summarizes the power-saving features.

Figure 6-1. Power Hierarchy

Table 6-2 lists the four defined power modes for the power-saving features in TI's Power Manager listed in Table 6-1. [Section 6.4](#page-260-0) discusses the power modes in detail.

Table 6-2. Power Modes in the TI Power Manager

6.2 System CPU Modes

The CPU modes, Run, Sleep, and Deep Sleep, are managed by the TI Power API and cannot be directly manipulated. Table 6-3 shows the CPU mode in each TI-defined power state.

Table 6-3. System CPU Modes

6.3 Supply System

The supply system of the device is complex and controlled by hardware.

6.3.1 Internal DC/DC Converter and Global LDO

Normally, the VDDS supply pins are powered from a 1.8V to 3.8V supply (for example, batteries), and the VDDR supply pins are powered by the internal DC/DC regulator.

Alternatively, the internal Global LDO (GLDO) can be used instead of the DC/DC regulator, but this increases the current consumption of the device. In this mode, disconnect the DCDC pin and remove the DC/DC regulator inductor. The GLDO is connected internally to VDDR. See the device-specific data sheet for the GLDO decoupling capacitor requirements. More information on the DC/DC capability can be found in [Chapter 14](#page-776-0).

6.4 Power States

The following power states and power state transitions are used in the CC23xx device.

6.4.1 Reset

The lowest power state of the device, reset is entered unconditionally when the reset pin is held low. In this state no oscillators are running, all voltage regulators are disabled and I/Os have both the input and output buffers disabled. There is no internal mechanism to allow software to enter reset, nor any software mechanism to allow exit from reset. Thermal shutdown functionality (where available), after having been explicitly triggered by software, holds the device in a reset state by pulling the RSTN pin low as long as the temperature is above a threshold. See the device-specific data sheet for thermal threshold values.

6.4.2 Shutdown

The lowest power state that can be deliberately entered by software. In this state no oscillators are running, all voltage regulators are disabled, but I/Os retain state. Level-based wake-up can be configured individually for each I/O pin. The device goes through a full boot when exiting shutdown, but I/Os remain latched and the software is able to discern that the reset cause is I/O wake-up from shutdown. Power-on-reset (POR) is active in shutdown but no other voltage supervision is enabled.

6.4.3 Active

Once the reset pin is deasserted and the minimum supply voltage is supplied, the device enters the active power state. HFOSC and the Global LDO are enabled. Once the digital supply is good, the cold boot sequence is performed, applying trims to analog circuitry (including oscillators and voltage regulators) and memories. The CPU boots into the user application at which point the application can configure and enable the DC/DC, low frequency crystal (LFXT) or low frequency oscillator (LFOSC) or high frequency reference clock (HFXT). For more information on the boot process see [Chapter 8.](#page-417-0)

In the active power state, both MCU and AON power domains are powered. Clock gating is used to minimize power consumption. Clock gating to peripherals/subsystems is controlled manually by the CPU.

6.4.4 Idle

Idle is where the CPU is in sleep but selected peripherals and subsystems (such as the radio) can be active. Infrastructure (Flash, ROM, SRAM, bus) clock gating is possible depending on state of the µDMA and debug subsystem.

In Idle mode, all modules are available and power consumption is highly application dependent.

6.4.5 Standby

Standby is the low power state of the device where LFCLK is running and RTC and Watchdog timer can be active. The MCU domain is powered off, but all logic in the AON power domain remains on and clocked by LFCLK. There are up to 6 wake-up sources for standby to active as described in [Section 4.3.4.3](#page-118-0). When in standby, the DC/DC or GLDO is duty-cycled to periodically recharge VDDR. On standby exit, SVT is powered up again. MCU modules with retention restore the state the modules had before standby entry. See [Figure 6-3](#page-262-0) to see which modules have retention. Modules without retention are reset and need to be reconfigured when exiting standby.

6.5 Digital Power Partitioning

The device has a single voltage domain, VDDD. Within VDDD there are two power domains. The alwayson AON domain and the switchable MCU domain. Throughout this documentation register mnemonics or descriptions can also reference the ULL domain, this is an alternative term for AON and is equivalent in all ways. Similarly the MCU domain can be described in register mnemonics or descriptions as SVT. See Figure 6-2 and [Figure 6-3](#page-262-0) for an overview of the voltage and power partitioning.

Figure 6-3. Power Partitioning

6.6 Clocks

CC23xx uses a single clock for all of the MCU domain (CLKSVT), and a single clock for the AON domain (CLKULL).

6.6.1 CLKSVT

CLKSVT is a free-running 48MHz clock. Individual peripherals can be clock-gated to reduce power consumption. Individual clock gating settings are configured in CLKCTL.

6.6.2 CLKULL

All AON modules receive a continuously running clock CLKULL, which runs at 24MHz when the CPU domain is powered (active and idle power states) and 32.768kHz when the CPU domain is not powered (standby power state).

6.7 Resets

Only a global asynchronous reset is available, no partial or subsystem reset is supported. Reset can be triggered by:

- Reset pin
- Power-on reset
- VDDS brown-out detector reset
- VDDR brown-out detector reset
- Watchdog reset
- CPU hardfault
- Software reset request

- Debug reset request
- LF clock loss
- Thermal shutdown release

The PMCTL.RSTSTA[2:0] RESETSRC and PMCTL.SYSSRC[7:4] SYSSRC bit fields are populated after reset and report which of the above caused the reset. The PMCTL.RSTSTA register is read by the ROM boot sequence and used to determine which wake-up action to take. The PMCTL.RSTSTA register can also be read by the user application to take appropriate action. The user application can also determine whether the system was woken from shutdown by reading the PMCTL.RSTSTA[17] SDDET bit. If the bit is set, the system has woken from shutdown.

The hierarchy of reset signals is as follows:

- RSTN_POR: Everything is reset, everything is disabled
- RSTN Asserted until all reset sources are released, and all regulated and unregulated voltage supplies are above the minimum required levels

POR is the only reset source that clears the IceMelter and AON/ULL 3P3V REGBANK.

Any reset higher in the hierarchy propagates to everything below. Resets are released at least one clock cycle before any clock starts running or synchronously to the clock edge if that is not possible.

The reset pin on the device serves double duty as an "enable device" signal for a transceiver or network processor (NWP).

6.7.1 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is used to regain control when the system has failed due to a software error or due to the failure of an external device to respond in the expected way specifically during standby. This WDT generates a reset when a time-out value is reached. Writing to CKMD.WDTCNT starts the counter, which starts counting down from the written value on every LFCLK. The WDT relies on a working LFCLK. The WDT will stop working if LFCLK is lost. In the case of a LFCLK loss, the device can be reset by the LF loss detection feature. See Section 6.7.2 for additional details.

If the CKMD.WDTCNT register is written with a new value while the WDT counter is counting, then the counter is loaded with the new value and continues counting. If CKMD.WDTTEST[0] STALLEN is set, the counter can stall when the microcontroller asserts the CPU Halt flag during debug.

To prevent the WDT configuration from being inadvertently altered by software, the write access to the watchdog registers is automatically locked by writing the CKMD.WDTLOCK register to any value. To unlock the WDT, write the CKMD.WDTLOCK register to the value 0x1ACCE551.

The WDT can be configured using the following sequence:

- Unlock the WDT module by writing 0x1ACCE551 to the CKMD.WDTLOCK register.
- Load the CKMD.WDTCNT register with the desired timer load value. The register will be locked upon write.

Note

When this counter is running, there is no way to stop this counter other than a device reset. This is to prevent accidentally disabling the WDT and leaving the device in an unresponsive state.

6.7.2 LF Loss Detection

When the LF clock loss feature is enabled by setting the PMCTL.RSTCTL[2] LFLOSS bit and CKMD.LFMONCTL[0] EN bit, a detected loss of the selected LF source (low frequency crystal (LFXT) or low frequency oscillator (LFOSC)) results in a system reset. After recovery, the PMCTL.RSTSTA[2:0] RESETSRC and PMCTL.RSTSTA[7:4] SYSSRC bit fields show clock loss as the source of reset.

6.8 AON (REG3V3) Register Bank

The device has an AON Register Bank that is directly supplied by VDDS and only reset on POR. The content of this register bank is retained in shutdown and across all resets, except POR. The register bank is accessed through the PMCTL.AONRSET1, PMCTL.AONRCLR1, and PMCTL.AONRSTA1 registers.

6.9 CKMD Registers

Table 6-4 lists the memory-mapped registers for the CKMD registers. All register offset addresses not listed in Table 6-4 should be considered as reserved locations and the register contents should not be modified.

Table 6-4. CKMD Registers (continued)

Complex bit access types are encoded to fit into small table cells. Table 6-5 shows the codes that are used for access types in this section.

Table 6-5. CKMD Access Type Codes

6.9.1 DESC Register (Offset = 0h) [Reset = 9B4B1000h]

DESC is shown in Table 6-6.

Return to the [Summary Table.](#page-265-0)

Description Register.

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 6-6. DESC Register Field Descriptions

6.9.2 IMASK Register (Offset = 44h) [Reset = 00000000h]

IMASK is shown in Table 6-7.

Return to the [Summary Table.](#page-265-0)

Interrupt mask.

This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

Table 6-7. IMASK Register Field Descriptions

Table 6-7. IMASK Register Field Descriptions (continued)

6.9.3 RIS Register (Offset = 48h) [Reset = 00000000h]

RIS is shown in Table 6-8.

Return to the [Summary Table.](#page-265-0)

Raw interrupt status.

This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Bit	Field	Type	Reset	Description
31-18	RESERVED	R	0h	Reserved
17	LFTICK	R	0h	32kHz TICK to RTC and WDT. Either derived from selected LFCLK or generated from CLKULL in absence of LFCLK.
16	LFGEARRSTRT	R	0h	LFINC filter gearing restart. Indicates that the LFINC filter restarted gearing. Subsequent LFINC estimates may have higher variation.
15	AMPSETTLED	R	0h	HFXT Amplitude compensation - settled Indicates that the amplitude compensation FSM has reached the SETTLED or TCXOMODE state, and the controls configured in HFXTTARG or HFXTDYN are reached.
14	AMPCTRLATTARG	R	0h	HFXT Amplitude compensation - controls at target Indicates that the control values configured in HFXTTARG or HFXTDYN are reached. Applies to Q1CAP, Q2CAP and IREF.
13	PRELFEDGE	R	0h	Pre-LF clock edge detect. Indicates that a positive edge occured on the selected pre-LF clock LFCLKSEL.PRE. Can be used by software to confirm that a LF clock source is running and within the expected frequency, before selecting it as the main LF clock source.
12	LFCLKLOSS	R	0h	LF clock is lost. Indicates that no LF clock edge occured for ~49us (~1.6 times nominal period). The system will automatically fall-back to generating LFTICK based on CLKULL, to avoid timing corruption. Note that this signal is NOT related to the analog LF clock-loss detector which can reset the device during STANDBY.
11	LFCLKOOR	R	0h	LF clock period out-of-range. Indicates that a LF clock period was measured to be out-of-range, according to LFQUALCTL.MAXERR.
10	LFCLKGOOD	R	0h	LF clock good. Indicates that the LF clock is good, according to the configuration in LFQUALCTL.
9	LFINCUPD	R	0h	LFINC updated. Indicates that a new LFINC measurement value is available in LFCLKSTAT.LFINC.
8	TDCDONE	R	0h	TDC done event. Indicates that the TDC measurement is done.
$\overline{7}$	ADCPEAKUPD	R	0h	HFXT-ADC PEAK measurement update event. Indicates that the HFXT-ADC PEAK measurement is done.
6	ADCBIASUPD	R	0h	HFXT-ADC BIAS measurement update event. Indicates that the HFXT-ADC BIAS measurement is done.
5	ADCCOMPUPD	R	0h	HFXT-ADC comparison update event. Indicates that the HFXT-ADC comparison is done.

Table 6-8. RIS Register Field Descriptions

6.9.4 MIS Register (Offset = 4Ch) [Reset = 00000000h]

MIS is shown in Table 6-9.

Return to the [Summary Table.](#page-265-0)

Masked interrupt status.

This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 6-9. MIS Register Field Descriptions

6.9.5 ISET Register (Offset = 50h) [Reset = 00000000h]

ISET is shown in Table 6-10.

Return to the [Summary Table.](#page-265-0)

Interrupt set register.

This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 6-10. ISET Register Field Descriptions

6.9.6 ICLR Register (Offset = 54h) [Reset = 00000000h]

ICLR is shown in Table 6-11.

Return to the [Summary Table.](#page-265-0)

Interrupt clear register.

This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Bit	Field	Type	Reset	Description
$31 - 18$	RESERVED	R	0h	Reserved
17	LFTICK	W	0h	32kHz TICK to RTC and WDT. Either derived from selected LFCLK or generated from CLKULL in absence of LFCLK.
16	LFGEARRSTRT	W	0h	LFINC filter gearing restart. Indicates that the LFINC filter restarted gearing. Subsequent LFINC estimates may have higher variation.
15	AMPSETTLED	W	0h	HFXT Amplitude compensation - settled Indicates that the amplitude compensation FSM has reached the SETTLED or TCXOMODE state, and the controls configured in HFXTTARG or HFXTDYN are reached.
14	AMPCTRLATTARG	W	0h	HFXT Amplitude compensation - controls at target Indicates that the control values configured in HFXTTARG or HFXTDYN are reached. Applies to Q1CAP, Q2CAP and IREF.
13	PRELFEDGE	W	0h	Pre-LF clock edge detect. Indicates that a positive edge occured on the selected pre-LF clock LFCLKSEL.PRE. Can be used by software to confirm that a LF clock source is running and within the expected frequency, before selecting it as the main LF clock source.
12	LFCLKLOSS	W	0h	LF clock is lost. Indicates that no LF clock edge occured for ~49us (~1.6 times nominal period). The system will automatically fall-back to generating LFTICK based on CLKULL, to avoid timing corruption. Note that this signal is NOT related to the analog LF clock-loss detector which can reset the device during STANDBY.
11	LFCLKOOR	W	0h	LF clock period out-of-range. Indicates that a LF clock period was measured to be out-of-range, according to LFQUALCTL.MAXERR.
10	LFCLKGOOD	W	0h	LF clock good. Indicates that the LF clock is good, according to the configuration in LFQUALCTL.
9	LFINCUPD	W	0h	LFINC updated. Indicates that a new LFINC measurement value is available in LFCLKSTAT.LFINC.
8	TDCDONE	W	0h	TDC done event. Indicates that the TDC measurement is done.
$\overline{7}$	ADCPEAKUPD	W	0h	HFXT-ADC PEAK measurement update event. Indicates that the HFXT-ADC PEAK measurement is done.
6	ADCBIASUPD	W	0h	HFXT-ADC BIAS measurement update event. Indicates that the HFXT-ADC BIAS measurement is done.
5	ADCCOMPUPD	W	0h	HFXT-ADC comparison update event. Indicates that the HFXT-ADC comparison is done.

Table 6-11. ICLR Register Field Descriptions

6.9.7 IMSET Register (Offset = 58h) [Reset = 00000000h]

IMSET is shown in Table 6-12.

Return to the [Summary Table.](#page-265-0)

Interrupt mask set register.

Writing a 1 to a bit in this register will set the corresponding IMASK bit.

Table 6-12. IMSET Register Field Descriptions

Table 6-12. IMSET Register Field Descriptions (continued)

6.9.8 IMCLR Register (Offset = 5Ch) [Reset = 00000000h]

IMCLR is shown in Table 6-13.

Return to the [Summary Table.](#page-265-0)

Interrupt mask clear register.

Writing a 1 to a bit in this register will clear the corresponding IMASK bit.

Table 6-13. IMCLR Register Field Descriptions

 $\overline{}$

6.9.9 HFOSCCTL Register (Offset = 80h) [Reset = 00000000h]

HFOSCCTL is shown in Table 6-14.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-14. HFOSCCTL Register Field Descriptions

6.9.10 HFXTCTL Register (Offset = 84h) [Reset = 00000000h]

HFXTCTL is shown in Table 6-15.

Return to the [Summary Table.](#page-265-0)

High frequency crystal control

Table 6-15. HFXTCTL Register Field Descriptions

6.9.11 LFOSCCTL Register (Offset = 8Ch) [Reset = 00000000h]

LFOSCCTL is shown in Table 6-16.

Return to the [Summary Table.](#page-265-0)

Low frequency oscillator control

Table 6-16. LFOSCCTL Register Field Descriptions

6.9.12 LFXTCTL Register (Offset = 90h) [Reset = 00000000h]

LFXTCTL is shown in Table 6-17.

Return to the [Summary Table.](#page-265-0)

Low frequency crystal control

Table 6-17. LFXTCTL Register Field Descriptions

6.9.13 LFQUALCTL Register (Offset = 94h) [Reset = 00002064h]

LFQUALCTL is shown in Table 6-18.

Return to the [Summary Table.](#page-265-0)

Low frequency clock qualification control

Table 6-18. LFQUALCTL Register Field Descriptions

6.9.14 LFINCCTL Register (Offset = 98h) [Reset = 9E848014h]

LFINCCTL is shown in Table 6-19.

Return to the [Summary Table.](#page-265-0)

Low frequency time increment control

Table 6-19. LFINCCTL Register Field Descriptions

6.9.15 LFINCOVR Register (Offset = 9Ch) [Reset = 00000000h]

LFINCOVR is shown in Table 6-20.

Return to the [Summary Table.](#page-265-0)

Low frequency time increment override control

Table 6-20. LFINCOVR Register Field Descriptions

6.9.16 AMPADCCTL Register (Offset = A0h) [Reset = 00000000h]

AMPADCCTL is shown in Table 6-21.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-21. AMPADCCTL Register Field Descriptions

6.9.17 HFTRACKCTL Register (Offset = A4h) [Reset = 00400000h]

HFTRACKCTL is shown in Table 6-22.

Return to the [Summary Table.](#page-265-0)

High frequency tracking loop control

Table 6-22. HFTRACKCTL Register Field Descriptions

6.9.18 LDOCTL Register (Offset = A8h) [Reset = 00000000h]

LDOCTL is shown in Table 6-23.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-23. LDOCTL Register Field Descriptions

6.9.19 NABIASCTL Register (Offset = ACh) [Reset = 00000000h]

NABIASCTL is shown in Table 6-24.

Return to the [Summary Table.](#page-265-0)

Nanoamp-bias control

Table 6-24. NABIASCTL Register Field Descriptions

6.9.20 LFMONCTL Register (Offset = B0h) [Reset = 00000000h]

LFMONCTL is shown in Table 6-25.

Return to the [Summary Table.](#page-265-0)

Low-frequency clock-monitor control

Table 6-25. LFMONCTL Register Field Descriptions

6.9.21 LFCLKSEL Register (Offset = C0h) [Reset = 00000000h]

LFCLKSEL is shown in Table 6-26.

Return to the [Summary Table.](#page-265-0)

Low frequency clock selection

Table 6-26. LFCLKSEL Register Field Descriptions

6.9.22 TDCCLKSEL Register (Offset = C4h) [Reset = 00000000h]

TDCCLKSEL is shown in Table 6-27.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-27. TDCCLKSEL Register Field Descriptions

6.9.23 ADCCLKSEL Register (Offset = C8h) [Reset = 00000000h]

ADCCLKSEL is shown in Table 6-28.

Return to the [Summary Table.](#page-265-0)

ADC clock selection

Table 6-28. ADCCLKSEL Register Field Descriptions

6.9.24 LFCLKSTAT Register (Offset = E0h) [Reset = 00000000h]

LFCLKSTAT is shown in Table 6-29.

Return to the [Summary Table.](#page-265-0)

Low-frequency clock status

Table 6-29. LFCLKSTAT Register Field Descriptions

6.9.25 HFXTSTAT Register (Offset = E4h) [Reset = 00000000h]

HFXTSTAT is shown in Table 6-30.

Return to the [Summary Table.](#page-265-0)

HFXT status information

Table 6-30. HFXTSTAT Register Field Descriptions

6.9.26 AMPADCSTAT Register (Offset = E8h) [Reset = 00000000h]

AMPADCSTAT is shown in Table 6-31.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-31. AMPADCSTAT Register Field Descriptions

6.9.27 TRACKSTAT Register (Offset = ECh) [Reset = 00000000h]

TRACKSTAT is shown in Table 6-32.

Return to the [Summary Table.](#page-265-0)

HFOSC tracking loop status information

Table 6-32. TRACKSTAT Register Field Descriptions

6.9.28 AMPSTAT Register (Offset = F0h) [Reset = 00000000h]

AMPSTAT is shown in Table 6-33.

Return to the [Summary Table.](#page-265-0)

HFXT Amplitude Compensation Status

Table 6-33. AMPSTAT Register Field Descriptions

6.9.29 ATBCTL0 Register (Offset = 100h) [Reset = 00000000h]

ATBCTL0 is shown in Table 6-34.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-34. ATBCTL0 Register Field Descriptions

6.9.30 ATBCTL1 Register (Offset = 104h) [Reset = 00000000h]

ATBCTL1 is shown in Table 6-35.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-35. ATBCTL1 Register Field Descriptions

6.9.31 DTBCTL Register (Offset = 108h) [Reset = 00000000h]

DTBCTL is shown in Table 6-36.

Return to the [Summary Table.](#page-265-0)

Digital test bus mux control

Table 6-36. DTBCTL Register Field Descriptions

6.9.32 TRIM0 Register (Offset = 110h) [Reset = 00000000h]

TRIM0 is shown in Table 6-37.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-37. TRIM0 Register Field Descriptions

6.9.33 TRIM1 Register (Offset = 114h) [Reset = 006F94D6h]

TRIM1 is shown in Table 6-38.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-38. TRIM1 Register Field Descriptions

6.9.34 HFXTINIT Register (Offset = 118h) [Reset = 147F8000h]

HFXTINIT is shown in Table 6-39.

Return to the [Summary Table.](#page-265-0)

Initial values for HFXT ramping

Table 6-39. HFXTINIT Register Field Descriptions

6.9.35 HFXTTARG Register (Offset = 11Ch) [Reset = 54464B6Dh]

HFXTTARG is shown in Table 6-40.

Return to the [Summary Table.](#page-265-0)

Target values for HFXT ramping

Table 6-40. HFXTTARG Register Field Descriptions

6.9.36 HFXTDYN Register (Offset = 120h) [Reset = 14464B6Dh]

HFXTDYN is shown in Table 6-41.

Return to the [Summary Table.](#page-265-0)

Alternative target values for HFXT configuration

Software can change these values to dynamically transition the HFXT configuration while HFXT is running. Set SEL to select the alternative set of target values.

Table 6-41. HFXTDYN Register Field Descriptions

6.9.37 AMPCFG0 Register (Offset = 124h) [Reset = 00348882h]

AMPCFG0 is shown in Table 6-42.

Return to the [Summary Table.](#page-265-0)

Amplitude Compensation Configuration 0

Table 6-42. AMPCFG0 Register Field Descriptions

6.9.38 AMPCFG1 Register (Offset = 128h) [Reset = 260FF0FFh]

AMPCFG1 is shown in Table 6-43.

Return to the [Summary Table.](#page-265-0)

Amplitude Compensation Configuration 1

Table 6-43. AMPCFG1 Register Field Descriptions

6.9.39 LOOPCFG Register (Offset = 12Ch) [Reset = 605E33B3h]

LOOPCFG is shown in Table 6-44.

Return to the [Summary Table.](#page-265-0)

Configuration Register for the Tracking Loop

Table 6-44. LOOPCFG Register Field Descriptions

6.9.40 TDCCTL Register (Offset = 200h) [Reset = 00000000h]

TDCCTL is shown in Table 6-45.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-45. TDCCTL Register Field Descriptions

6.9.41 TDCSTAT Register (Offset = 204h) [Reset = 00000006h]

TDCSTAT is shown in Table 6-46.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-46. TDCSTAT Register Field Descriptions

6.9.42 TDCRESULT Register (Offset = 208h) [Reset = 00000002h]

TDCRESULT is shown in Table 6-47.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-47. TDCRESULT Register Field Descriptions

6.9.43 TDCSATCFG Register (Offset = 20Ch) [Reset = 00000000h]

TDCSATCFG is shown in Table 6-48.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-48. TDCSATCFG Register Field Descriptions

6.9.44 TDCTRIGSRC Register (Offset = 210h) [Reset = 00000000h]

TDCTRIGSRC is shown in Table 6-49.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-49. TDCTRIGSRC Register Field Descriptions

6.9.45 TDCTRIGCNT Register (Offset = 214h) [Reset = 00000000h]

TDCTRIGCNT is shown in Table 6-50.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-50. TDCTRIGCNT Register Field Descriptions

6.9.46 TDCTRIGCNTLOAD Register (Offset = 218h) [Reset = 00000000h]

TDCTRIGCNTLOAD is shown in Table 6-51.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-51. TDCTRIGCNTLOAD Register Field Descriptions

6.9.47 TDCTRIGCNTCFG Register (Offset = 21Ch) [Reset = 00000000h]

TDCTRIGCNTCFG is shown in Table 6-52.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-52. TDCTRIGCNTCFG Register Field Descriptions

6.9.48 TDCPRECTL Register (Offset = 220h) [Reset = 00000000h]

TDCPRECTL is shown in Table 6-53.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-53. TDCPRECTL Register Field Descriptions

6.9.49 TDCPRECNTR Register (Offset = 224h) [Reset = 00000000h]

TDCPRECNTR is shown in Table 6-54.

Return to the [Summary Table.](#page-265-0)

Internal. Only to be used through TI provided API.

Table 6-54. TDCPRECNTR Register Field Descriptions

6.9.50 WDTCNT Register (Offset = 300h) [Reset = 00000000h]

WDTCNT is shown in Table 6-55.

Return to the [Summary Table.](#page-265-0)

WDT counter value register

Table 6-55. WDTCNT Register Field Descriptions

6.9.51 WDTTEST Register (Offset = 304h) [Reset = 00000000h]

WDTTEST is shown in Table 6-56.

Return to the [Summary Table.](#page-265-0)

WDT test mode register

Table 6-56. WDTTEST Register Field Descriptions

6.9.52 WDTLOCK Register (Offset = 308h) [Reset = 00000001h]

WDTLOCK is shown in Table 6-57.

Return to the [Summary Table.](#page-265-0)

WDT lock register

Table 6-57. WDTLOCK Register Field Descriptions

6.10 CLKCTL Registers

Table 6-58 lists the memory-mapped registers for the CLKCTL registers. All register offset addresses not listed in Table 6-58 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 6-59 shows the codes that are used for access types in this section.

Table 6-59. CLKCTL Access Type Codes

6.10.1 DESC Register (Offset = 0h) [Reset = 25480000h]

DESC is shown in Table 6-60.

Return to the [Summary Table.](#page-326-0)

Description Register.

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 6-60. DESC Register Field Descriptions

6.10.2 DESCEX0 Register (Offset = 4h) [Reset = 78034447h]

DESCEX0 is shown in Table 6-61.

Return to the [Summary Table.](#page-326-0)

Extended Description Register 0.

This register shows SVT IP availability, HW features and memory size configuration.

Table 6-61. DESCEX0 Register Field Descriptions

6.10.3 DESCEX1 Register (Offset = 8h) [Reset = F000FF00h]

DESCEX1 is shown in Table 6-62.

Return to the [Summary Table.](#page-326-0)

Extended Description Register 1.

This register shows SVT IP availability, HW features and memory size configuration.

Table 6-62. DESCEX1 Register Field Descriptions

6.10.4 CLKCFG0 Register (Offset = Ch) [Reset = 00000001h]

CLKCFG0 is shown in Table 6-63.

Return to the [Summary Table.](#page-326-0)

Clock Configuration Register 0.

This register shows the IP clock configuration for the system.

The configuration is updated through CLKENSET0 and CLKENCLR0.

Table 6-63. CLKCFG0 Register Field Descriptions

6.10.5 CLKCFG1 Register (Offset = 10h) [Reset = 00000000h]

CLKCFG1 is shown in Table 6-64.

Return to the [Summary Table.](#page-326-0)

Clock Configuration Register 1.

This register shows the IP clock configuration for the system.

The configuration is updated through CLKENSET1 and CLKENCLR1.

Table 6-64. CLKCFG1 Register Field Descriptions

6.10.6 CLKENSET0 Register (Offset = 14h) [Reset = 00000000h]

CLKENSET0 is shown in Table 6-65.

Return to the [Summary Table.](#page-326-0)

Clock Enable Set Register 0.

This register enables IP clocks in the system.

Used to set the corresponding fields in CLKCFG0 to 1.

Table 6-65. CLKENSET0 Register Field Descriptions

6.10.7 CLKENSET1 Register (Offset = 18h) [Reset = 00000000h]

CLKENSET1 is shown in Table 6-66.

Return to the [Summary Table.](#page-326-0)

Clock Enable Set Register 1.

This register enables IP clocks in the system.

Used to set the corresponding fields in CLKCFG1 to 1.

Table 6-66. CLKENSET1 Register Field Descriptions

6.10.8 CLKENCLR0 Register (Offset = 20h) [Reset = 00000000h]

CLKENCLR0 is shown in Table 6-67.

Return to the [Summary Table.](#page-326-0)

Clock Enable Clear Register 0. This register disables IP clocks in the system. Used to clear the corresponding fields in CLKCFG0 to 0.

Table 6-67. CLKENCLR0 Register Field Descriptions

6.10.9 CLKENCLR1 Register (Offset = 24h) [Reset = 00000000h]

CLKENCLR1 is shown in Table 6-68.

Return to the [Summary Table.](#page-326-0)

Clock Enable Clear Register 1.

This register disables IP clocks in the system.

Used to clear the corresponding fields in CLKCFG1 to 0.

Table 6-68. CLKENCLR1 Register Field Descriptions

6.10.10 STBYPTR Register (Offset = 3Ch) [Reset = 00000000h]

STBYPTR is shown in Table 6-69.

Return to the [Summary Table.](#page-326-0)

Internal. Only to be used through TI provided API.

Table 6-69. STBYPTR Register Field Descriptions

6.10.11 IDLECFG Register (Offset = 48h) [Reset = 00000000h]

IDLECFG is shown in Table 6-70.

Return to the [Summary Table.](#page-326-0)

IDLE Configuration Register.

This register contains flash LDO configuration for IDLE mode.

Table 6-70. IDLECFG Register Field Descriptions

6.11 PMCTL Registers

Table 6-71 lists the memory-mapped registers for the PMCTL registers. All register offset addresses not listed in Table 6-71 should be considered as reserved locations and the register contents should not be modified.

Table 6-71. PMCTL Registers

Complex bit access types are encoded to fit into small table cells. Table 6-72 shows the codes that are used for access types in this section.

Table 6-72. PMCTL Access Type Codes

6.11.1 DESC Register (Offset = 0h) [Reset = D7410010h]

DESC is shown in Table 6-73.

Return to the [Summary Table.](#page-338-0)

Description Register.

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 6-73. DESC Register Field Descriptions

6.11.2 DESCEX Register (Offset = 4h) [Reset = FC000000h]

DESCEX is shown in Table 6-74.

Return to the [Summary Table.](#page-338-0)

Extended Description Register.

This register shows ULL IP availability and memory size configuration.

Table 6-74. DESCEX Register Field Descriptions

6.11.3 SHTDWN Register (Offset = 8h) [Reset = 00000000h]

SHTDWN is shown in Table 6-75.

Return to the [Summary Table.](#page-338-0)

Shutdown Register.

This register controls SHUTDOWN mode entry.

Table 6-75. SHTDWN Register Field Descriptions

6.11.4 SLPCTL Register (Offset = Ch) [Reset = 00000000h]

SLPCTL is shown in Table 6-76.

Return to the [Summary Table.](#page-338-0)

Sleep Control Register.

This register controls I/O pad sleep mode. When I/O pad sleep mode is enabled all I/O pad outputs and I/O pad configurations are latched. Inputs are transparent if I/O pad is configured as input.

Table 6-76. SLPCTL Register Field Descriptions

6.11.5 WUSTA Register (Offset = 10h) [Reset = 00000001h]

WUSTA is shown in Table 6-77.

Return to the [Summary Table.](#page-338-0)

Wakeup Status Register

This register shows the device wakeup source. Used to distinguish between wakeup from STANDBY, SHUTDOWN and reset.

Table 6-77. WUSTA Register Field Descriptions

6.11.6 VDDRCTL Register (Offset = 14h) [Reset = 00000000h]

VDDRCTL is shown in Table 6-78.

Return to the [Summary Table.](#page-338-0)

VDDR Control Register.

This register contains VDDR regulator settings for the device.

Table 6-78. VDDRCTL Register Field Descriptions

6.11.7 SYSFSET Register (Offset = 20h) [Reset = 00000000h]

SYSFSET is shown in Table 6-79.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-79. SYSFSET Register Field Descriptions

6.11.8 SYSFCLR Register (Offset = 24h) [Reset = 00000000h]

SYSFCLR is shown in Table 6-80.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-80. SYSFCLR Register Field Descriptions

6.11.9 SYSFSTA Register (Offset = 28h) [Reset = 00000000h]

SYSFSTA is shown in Table 6-81.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-81. SYSFSTA Register Field Descriptions

6.11.10 RSTCTL Register (Offset = 2Ch) [Reset = 00000000h]

RSTCTL is shown in Table 6-82.

Return to the [Summary Table.](#page-338-0)

Reset Control Register.

This register configures and controls system reset.

Table 6-82. RSTCTL Register Field Descriptions

6.11.11 RSTSTA Register (Offset = 30h) [Reset = 00000000h]

RSTSTA is shown in Table 6-83.

Return to the [Summary Table.](#page-338-0)

Reset Status.

This register contains the reset source and SHUTDOWN wakeup source for the system.

Check WUSTA.SRC first to ensure that wakeup from STANDBY is not set.

The capture feature is not rearmed until all of the possible reset sources have been released and the result has been copied to this register.

During the copy and rearm process it is one 24MHz period in which an eventual new system reset will be reported as Power on reset regardless of the root cause.

Table 6-83. RSTSTA Register Field Descriptions

6.11.12 BOOTSTA Register (Offset = 34h) [Reset = 00000000h]

BOOTSTA is shown in Table 6-84.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-84. BOOTSTA Register Field Descriptions

6.11.13 AONRSTA1 Register (Offset = 3Ch) [Reset = 00000000h]

AONRSTA1 is shown in Table 6-85.

Return to the [Summary Table.](#page-338-0)

AON Register Status 1.

This register contains the general purpose AON flags for SW, and is updated through AONRSET1.FLAG and AONRCLR1.FLAG.

The register is only reset on a POR event.

Table 6-85. AONRSTA1 Register Field Descriptions

6.11.14 AONRSET1 Register (Offset = 40h) [Reset = 00000000h]

AONRSET1 is shown in Table 6-86.

Return to the [Summary Table.](#page-338-0)

AON Register Set 1.

This register sets the AON flags that can be read through AONRSTA1.FLAG.

Table 6-86. AONRSET1 Register Field Descriptions

6.11.15 AONRCLR1 Register (Offset = 44h) [Reset = 00000000h]

AONRCLR1 is shown in Table 6-87.

Return to the [Summary Table.](#page-338-0)

AON Register Clear 1.

This register clears the AON flags that can be read through AONRSTA1.FLAG.

Table 6-87. AONRCLR1 Register Field Descriptions

6.11.16 ETPP Register (Offset = 64h) [Reset = 00000000h]

ETPP is shown in Table 6-88.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-88. ETPP Register Field Descriptions

6.11.17 RETCFG0 Register (Offset = 7Ch) [Reset = 00000001h]

RETCFG0 is shown in Table 6-89.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-89. RETCFG0 Register Field Descriptions

6.11.18 RETCFG1 Register (Offset = 80h) [Reset = 00000000h]

RETCFG1 is shown in Table 6-90.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-90. RETCFG1 Register Field Descriptions

6.11.19 RETCFG2 Register (Offset = 84h) [Reset = 00000002h]

RETCFG2 is shown in Table 6-91.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-91. RETCFG2 Register Field Descriptions

6.11.20 RETCFG3 Register (Offset = 88h) [Reset = 00000000h]

RETCFG3 is shown in Table 6-92.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-92. RETCFG3 Register Field Descriptions

6.11.21 RETCFG4 Register (Offset = 8Ch) [Reset = 00000000h]

RETCFG4 is shown in Table 6-93.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-93. RETCFG4 Register Field Descriptions

6.11.22 RETCFG5 Register (Offset = 90h) [Reset = 00000000h]

RETCFG5 is shown in Table 6-94.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-94. RETCFG5 Register Field Descriptions

6.11.23 RETCFG6 Register (Offset = 94h) [Reset = 00000000h]

RETCFG6 is shown in Table 6-95.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-95. RETCFG6 Register Field Descriptions

6.11.24 RETCFG7 Register (Offset = 98h) [Reset = 00000000h]

RETCFG7 is shown in Table 6-96.

Return to the [Summary Table.](#page-338-0)

Internal. Only to be used through TI provided API.

Table 6-96. RETCFG7 Register Field Descriptions

Chapter 7 Internal Memory

TEXAS INSTRUMENTS

This chapter presents the versatile instruction memory system (VIMS) and related memories including flash, SRAM, and bootloader ROM.

7.1 SRAM

The CC23xx provides ultra low leakage system RAM consisting of single-cycle on-chip SRAM. The SRAM supports 48MHz (CLKSVT) single cycle read/write access and power optimization by automatic clock gating when idle.

Figure 7-1. SRAM Block Diagram

The entire SRAM is retained in all power modes, except shutdown. There is no configuration option to retain/ not-retain certain subsections of the SRAM.

The internal system SRAM is located at address 0x20000000.

7.2 VIMS

7.2.1 Introduction

The main instruction memories are encapsulated in a versatile instruction memory system (VIMS) module, which includes the following memories:

- FLASH/NVM (non-volatile memory)
- Boot ROM

VIMS services the instruction and data fetch requests by the Code Bus and System Bus ports. There is a cache present in VIMS between the Code Bus and FLASH.

7.2.2 Block Diagram

Figure 7-2. VIMS Block Diagram

7.2.3 Cache

The cache is implemented between the Code Bus and the flash. The cache also supports instruction prefetch and branch prediction. The cache control register, VIMS.CCHCTRL, can enable or disable each of these modes. The modes are discussed in the following sections.

7.2.3.1 Basic Cache Mechanism

This is the cache logic with micro-prediction and prefetch disabled. When VIMS receives a 32-bit instruction or data fetch request from CPUSS, VIMS fetches data corresponding to the current address and also the next address, a total of 64 bits of data. This happens whether the cache mechanism is enabled or disabled. When the cache is enabled, the entire 64 bits of data fetched are stored in the line buffer. When the cache is enabled, if the next instruction matches with any one of the instructions stored in the line buffer, the instruction can be served from the cache block itself.

7.2.3.2 Cache Prefetch Mechanism

This is the cache logic with prefetch enabled and micro-prediction disabled.

The prefetch mechanism works by fetching the next 64 bits of data from flash and is activated in two cases. The first case is when there is an idle cycle at CPUSS, there is no pending or new request from CPUSS. The second case is when there is a cache hit.

The prefetch mechanism only works for instruction fetch requests, not data fetch requests. The prefetch mechanism doesn't work if the cache mechanism has marked the present address as a branch address. Note that the cache block can mark only one address as branch address.

7.2.3.3 Cache Micro-Prediction Mechanism

This is the cache logic with prefetch and micro-prediction enabled.

When only prefetch is enabled, a branch address is marked when the address is detected. The next time the same branch address is encountered, prefetch is disabled. If both micro-predictor and prefetch are enabled, the branch address is still marked as before but the destination address is also saved. In this case, the next time the same branch address is encountered, the branch address' corresponding destination address is fetched by the prefetch mechanism.

Note

If either cache or prefetch is disabled, micro-prediction is automatically disabled.

7.2.4 Flash

The flash memory consists of a large MAIN region and several smaller regions, including Factory Configuration (FCFG), Customer Configuration (CCFG), TRIM, and ENGR. The FCFG and CCFG regions can also be referred to as NONMAIN regions. See the device-specific data sheet for flash size information.

Each region of the flash memory is organized as a set of 2KB sectors that can be individually erased. Programming the flash by changing bits from 1 to 0 can be done in increments of one 128-bit word.

Erasing a sector causes the entire contents of the sector to be reset to all 1s. The 2KB sectors are paired with sets of other 2KB sectors that can be individually protected by being marked as read-only. Read-only sectors cannot be erased or programmed, which protects the contents of those blocks from being modified. For information on marking blocks as read-only see Section 7.2.4.1

The TRIM and ENGR regions of the flash are locked and inaccessible to the application for program and erase.

7.2.4.1 Flash Read-Only Protection

Flash read-only protection is controlled with the VIMS.WEPRA and VIMS.WEPRB registers. Flash sector size is 2KB so for 512KB of flash there are 256 sectors. Read-only protection has different granularity depending on the sectors being protected.

Each bit in VIMS.WEPRA is responsible for one sector as shown in Table 7-1.

Table 7-1. VIMS.WEPRA Bit to Sector Mapping

Each bit in VIMS.WEPRB is responsible for 8 sectors as shown in Table 7-2.

7.2.4.2 Flash Memory Programming

Memory programming is done using TI-provided API. When calling the API functions, disable all interrupts that trigger access to the flash memory bank being written/erased.

Do not read the flash memory bank being written/erased during a flash memory write or erase operation. If instruction execution is required during a flash memory operation, the executing code must be placed in SRAM (and executed from SRAM) while the flash write/erase operation is in progress.

7.2.5 ROM

Below is an overview of the main ROM functionality. For more details on ROM functions available, see the DriverLib documentation in the CC23xx SDK. For ROM size information, see the device-specific data sheet.

- Life cycle transition support used in TI production
- Device trimming and configuration during boot based on flash configuration contents
- Serial bootloader accessible on UART/SPI
- API functions for flash erase and program operations

The ROM supports a serial bootloader with a SPI or UART interface. For applications that require in-production or in-field programmability, the royalty-free bootloader acts as an application loader and supports firmware updates over a serial bootloader interface. The bootloader either executes automatically if no valid image has

been written to the flash, or the bootloader can be started through a configurable GPIO. The bootloader cannot be called from application code. For more information on the bootloader, see [Chapter 8](#page-417-0).

7.3 VIMS Registers

Table 7-3 lists the memory-mapped registers for the VIMS registers. All register offset addresses not listed in Table 7-3 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 7-4 shows the codes that are used for access types in this section.

Table 7-4. VIMS Access Type Codes

7.3.1 DESC Register (Offset = 0h) [Reset = D1400010h]

DESC is shown in Table 7-5.

Return to the [Summary Table.](#page-368-0)

Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.

7.3.2 DESCEX Register (Offset = 4h) [Reset = 08FFB000h]

DESCEX is shown in Table 7-6.

Return to the [Summary Table.](#page-368-0)

Extended Description Register. This register provides configuration details of the IP to software drivers and end users.

Table 7-6. DESCEX Register Field Descriptions

7.3.3 FLWS1T Register (Offset = 8h) [Reset = 00000007h]

FLWS1T is shown in Table 7-7.

Return to the [Summary Table.](#page-368-0)

Internal. Only to be used through TI provided API.

Table 7-7. FLWS1T Register Field Descriptions

7.3.4 FLWS2T Register (Offset = Ch) [Reset = 00000007h]

FLWS2T is shown in Table 7-8.

Return to the [Summary Table.](#page-368-0)

Internal. Only to be used through TI provided API.

Table 7-8. FLWS2T Register Field Descriptions

7.3.5 PTRMC0 Register (Offset = 18h) [Reset = 131A0000h]

PTRMC0 is shown in Table 7-9.

Return to the [Summary Table.](#page-368-0)

Internal. Only to be used through TI provided API.

Table 7-9. PTRMC0 Register Field Descriptions

7.3.6 B0TRMC1 Register (Offset = 1Ch) [Reset = 00000000h]

B0TRMC1 is shown in Table 7-10.

Return to the [Summary Table.](#page-368-0)

Internal. Only to be used through TI provided API.

Table 7-10. B0TRMC1 Register Field Descriptions

7.3.7 B0TRMC0 Register (Offset = 20h) [Reset = 00000000h]

B0TRMC0 is shown in Table 7-11.

Return to the [Summary Table.](#page-368-0)

Internal. Only to be used through TI provided API.

Table 7-11. B0TRMC0 Register Field Descriptions

7.3.8 FLBLCK Register (Offset = 100h) [Reset = 00000000h]

FLBLCK is shown in Table 7-12.

Return to the [Summary Table.](#page-368-0)

Internal. Only to be used through TI provided API.

Table 7-12. FLBLCK Register Field Descriptions

7.3.9 CFG Register (Offset = 3FCh) [Reset = 00000001h]

CFG is shown in Table 7-13.

Return to the [Summary Table.](#page-368-0)

Internal. Only to be used through TI provided API.

Table 7-13. CFG Register Field Descriptions

7.3.10 WEPRA Register (Offset = 410h) [Reset = FFFFFFFFh]

WEPRA is shown in Table 7-14.

Return to the [Summary Table.](#page-368-0)

Flash main region write/erase protection for first 32 sectors. Nth bit corresponds to the Nth sector. This register is sticky when written with value 0.

Table 7-14. WEPRA Register Field Descriptions

7.3.11 WEPRB Register (Offset = 414h) [Reset = 0FFFFFFFh]

WEPRB is shown in Table 7-15.

Return to the [Summary Table.](#page-368-0)

Flash main region write/erase protection for remaining sectors. Each bit corresponds to 8 sectors. Bit 0 corresponds to sector 32-39, bit 1 corresponds to sector 40-47 and so on. This register is sticky when written with value 0.

Table 7-15. WEPRB Register Field Descriptions

7.3.12 WEPRAUX Register (Offset = 41Ch) [Reset = 00000007h]

WEPRAUX is shown in Table 7-16.

Return to the [Summary Table.](#page-368-0)

Flash Write/Erase protection for Non-Main, TRIM and ENGR Regions. This register is sticky when written with value 0.

Table 7-16. WEPRAUX Register Field Descriptions

7.3.13 FLBSTAT Register (Offset = 420h) [Reset = 00000000h]

FLBSTAT is shown in Table 7-17.

Return to the [Summary Table.](#page-368-0)

This register is used to indicate status of flash. This register is not retained.

Table 7-17. FLBSTAT Register Field Descriptions

7.3.14 CCHCTRL Register (Offset = 424h) [Reset = 00000007h]

CCHCTRL is shown in Table 7-18.

Return to the [Summary Table.](#page-368-0)

This register is used for enabling cache, prefetch and micropredictor units.

Table 7-18. CCHCTRL Register Field Descriptions

7.4 FLASH Registers

Table 7-19 lists the memory-mapped registers for the FLASH registers. All register offset addresses not listed in Table 7-19 should be considered as reserved locations and the register contents should not be modified.

Table 7-19. FLASH Registers

Complex bit access types are encoded to fit into small table cells. Table 7-20 shows the codes that are used for access types in this section.

Table 7-20. FLASH Access Type Codes

Table 7-20. FLASH Access Type Codes (continued)

7.4.1 IMASK Register (Offset = 28h) [Reset = 00000000h]

IMASK is shown in Table 7-21.

Return to the [Summary Table.](#page-383-0)

Interrupt Mask Register:

The IMASK register holds the current interrupt mask settings. Masked interrupts are read in the MIS register. PSD compliant register.

Table 7-21. IMASK Register Field Descriptions

7.4.2 RIS Register (Offset = 30h) [Reset = 00000000h]

RIS is shown in Table 7-22.

Return to the [Summary Table.](#page-383-0)

Raw Interrupt Status Register:

The RIS register reflects all pending interrupts, regardless of masking. The RIS register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing a 1 to the ICLR register bit even if the corresponding IMASK bit is not enabled. A flag can be set by software by writing a 1 to the ISET register. Reading the IIDX register will also clear the corresponding bit in RIS. PSD compliant register.

Table 7-22. RIS Register Field Descriptions

7.4.3 MIS Register (Offset = 38h) [Reset = 00000000h]

MIS is shown in Table 7-23.

Return to the [Summary Table.](#page-383-0)

Masked Interrupt Status Register:

The MIS register is a bit-wise AND of the contents of the IMASK and RIS registers. This is kept mainly for ARM compatibility, and has limited use since the highest priority interrupt index is returned through the IIDX register. PSD

compliant register.

Table 7-23. MIS Register Field Descriptions

7.4.4 ISET Register (Offset = 40h) [Reset = 00000000h]

ISET is shown in Table 7-24.

Return to the [Summary Table.](#page-383-0)

Interrupt Set Register:

The ISET register allows software to write a 1 to set corresponding interrupt. Safety:

This meets a safety requirement to allow software diagnostics to trigger interrupts.

PSD compliant register.

Table 7-24. ISET Register Field Descriptions

7.4.5 ICLR Register (Offset = 48h) [Reset = 00000000h]

ICLR is shown in Table 7-25.

Return to the [Summary Table.](#page-383-0)

Interrupt Clear Register. The ICLR register allows allows software to write a 1 to clear corresponding interrupt. PSD compliant register.

Table 7-25. ICLR Register Field Descriptions

7.4.6 DESC Register (Offset = FCh) [Reset = 0B401010h]

DESC is shown in Table 7-26.

Return to the [Summary Table.](#page-383-0)

Hardware Version Description Register:

This register identifies the flash wrapper hardware version and feature set used.

Table 7-26. DESC Register Field Descriptions

7.4.7 CMDEXEC Register (Offset = 100h) [Reset = 00000000h]

CMDEXEC is shown in Table 7-27.

Return to the [Summary Table.](#page-383-0)

Command Execute Register:

Initiates execution of the command specified in the CMDTYPE register. This register is blocked for writes after being written to 1 and prior to STATCMD.DONE being set by the flash wrapper hardware. flash wrapper hardware clears this register after the processing of the command has completed.

Table 7-27. CMDEXEC Register Field Descriptions

7.4.8 CMDTYPE Register (Offset = 104h) [Reset = 00000000h]

CMDTYPE is shown in Table 7-28.

Return to the [Summary Table.](#page-383-0)

Command Type Register

This register specifies the type of command to be executed by the flash wrapper hardware.

This register is blocked for writes after CMDEXEC is written to a 1 and prior to STATCMD.DONE being set by the hardware to indicate that command execution has completed.

Table 7-28. CMDTYPE Register Field Descriptions

7.4.9 CMDCTL Register (Offset = 108h) [Reset = 00000000h]

CMDCTL is shown in Table 7-29.

Return to the [Summary Table.](#page-383-0)

Command Control Register

This register configures specific capabilities of the state machine for related to the execution of a command. This register is blocked for writes after CMDEXEC is written to a 1 and

prior to STATCMD.DONE being set by the hardware to indicate that

command execution has completed.

Table 7-29. CMDCTL Register Field Descriptions

7.4.10 CMDADDR Register (Offset = 120h) [Reset = 00000000h]

CMDADDR is shown in Table 7-30.

Return to the [Summary Table.](#page-383-0)

Command Address Register:

This register forms the target address of a command. The use cases are as follows:

1) For single-word program, this address indicates the flash bank word to be programmed.

2) For multi-word program, this address indicates the first flash bank address for the program. The address will be incremented for further words.

3) For sector erase, this address indicates the sector to be erased.

4) For bank erase, the address indicates the bank to be erased.

Note the address written to this register will be submitted for translation to the flash wrapper address translation interface, and the translated address will be used to access the bank. However, if the

CMDCTL.ADDRXLATEOVR bit is set, then the address written to this register will be used directly as the bank address.

This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to STATCMD.DONE being set by the flash wrapper hardware.

Table 7-30. CMDADDR Register Field Descriptions

7.4.11 CMDBYTEN Register (Offset = 124h) [Reset = 00000000h]

CMDBYTEN is shown in Table 7-31.

Return to the [Summary Table.](#page-383-0)

Command Program Byte Enable Register:

This register forms a per-byte enable for programming data. For data bytes to be programmed, a 1 must be written to the corresponding bit in this register. Normally, all bits are written to 1, allowing program of full flash words. However, leaving some bits 0 allows programming of 8-bit, 16-bit, 32-bit or 64-bit portions of a flash word.

During verify, data bytes read from the flash will not be checked if the corresponding CMDBYTEN bit is 0.

ECC data bytes are protected by the 1-2 MSB bits in this register, depending on the presence of ECC and the flash word data width.

This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to STATCMD.DONE being set by the flash wrapper hardware.

This register is written to all 0 after the completion of all flash wrapper commands.

Table 7-31. CMDBYTEN Register Field Descriptions

7.4.12 CMDDATA0 Register (Offset = 130h) [Reset = FFFFFFFFh]

CMDDATA0 is shown in Table 7-32.

Return to the [Summary Table.](#page-383-0)

Command Data Register 0

This register forms the data for a command. For DATAWIDTH == 128: This register represents bits 31:0 of flash word data register 0. For DATAWIDTH == 64: This register represents bits 31:0 of flash word data register 0. This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to STATCMD.DONE being set by the flash wrapper hardware.

This register is used to aggregate masking for bits that do not

require additional program pulses during program operations, and will be

written to all 1 after the completion of all flash wrapper commands.

Use cases for the CMDDATA* registers are as follows:

1) Program - These registers contain the data to be programmed.

2) Erase - These registers are not used.

Table 7-32. CMDDATA0 Register Field Descriptions

7.4.13 CMDDATA1 Register (Offset = 134h) [Reset = FFFFFFFFh]

CMDDATA1 is shown in Table 7-33.

Return to the [Summary Table.](#page-383-0)

Command Data Register 1

This register forms the data for a command. For DATAWIDTH == 128: This register represents bits 63:32 of flash word data register 0. For DATAWIDTH == 64: This register represents bits 63:32 of flash word data register 0. This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to CMDSTAT.DONE being set by the flash wrapper hardware.

This register is used to aggregate masking for bits that do not

require additional program pulses during program operations, and will be

written to all 1 after the completion of all flash wrapper commands.

Use cases for the CMDDATA* registers are as follows:

1) Program - These registers contain the data to be programmed.

2) Erase - These registers are not used.

Table 7-33. CMDDATA1 Register Field Descriptions

7.4.14 CMDDATA2 Register (Offset = 138h) [Reset = FFFFFFFFh]

CMDDATA2 is shown in Table 7-34.

Return to the [Summary Table.](#page-383-0)

Command Data Register 2

This register forms the data for a command. For DATAWIDTH == 128: This register represents bits 95:64 of flash word data register 0. For DATAWIDTH == 64: This register represents bits 31:0 of flash word data register 1. This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to STATCMD.DONE being set by the flash wrapper hardware.

This register is used to aggregate masking for bits that do not

require additional program pulses during program operations, and will be

written to all 1 after the completion of all flash wrapper commands.

Use cases for the CMDDATA* registers are as follows:

1) Program - These registers contain the data to be programmed.

2) Erase - These registers are not used.

Table 7-34. CMDDATA2 Register Field Descriptions

7.4.15 CMDDATA3 Register (Offset = 13Ch) [Reset = FFFFFFFFh]

CMDDATA3 is shown in Table 7-35.

Return to the [Summary Table.](#page-383-0)

Command Data Register 3

This register forms the data for a command. For DATAWIDTH == 128: This register represents bits 127:96 of flash word data register 0. For DATAWIDTH == 64: This register represents bits 63:32 of flash word data register 1. This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to STATCMD.DONE being set by the flash wrapper hardware.

This register is used to aggregate masking for bits that do not

require additional program pulses during program operations, and will be

written to all 1 after the completion of all flash wrapper commands.

Use cases for the CMDDATA* registers are as follows:

1) Program - These registers contain the data to be programmed.

2) Erase - These registers are not used.

Table 7-35. CMDDATA3 Register Field Descriptions

7.4.16 CMDWEPROTA Register (Offset = 1D0h) [Reset = FFFFFFFFh]

CMDWEPROTA is shown in Table 7-36.

Return to the [Summary Table.](#page-383-0)

Command WriteErase Protect A Register

This register allows the first 32 sectors of the main region to be protected from program or erase, with 1 bit protecting each sector. If the main region size is smaller than 32 sectors, then this register provides protection for the whole region. This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to STATCMD.DONE being set by the flash wrapper

hardware.

In addition, this register is used to aggregate masking for sectors that do not require additional erase pulses during bank erase operations, and will be

written to all 1 after the completion of all flash wrapper commands.

Table 7-36. CMDWEPROTA Register Field Descriptions

7.4.17 CMDWEPROTB Register (Offset = 1D4h) [Reset = 0FFFFFFFh]

CMDWEPROTB is shown in Table 7-37.

Return to the [Summary Table.](#page-383-0)

Command WriteErase Protect B Register

This register allows main region sectors to be protected from program and erase. Each bit corresponds to a group of 8 sectors.

There are 3 cases for how these protect bits are applied:

1. Single-bank system:

In the case where only a single flash bank is present,

the first 32 sectors are protected via the CMDWEPROTA register. Thus, the

protection give by the bits in CMDWEPROTB begin with sector 32.

2. Multi-bank system, Bank 0:

When multiple flash banks are present, the first

32 sectors of bank 0 are protected via the CMDWEPROTA register. Thus, only

bits 4 and above of CMDWEPROTB would be applicable to bank 0. The protection of

bit 4 and above would begin at sector 32. Bits 3:0

of WEPROTB are ignored for bank 0.

3. Multi-bank system, Banks 1-N:

For banks other than bank 0 in a multi-bank system, CMDWEPROTA has no effect, so the bits in CMDWEPROTB will protect these banks starting from sector 0.

This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to STATCMD.DONE being set by the flash wrapper hardware.

In addition, this register is used to aggregate masking for sectors that do not require additional erase pulses during bank erase operations, and will be written to all 1 after the completion of all flash wrapper commands.

Bit Field Type Reset Description 31-28 RESERVED R 0h Reserved 27-0 VAL R/W **OFFFFFFFH** Each bit protects a group of 8 sectors. When a bit is 1, the associated 8 sectors in the flash will be protected from program and erase. A maximum of 256 sectors can be protected with this register. 0h = Minimum value of VAL FFFFFFFFh = Maximum value of VAL

Table 7-37. CMDWEPROTB Register Field Descriptions

7.4.18 CMDWEPROTNM Register (Offset = 210h) [Reset = 00000001h]

CMDWEPROTNM is shown in Table 7-38.

Return to the [Summary Table.](#page-383-0)

Command WriteErase Protect Non-Main

Register

This register allows non-main region region sectors to be protected

from program and erase. Each bit corresponds to 1 sector.

This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to STATCMD.DONE being set by the flash wrapper

hardware.

In addition, this register is used to aggregate masking for sectors that do not require additional erase pulses during bank erase operations, and will be written to all 1 after the completion of all flash wrapper commands.

Table 7-38. CMDWEPROTNM Register Field Descriptions

7.4.19 CMDWEPROTTR Register (Offset = 214h) [Reset = 00000001h]

CMDWEPROTTR is shown in Table 7-39.

Return to the [Summary Table.](#page-383-0)

Command WriteErase Protect Trim

Register

This register allows trim region sectors to be protected

from program and erase. Each bit corresponds to 1 sector.

This register is blocked for writes after a 1 is written to the CMDEXEC

register and prior to STATCMD.DONE being set by the flash wrapper

hardware.

In addition, this register is used to aggregate masking for sectors that do not require additional erase pulses during bank erase operations, and will be written to all 1 after the completion of all flash wrapper commands.

Table 7-39. CMDWEPROTTR Register Field Descriptions

7.4.20 CMDWEPROTEN Register (Offset = 218h) [Reset = 00000001h]

CMDWEPROTEN is shown in Table 7-40.

Return to the [Summary Table.](#page-383-0)

Command WriteErase Protect Engr

Register

This register allows engr region sectors to be protected

from program and erase. Each bit corresponds to 1 sector.

This register is blocked for writes after a 1 is written to the CMDEXEC

register and prior to STATCMD.DONE being set by the flash wrapper

hardware.

In addition, this register is used to aggregate masking for sectors that do not require additional erase pulses during bank erase operations, and will be written to all 1 after the completion of all flash wrapper commands.

Table 7-40. CMDWEPROTEN Register Field Descriptions

7.4.21 CFGCMD Register (Offset = 3B0h) [Reset = 00000002h]

CFGCMD is shown in Table 7-41.

Return to the [Summary Table.](#page-383-0)

Command Configuration Register

This register configures specific capabilities of the state machine for related to the execution of a command. This register is blocked for writes after CMDEXEC is written to a 1 and

prior to STATCMD.DONE being set by the hardware to indicate that

command execution has completed.

Table 7-41. CFGCMD Register Field Descriptions

7.4.22 CFGPCNT Register (Offset = 3B4h) [Reset = 00000000h]

CFGPCNT is shown in Table 7-42.

Return to the [Summary Table.](#page-383-0)

Pulse Counter Configuration Register

This register allows further configuration of maximum pulse counts for program and erase operations.

This register is blocked for writes after a 1 is written to the CMDEXEC register and prior to STATCMD.DONE being set by the flash wrapper hardware.

Table 7-42. CFGPCNT Register Field Descriptions

7.4.23 STATCMD Register (Offset = 3D0h) [Reset = 00000000h]

STATCMD is shown in Table 7-43.

Return to the [Summary Table.](#page-383-0)

Command Status Register

This register contains status regarding completion and errors of command execution.

7.4.24 STATADDR Register (Offset = 3D4h) [Reset = 00210000h]

STATADDR is shown in Table 7-44.

Return to the [Summary Table.](#page-383-0)

Current Address Counter Value

Read only register giving read access to the state machine current address. A bank id, region id and address are stored in this register and are incremented as necessary during execution of a command.

Table 7-44. STATADDR Register Field Descriptions

7.4.25 STATPCNT Register (Offset = 3D8h) [Reset = 00000000h]

STATPCNT is shown in Table 7-45.

Return to the [Summary Table.](#page-383-0)

Current Pulse Count Register:

Read only register giving read access to the state machine current pulse count value for program/erase operations.

Table 7-45. STATPCNT Register Field Descriptions

7.4.26 STATMODE Register (Offset = 3DCh) [Reset = 00000000h]

STATMODE is shown in Table 7-46.

Return to the [Summary Table.](#page-383-0)

Mode Status Register

Indicates one or more banks which not in READ mode, and it indicates the mode which the bank(s) are in.

Table 7-46. STATMODE Register Field Descriptions

7.4.27 GBLINFO0 Register (Offset = 3F0h) [Reset = 00010800h]

GBLINFO0 is shown in Table 7-47.

Return to the [Summary Table.](#page-383-0)

Global Info 0 Register

Read only register detailing information about sector size and number of banks present.

Table 7-47. GBLINFO0 Register Field Descriptions

7.4.28 GBLINFO1 Register (Offset = 3F4h) [Reset = 00040080h]

GBLINFO1 is shown in Table 7-48.

Return to the [Summary Table.](#page-383-0)

Global Info 1 Register

Read only register detailing information about data, ecc and redundant data widths in bits.

7.4.29 GBLINFO2 Register (Offset = 3F8h) [Reset = 00000001h]

GBLINFO2 is shown in Table 7-49.

Return to the [Summary Table.](#page-383-0)

Global Info 2 Register

Read only register detailing information about the number of data registers present.

Table 7-49. GBLINFO2 Register Field Descriptions

7.4.30 BANK0INFO0 Register (Offset = 400h) [Reset = 00000100h]

BANK0INFO0 is shown in Table 7-50.

Return to the [Summary Table.](#page-383-0)

Bank Info 0 Register for bank 0.

Read only register detailing information about Main region size in the bank.

Table 7-50. BANK0INFO0 Register Field Descriptions

7.4.31 BANK0INFO1 Register (Offset = 404h) [Reset = 00010101h]

BANK0INFO1 is shown in Table 7-51.

Return to the [Summary Table.](#page-383-0)

Bank Info1 Register for bank 0. Read only register detailing information about Non-Main, Trim, and Engr region sizes in the bank.

Table 7-51. BANK0INFO1 Register Field Descriptions

Chapter 8 Device Boot and Bootloader

TEXAS INSTRUMENTS

This section describes the device boot flow coming out of reset state and device bootloader options supported in system ROM.

8.1 Device Boot and Programming

Device boot is the process that happens after a device reset and before the first instruction of a user application is executed. This process runs out of code in ROM memory and performs the following tasks:

- Required hardware trim values are copied to hardware registers
- SRAM repair information is applied
- Various permissions and restrictions are applied as defined by FCFG (factory configuration) and CCFG (customer configuration)
- SACI, a device management command interface that uses the Serial wire debug (SWD) secure access point (SECAP) mailbox for communication can be entered. It can be used for:
	- Obtaining device information
	- Device lifecycle management
	- Flash programming / validation
	- Debug authentication
	- Entry into various test modes
- A bootloader can be invoked before application entry, either by:
	- A user-defined bootloader, typically implementing a custom method of performing firmware updates
	- A TI-provided simple serial bootloader in ROM intended to allow programming of blank devices through SPI or UART

Note

The serial ROM bootloader can be used for updating on-chip flash with the SPI or UART interface after production. However, the ROM serial bootloader doesn't support security functions and a separate secure boot or secure FW update software should be used for validating the new FW images updated by the ROM serial bootloader.

There are multiple ways to reset the device and the PMCTL.RSTSTA register reports which type of reset has occurred to boot code (and later to bootloader and application) see Table 8-1.

Table 8-1. Reset Causes

Table 8-1. Reset Causes (continued)

(1) SRAM is not normally erased during boot. The contents of SRAM can remain across boots except for the range 0x20000000-0x20000447, which is modified during normal boot. If SACI is entered during boot the entire SRAM is cleared.

8.1.1 Boot Flow

Figure 8-1. Boot Flow

8.1.2 Boot Timing

After reset is released, a normal boot (without SACI invocation and using ROM serial bootloader) typically takes 260 µs. Refer to the data sheet for worst-case boot times across conditions.

8.1.3 Boot Status

An 8-bit value BOOTSTA is updated in the PMCTL.BOOTSTA register during boot to inform about which stage of boot is ongoing or to report errors. A bootloader can use the same mechanism and the mechanism is even

available for user application. BOOTSTA can be read from PMCTL.BOOTSTA using CPU or an external debug probe can read BOOTSTA through SWD:CFGAP.DEVICESTATUS.BOOTSTA.

The BOOTSTA[7:6] bits are sticky, meaning the bits cannot be cleared once set:

The BOOTSTA values used by boot flow and the ROM serial bootloader are given in Table 8-2.

Table 8-2. BOOTSTA Values

Table 8-2. BOOTSTA Values (continued)

8.1.4 Boot Protection/Locking Mechanisms

At various phases during boot, protection mechanisms are enabled and certain registers in the design are locked to improve FW security:

- Changes to hardware trims for oscillators, voltage/current references, flash trimming and power management output voltages
	- Wrong hardware trim values can result in the device operating out of spec and thus having unpredictable behavior.
- Flash sector write/erase protection
	- To avoid program errors, malicious attacks or a debug connection from changing contents of certain flash sectors
- SWD port and debug access

- The SWD port gives access to the CFG-AP and SEC-AP access points from boot to allow device IDs and information to be read out through CFG-AP and communication with SACI through SEC-AP
- The AHB-AP access point that us used by debug probe can be enabled before the bootloader is invoked or the application is invoked using CCFG configurations
- Debug access is enabled by default and if specified by CCFG.debugCfg or with CCFG authentication (password) configurations

8.1.5 Debug and Active SWD Connections at Boot

The SWD debug port is activated whenever a long sequence of bits is clocked into the SWDIO pin by edges on the SWDCK pin. The sequence is detected in all device power states except for reset but including shutdown by a module called IceMelter and the SWD connection status remains until:

- An SWD disconnect sequence is detected
- Power is cycled

In boot, if SWD is connected, the device management interface SACI is always entered even if there is a valid bootloader or application to run. SACI has a configurable timeout for when to continue boot if there is no SWD activity, otherwise SACI waits until instructed by a SACI command over SWD before continuing boot. Communication with SACI is done through SWD using the SEC-AP mailbox.

To allow debugging across resets or shutdown scenarios, SACI commands exist for continuing boot and halting CPU right before application (or bootloader if permitted) is entered. At this point hardware debug breakpoints must be resubmitted as these do not survive the reset. Debug (re)authentication SACI commands can also be required if dictated by CCFG.debugCfg.

See [Chapter 5](#page-228-0) or [Section 8.3](#page-432-0) for more details.

8.1.6 Flashless Test Mode and Tools Client Mode

There are two special modes that can be entered where the flash is completely isolated from the rest of the design and no reads, writes or erasures can be performed. These modes are designed to not allow the contents of flash to be read out or modified in any way.

8.1.6.1 Flashless Test Mode

Used by Texas Instruments for failure analysis on any parts returned by customers. This mode allows TI to run most production tests anew on the device and to analyze any reported symptoms/failures without gaining access to or modifying the contents of flash. After a reset the device boots into the programmed application again. A 256-bit password is required to gain access to this mode. There is (by design) no way to prevent a device from supporting flashless test mode.

8.1.6.2 Tools Client Mode

Used by Texas Instruments tools such as SmartRF Studio and Packet Sniffer to allow in-situ RF testing on customer boards without disturbing the application stored in Flash. This mode is similar to flashless test mode except that DFT mechanisms (scan test, RAM BIST, and so on) remain unavailable and that FCFG.appTrims (radio trim values) are copied to the beginning of SRAM before the flash is isolated and then the SWD debugging is enabled allowing test programs to be loaded into and run from SRAM. Tools client mode is not password protected but is only allowed if either CCFG is blank or CCFG.permissions.allowToolsClientMode == ALLOWED. Tools client mode can also be used by customers to do end-of-line testing without having to perform multiple flash program cycles.

8.1.7 Retest Mode and Return-to-Factory Procedure

To do full failure analysis (including flash), a return to factory procedure is supported. This procedure is only allowed if CCFG is blank or CCFG.permissions.allowReturnToFactory == ALLOWED. Before changing to the RETEST life cycle::

- All of SRAM is cleared
- All MAIN flash sectors are unconditionally erased
- CCFG is erased

- FCFG.lifeCycle is updated to RETEST
- A reset is required

8.1.8 Disabling SWD Debug Port

If CCFG.permissions.allowDebugPort = CCFG_PERMISSION_FORBID then the SWD port is disabled during boot before invoking either bootloader or application. From this point not even SWD:CFG-AP or SWD:SEC-AP access points are accessible. Before this point, if the SWD connection sequence has been detected by IceMelter, the device enters SACI during boot and device management commands are available. If all debugging access needs to be blocked then both CCFG.permissions.allowDebugPort = CCFG_PERMISSION_FORBID and CCFG.debugCfg.authorization = CCFG_DBGAUTH_DBGFORBID.

8.2 Flash Programming

A flash image can be programmed into the device using one of three methods:

- SWD Device Management Command Interface [\(Section 8.3](#page-432-0))
	- Interface is always accessible unless an image is already programmed where CCFG.permissions.allowDebugPort==FORBID
	- Communication is done over the 2-pin serial wire debug (SWD) port also used for debug
	- Pipelined flash sector transfer and programming implemented to allow highest possible programming speed
	- Used by IDEs to download image and TI's UniFlash tool. Available on TI's evaluation modules.
	- Used by supported 3rd party gang programmers
- ROM Serial Bootloader
	- A simple serial (UART or SPI) bootloader for flash programming that resides in ROM
	- ROM serial bootloader invoked by default on blank devices and customers can choose to invoke the serial bootloader with their applications too
	- Implements flash erase/programming/verification commands similar to what SACI implements
	- Easily integrates into automated or semi-automated end-of-line testing
- User Bootloader (in flash)
	- A user-defined bootloader that resides in flash and can implement custom functionality such as FW image authentication

8.2.1 CCFG

The CCFG flash sector (described in [Section 9.2\)](#page-472-0) contains meta-information about/for the application:

- Boot configuration
	- Where the initial vector table of the application is so that the application entry function can be invoked and the application stack pointer set. Application can change vector table location later if needed.
	- Whether to invoke a bootloader and if so which bootloader and parameters to pass to the bootloader. Location of user bootloader.
- Permissions and hardware options
	- Whether various boot operations or non-debug SWD-related features are allowed
	- Ability to lock application out of certain hardware features or IPs (for example, to minimize harm that programming errors can do)
- Flash write/erase protections that apply to application
- Hardware initialization to perform before first application instruction is run
- Debug permissions and optionally (hash of) password
- User record

The user record is a 128-byte record in CCFG that can be written at the same time as CCFG is written or with a separate command later. This allows the user record to be written as part of a commissioning step separate from the application image that has been programmed. In this case the user record typically contains some kind of device unique ID, address or key.

8.2.2 CCFG Permissions/Restrictions that Affect Flash Programming

The CCFG.permissions record contains fields that controls which types of flash programming operations are allowed:

On a blank device or a device otherwise without a valid CCFG, including after a chip erase command, these all default to *allowed*.

The CCFG.flashprot.writeEraseProt sub-record controls with finer granularity (down to sector or groups of 8 sector level) whether flash programming is allowed through SACI. The same mechanism controls whether the application is allowed to program these sectors. If flash programming operations are done on a blank device or a device otherwise without a valid CCFG, including after a chip erase command, these all default to *unrestricted*.

The CCFG.flashprot.chipEraseRetain sub-record controls with finer granularity (down to sector or groups of 8 sector level) whether a chip erase affects a sector or not. The mechanism is intended to allow flash sectors devoted to logging or runtime state/configuration to survive the chip erase during a FW update. The .chipEraseRetain sub-record can be used to protect a user bootloader as well, but any user bootloader for FW updates is unlikely to allow chip erase through SACI. This retention mechanism is not intended to be bullet-proof: a sequence of (chip erase \rightarrow reset \rightarrow chip erase) erases both CCFG and non-retained MAIN sectors the first time around and CCFG and all MAIN sectors the second time around.

8.2.3 SACI Flash Programming Commands

- User record commands
	- SACI_CMD_MISC_GET_CCFG_USER_REC
		- Allows the user record to be read out (only if CCFG is valid)
		- *Typically invoked prior to a chip erase command when the contents of user record need to be programmed back in after image update*
	- SACI_CMD_FLASH_PROG_CCFG_USER_REC
		- Program the user record with provided data (only if the user record is fully blank)
		- *Typically invoked either as part of some commissioning procedure long after the flash image was originally programmed, or as part of a flash image update to restore the previous user record content*
- Flash erasure commands
	- SACI_CMD_FLASH_ERASE_CHIP
		- First invalidates CCFG, then erases all (non-retained) MAIN sectors, then finally erases CCFG fully.
		- CCFG considered as invalid from here on out
		- Boot may not continue after flash programming commands complete: device must be reset and rebooted
		- *Typically invoked at the beginning of a flash programming session*
- Flash programming commands
	- SACI_CMD_FLASH_PROG_CCFG_SECTOR
		- Programs the entire CCFG sector (optionally skipping past the user record)
		- Only allowed if CCFG is already entirely blank

- Boot may not continue after flash programming commands complete: device must be reset and rebooted
- *Typically invoked at end of flash image update so that device does not boot into incomplete image if there is a power failure*
- SACI_CMD_FLASH_PROG_MAIN_SECTOR
	- Program an arbitrary amount of data at an arbitrary address within a MAIN sector, up to and including the whole sector.
	- Considers CCFG.flashProt.writeEraseProt for this sector and allowFlashProgram
- SACI_CMD_FLASH_PROG_MAIN_PIPELINED
	- Program any number of whole MAIN sectors starting at the beginning of a MAIN sector
	- Program data can be streamed continuously and sector programming happens in the background while data is being streamed
	- Considers CCFG.flashProt.writeEraseProt for each sector and allowFlashProgram
- Flash verification commands
	- *Note that all flash programming commands perform a full integrity check during programming as well, so verification is not strictly required*
	- SACI_CMD_FLASH_VERIFY_CCFG_SECTOR
		- Used for verification of CCFG sector, as one of:
			- Blank check: returns whether CCFG is fully unprogrammed or not
			- Integrity check: checks each part of CCFG against the embedded CRC32 checksums and reports whether all parts are valid or not. User record can be skipped
			- Identity check: computes checksum of each part of CCFG and compares against user provided CRC32 values to report whether all match or not. User record can be skipped
		- Only allowed if allowFlashVerify == ALLOW
		- Designed to prevent an outside attacker from gaining any information about the contents of CCFG
	- SACI_CMD_FLASH_VERIFY_MAIN_SECTORS
		- Used for verification of one or more whole MAIN sectors (optionally -4B to allow a CRC32 to be appended at end), as one of:
			- Blank check: return whether range is fully unprogrammed or not
			- Integrity/identity check: computes CRC32 over range and compares against user provided CRC32 value to report whether the value matches or not.
		- Only allowed if allowFlashVerify == ALLOW
		- Designed to prevent an outside attacker from gaining any information about flash contents

For full details see [Section 8.3.](#page-432-0)

8.2.4 Flash Programming Flows

Some typical flash programming flows are given below:

8.2.4.1 Initial Programming of a New Device

Note

TI ships the devices with a blank CCFG sector but possibly with bit patterns from flash production test still in the main sectors.

- Perform SWD connect and reset device (through SWD reset or pin reset) to enter SACI
- Perform SACI CMD FLASH_ERASE_CHIP command
- Program an image using a sequence of SACI_CMD_FLASH_PROG_MAIN_SECTOR commands and one or more SACI_CMD_FLASH_PROG_MAIN_PIPELINED commands
- *Optionally* verify that image is correctly programmed using one or more SACI_CMD_FLASH_VERIFY_MAIN_SECTORS(crc32_calculated_or_extracted_from_image)
- Program in CCFG sector using SACI_CMD_FLASH_PROG_CCFG_SECTOR. If user record is in use either:
	- Program the user record now as part of SACI_CMD_FLASH_PROG_CCFG_SECTOR command
	- Program the user record in separate step using SACI_CMD_FLASH_PROG_CCFG_USER_REC command

- Leave the user record unprogrammed for later commissioning step
- *Optionally* verify CCFG sector using SACI_CMD_FLASH_VERIFY_CCFG_SECTOR(identity check)
- Device can now be reset with SACI_CMD_BLDR_APP_RESET_DEVICE after which the device boots into application or any configured bootloader
- **8.2.4.2 Reprogramming of Previously Programmed Device**

Note Requires that CCFG.permissions.allowChipErase == ALLOWED

- Perform SWD connect and reset device (through SWD reset or pin reset) to enter SACI.
- *If a user record needs to be kept*, read out contents using SACI_CMD_MISC_GET_CCFG_USER_REC.
- Perform the SACI_CMD_FLASH_ERASE_CHIP command.
	- If there are main sectors (logging, runtime configuration, and so on) that should not be erased these should have been identified in CCFG.flashProt.chipEraseRetain and the option retainSelMainSectors passed to the SACI_CMD_FLASH_ERASE_CHIP command.
- If applicable, write back the user record using SACI_CMD_FLASH_PROG_CCFG_USER_REC.
- Program in the image using a sequence of SACI_CMD_FLASH_PROG_MAIN_SECTOR commands or one or more SACI_CMD_FLASH_PROG_MAIN_PIPELINED commands.
- *Optionally* verify that the image is correctly programmed using one or more SACI_CMD_FLASH_VERIFY_MAIN_SECTORS(crc32_calculated_or_extracted_from_image).
- Program in CCFG sector using SACI_CMD_FLASH_PROG_CCFG_SECTOR(skipUserRec).
- *Optionally,* verify the CCFG sector using SACI_CMD_FLASH_VERIFY_CCFG_SECTOR (identity check). If the user record has CRC32 at the end of the user record, integrity can be checked too.
- The device can now be reset/rebooted with SACI_CMD_BLDR_APP_RESET_DEVICE after which the device boots into the application or any configured bootloader.

8.2.4.3 Add User Record on Already Programmed Device as Part of Commissioning Step

- Perform SWD connect and reset device (through SWD reset or pin reset) to enter SACI
- Write user record using SACI_CMD_FLASH_PROG_CCFG_USER_REC. The command fails if the user record is not already blank.
- *Optionally and if the user record has a CRC32 at the end,* the user record integrity can now be checked with SACI_CMD_FLASH_VERIFY_CCFG_SECTOR(identity check).
- The device can now be reset/rebooted with SACI_CMD_BLDR_APP_RESET_DEVICE after which the device boots into the application or any configured bootloader.

8.2.4.4 Incrementally Program Ancillary Data to MAIN Flash Sectors of a Previously Programmed Device

Note Requires that CCFG.permissions.allowFlashProgram == ALLOWED and that sectors in question are not write/erase protected by CCFG.flashProt.writeEraseProt

- Perform SWD connect and reset device (through SWD reset or pin reset) to enter SACI
- Program in ancillary data using one or more SACI_CMD_FLASH_PROG_MAIN_SECTOR or
- SACI CMD FLASH_PROG_MAIN_PIPELINED commands • *Optionally* verify ancillary data that covers whole sectors through
- SACI_CMD_FLASH_VERIFY_MAIN_SECTORS(crc32_calculated_over_ancillary_data)
- Device can now be reset/rebooted with SACI_CMD_BLDR_APP_RESET_DEVICE after which the device boots into application or any configured bootloader

8.2.4.5 Debug Flow Charts

Figure 8-2. Debug - IceMelter Domain

Figure 8-3. Debug - SW DP Domain

Figure 8-5. Debug - Connect to CPU

8.3 Device Management Command Interface

SACI (Secure-AP Command Interface) is a controlled privilege state the device enters during boot when:

- The device is in certain (manufacturing and failure analysis) lifecycle states
- There is no valid firmware image to boot into (unprogrammed device)
- An active SWD connection exists
- Invalid CCFG detected during boot

SACI implements a set of commands through a hardware mailbox mechanism in SEC-AP that allow an external debug probe or production programmer to:

- Get information about the device and firmware image currently on the device
- Manage device lifecycle state
- Erase device, program a new firmware image and verify image integrity
- Control in-circuit debugging
- Enter test modes

During boot in general and while in SACI, the AHB-AP is not open and thus a debug probe can not access any part of memory or control the CPU. SACI implements a controlled privilege environment and which commands are available depends on CCFG validity/configuration and device lifecycle. When entering/exiting SACI all SRAM memory is cleared to eliminate the risk of any application state to leak out.

If the device has a valid firmware image or bootloader image to boot into, SACI times out if a first command is not received within a configurable timeout (see CCFG.misc.saciTimeoutOverride and CCFG.misc.saciTimeoutExp) and boots normally.

8.3.1 SACI Communication Protocol

A SWD connection must first have been established and the device either halted in SACI during boot or reset (pin reset or SEC AP reset see [Chapter 5\)](#page-228-0). Communication from external host to device uses these SWD registers in SEC-AP:

- DEBUGSS:TXD (data)
- DEBUGSS:TXCTL (flags)
	- Bit 0 / TXD FULL: Indicates that TXD can be read. Set by hardware when TXD is written, cleared by hardware when TXD is read
	- Bit 1 / CMD_START: Indicates that TXD contains the first word of a command

Communication from device to host uses these registers:

- DEBUGSS:RXD (data)
- DEBUGSS:RXCTL (flags)
	- $-$ Bit 0 / RXD FULL: Set by hardware when RXD is written, cleared by hardware when RXD is read
	- Bit 1 / CMD_ABORTED: Indicates that the previous command was aborted, meaning a new command was started before:
		- All parameter words for the previous command were received, or
		- The last response word of the previous command could be written to RXD
	- Bit 2 / CMD_WORKING: Indicates that SACI is working on a command after receiving all parameters
	- Bit 3 / CMD_ERROR: Indicates any type of error (invalid SACI command ID, prohibited operation, invalid parameters)

8.3.1.1 Host Side Protocol

The external host must follow these steps to execute any SACI command:

- Wait until TXD FULL = 0
- Set CMD_START
- Write first parameter word to TXD
- If there are more parameter words:
	- $-$ Wait until TXD FULL = 0

- Clear CMD_START
- Write second parameter word to TXD
- $-$ Wait until TXD FULL = 0
- For each additional word:
	- Write the parameter word to TXD
	- There is no need to check TXD_FULL
- Wait until TXD FULL = 0
- For commands with returned response, if relevant:
- $-$ Wait until RXD FULL = 1
- Read RXD
- For each response data word:
	- Wait until RXD_FULL = 1
	- Read RXD

The host must implement a timeout while waiting for TXD_FULL = 0:

- If the timeout occurs, the host should assume that the target is in an unknown state and abort or restart the session.
- This timeout can be set relatively high (for example, 1 second), since the timeout should not occur frequently and only one time per session.

8.3.1.2 Command Format

Bits 15:0 of the first SACI command parameter word have fixed formatting. Bits 31:16 of the first parameter word, and later parameter words, if any, are command specific.

8.3.1.3 Response Format

The first SACI command response word has fixed formatting.

Note the extended usage of the "first response word" for SACI_CMD_FLASH_PROG_MAIN_PIPELINED.

8.3.1.4 Response Result Field

The result field of the first response word can have the values in the table below:

• Value 0x80 or higher indicates some type an error that is also reflected by CMD_ERROR.

8.3.1.5 Command Sequence Tag

The host can optionally increment the response sequence number in the first parameter word of each command sent to SACI. This can be used to identify the corresponding response.

The host should read and check the response for each command.

8.3.1.6 Host Side Timeout

The host must implement a response timeout in case:

- Parameter words are lost due to electrical noise
- Parameter words (for example, a length-related field) are incorrectly received due to electrical noise
- The device fails to complete the operation for some other reason (for example, due to electrical noise on the reset pin)

Note

Some commands take more time to complete than others.

Note Flash-related commands take more and more time as flash wear increases.

8.3.2 SACI Commands

8.3.2.1 Miscellaneous Commands

8.3.2.1.1 SACI_CMD_MISC_NO_OPERATION

Performs no operation.

This command can be used to:

- Disable the inactivity timeout after reset
- Check SACI connection

Restrictions

None.

Table 8-4. Response Words

8.3.2.1.2 SACI_CMD_MISC_GET_DIE_ID

Get the 128-bit die ID from FCFG, which identifies uniquely the die on the wafer.

The die ID is fetched from Fcfg.deviceInfo.dieId.

Restrictions

None.

Table 8-6. Response Words

8.3.2.1.3 SACI_CMD_MISC_GET_CCFG_USER_REC

Get the user record in CCFG, up to 128 bytes (in increments of 16 bytes).

Restrictions

CCFG must be valid (Ccfg.bootCfg.crc32 is valid).

Table 8-8. Response Words

Check Sequence

These checks are performed before command execution, in the indicated order:

• If any restriction is violated: Fail with result NOT_ALLOWED.

8.3.2.2 Debug Commands

Debug authentication and SACI exit to debug mode functionality.

8.3.2.2.1 SACI_CMD_DEBUG_REQ_PWD_ID

Request password ID for debug authentication.

This command must be used to check whether debugging is allowed, and obtain the password ID for SACI_CMD_DEBUG_SUBMIT_AUTH, if required. As indicated, there are three possible states:

The password ID is fetched from Ccfg.debugCfg.pwdId.

Restrictions

CCFG must be valid (Ccfg.bootCfg.crc32 is valid)..

Ccfg.debugCfg.authorization = 0xA5 or 0x5A.

Table 8-9. Parameter Words

Table 8-10. Response Words

Check Sequence

These checks are performed before command execution, in the indicated order:

• If any restriction is violated: Fail with result NOT_ALLOWED

8.3.2.2.2 SACI_CMD_DEBUG_SUBMIT_AUTH

If the SACI_CMD_DEBUG_REQ_PWD_ID command returns a 64-bit password ID, the host must use this command to submit the password that corresponds to this ID. The host must know the password length.

If the submitted password is correct, debugging is enabled after exiting SACI.

The password check calculates SHA-256 of the submitted password, and compares the resulting 256b hash with Ccfg.debugCfg.pwdHash. The password check takes constant time.

The password is only checked if debug authentication is required (see SACI_CMD_DEBUG_REQ_PWD_ID). If not required, the result is always SUCCESS.

Restrictions

CCFG must be valid (Ccfg.bootCfg.crc32 is valid)..

Ccfg.debugCfg.authorization = 0xA5 or 0x5A.

Table 8-11. Parameter Words

Table 8-12. Response Words

Check Sequence

These checks are performed before command execution, in the indicated order:

• If any restriction is violated: Fail with result NOT_ALLOWED

8.3.2.2.3 SACI_CMD_DEBUG_EXIT_SACI_HALT

Exit SACI for debug mode, and wait for the host to setup a breakpoint at the first instruction of the bootloader/ application.

Before this command, the host must use SACI_CMD_DEBUG_REQ_PWD_ID, and if needed SACI_CMD_DEBUG_SUBMIT_AUTH, to enable access to AHB-AP. Otherwise the debug session fails.

Host Follow-Up Actions

After executing this command, the host must:

- Wait until CFGAP.DEVICESTATUS.BOOTSTA equals one of these values:
	- 0x81 (BLDR_WAITLOOP_DBGPROBE) = The boot code is waiting before bootloader entry (CCFG restrictions not yet applied)
	- 0xC1 (APP_WAITLOOP_DBGPROBE) = The boot code is waiting before application entry
- Halt the CPU
- Optional: Configure breakpoint at start of main() or at the start of the application reset vector
- If debugging an application that runs in flash:
	- $-$ Write CPU register R3 = 0x00000000
	- Run the CPU
- Otherwise, if debugging an application that runs in SRAM:
	- Write the application image to SRAM
	- Load CPU register SP
	- Load CPU register PC
	- Run the CPU
- Wait until the CPU has reached the breakpoint, if any

Restrictions

SACI_CMD_FLASH_ERASE_CHIP or SACI_CMD_FLASH_PROG_CCFG_SECTOR must not have been used during the current SACI session.

Bootloader must be specified in CCFG or FCFG, or there must be a valid application.

Debugging must be allowed (see SACI_CMD_DEBUG_REQ_PWD_ID for details).

Check Sequence

Device Boot and Bootloader www.ti.com

• If any restriction is violated: Fail with result NOT_ALLOWED

8.3.2.2.4 SACI_CMD_DEBUG_EXIT_SACI_SHUTDOWN

Exit SACI, and enter shutdown mode.

Restrictions

The device must have woken up from shutdown due to SWDCK activity.

Table 8-15. Parameter Words

Table 8-16. Response Words

(1) Normally none: the device immediately returns to shutdown when the command is processed if restrictions are met. A response is only generated if the command fails to meet the restrictions.

Check Sequence

These checks are performed before command execution, in the indicated order:

• If any restriction is violated: Fail with result NOT_ALLOWED

8.3.2.2.5 SACI_CMD_BLDR_APP_RESET_DEVICE

Reset the device, with or without reentering SACI.

The command has an option to wait for an SWD disconnection sequence (DBGSS:DBGBCTRL.SWDSEL = 0) before the reset is triggered.

- If used, the boot code will not enter SACI after the reset
	- CFGAP.DEVICESTATUS.BOOTSTA is changed to 0x36 (WAIT_SWD_DISCONNECT) when starting to wait for the disconnect sequence
- If not used, the boot code will reenter SACI after the reset (or move on to the bootloader/application after the SACI inactivity timeout)

There is a 1 ms delay immediately before the reset is triggered.

The command uses PMCTL.RSTCTL.SYSRSTREQ to trigger a system reset. This is indicated by PMCTL.RSTSTA.SYSRSTEV = 1 after the reset.

Restrictions

None.

Table 8-17. Parameter Words

Table 8-18. Response Words

(1) The command only generates a response if waitForSwdDisconnect = 1. The response is generated before the SWD disconnect sequence detection.

8.3.2.2.6 SACI_CMD_BLDR_APP_EXIT_SACI_RUN

Exit SACI, and run bootloader or application.

If a bootloader is specified in CCFG or FCFG, the device enters the bootloader. Otherwise the device enterts the application.

The device enables access to AHB-AP if Ccfg.debugCfg.authorization = 0x5A, or if SACI_CMD_DEBUG_SUBMIT_AUTH has been performed successfully. This allows a debugger to "attach to running target".

Restrictions

SACI_CMD_FLASH_ERASE_CHIP or SACI_CMD_FLASH_PROG_CCFG_SECTOR must not have been used during the current SACI session.

Bootloader must be specified in CCFG or FCFG, or there must be a valid application.

Table 8-19. Parameter Words

Table 8-20. Response Words

Check Sequence

These checks are performed before command execution, in the indicated order:

• If any restriction is violated: Fail with result NOT_ALLOWED

8.3.2.3 Flash Programming Commands

8.3.2.3.1 SACI_CMD_FLASH_ERASE_CHIP

Perform chip erase.

This erases the CCFG sector and MAIN sectors of the flash, by:

- Invalidating CCFG (all fields in Ccfg.bootCfg changed to 0)
- Erasing all MAIN sectors, except retained sectors (if any)
- Erasing the CCFG sector

The command has an option to retain selected MAIN sectors:

- Specified by the existing CCFG (before the chip erase) in:
	- Ccfg.chipEraseRetain.mainSectors0_31 (1 sector per bit) and Ccfg.chipEraseRetain.mainSectors32_255 (8 sectors per bit)
- The option relies on sticky write/erase protection in the VIMS module. Therefore, after use:
	- SACI CMD FLASH_ERASE_CHIP cannot be used again during the current SACI session
	- The retained MAIN sectors are write protected during the current SACI session

If successful, CCFG becomes invalid:

- CCFG restrictions do no longer apply
- Commands that require valid CCFG are prohibited

Restrictions

These conditions must be true:

- Fcfg.permissions.allowChipErase = 0xA (FCFG_PERMISSION_ALLOW)
- If CCFG is valid:
	- Ccfg.permissions.allowChipErase = 0xA (CCFG_PERMISSION_ALLOW)
- If the "retain selected MAIN sectors" option is used:
	- CCFG must be valid (Ccfg.bootCfg.crc32 is valid).
	- For flash sector not valid for the device type, the value of
	- these invalid sectors within Ccfg.flashProt.chipEraseRetain.mainSectors0_31 and Ccfg.flashProt.chipEraseRetain.mainSectors32_255, must be set to the register reset value of the corresponding sectors within the VIMS:WEPRA and VIMS:WEPRB protection registers
- SACI_CMD_FLASH_ERASE_CHIP must not have executed previously in the current SACI session with the "retain selected MAIN sectors" option

Considerations

This command modifies CCFG. Certain commands are not allowed after chip erase:

- SACI_CMD_DEBUG_EXIT_SACI_HALT
- SACI CMD_BLDR_EXIT_SACI_RUN
- In some cases SACI_CMD_FLASH_ERASE_CHIP (see restrictions)

Reseting the device and reentering SACI is required to reenable those commands.

Table 8-21. Parameter Words

Table 8-22. Response Words

Check Sequence

- If any restriction is violated: Fail with result NOT_ALLOWED
- If key is invalid: Fail with result INVALID_KEY_PARAM

8.3.2.3.2 SACI_CMD_FLASH_PROG_CCFG_SECTOR

Program the entire CCFG sector, with option to skip the user record part.

If skipped, the user record (Ccfg.userRecord) can be programmed later, using SACI_CMD_FLASH_PROG_CCFG_USER_REC.

The CCFG is still considered invalid after executing this command. The new CCFG sector contents take effect after reset.

Restrictions

All bytes in the CCFG sector must be 0xFF before the CCFG sector programming begins (a chip erase must have been performed since the previous CCFG programming).

Considerations

This command modifies CCFG. Certain commands are not allowed after CCFG sector programming:

- SACI CMD MISC GET CCFG USER REC
- SACI_CMD_DEBUG_EXIT_SACI_HALT
- SACI_CMD_BLDR_EXIT_SACI_RUN

Reseting the device and reentering SACI is required to reenable those commands.

Table 8-23. Parameter Words

Table 8-24. Response Words

Check Sequence

- If any restriction is violated: Fail with result NOT_ALLOWED
- If key is invalid: Fail with result INVALID_KEY_PARAM

8.3.2.3.3 SACI_CMD_FLASH_PROG_CCFG_USER_REC

Program the user record part of the CCFG sector, Ccfg.userRecord.

This command can be used **after** SACI_CMD_FLASH_PROG_CCFG_SECTOR has executed with the option to skip the user record.

Restrictions

All bytes in the CCFG user record must be 0xFF before the CCFG user record programming begins.

Table 8-25. Parameter Words

Table 8-26. Response Words

Check Sequence

- If any restriction is violated: Fail with result NOT_ALLOWED
- If key is invalid: Fail with result INVALID_KEY_PARAM

8.3.2.3.4 SACI_CMD_FLASH_PROG_MAIN_SECTOR

Program all or a part of one MAIN sector (see [Chapter 7](#page-363-0)).

The programming starts when the specified number of bytes (padded to a whole number of words) has been received by SACI.

Restrictions

These conditions must be true:

- Fcfg.permissions.allowFlashProgram = 0xA (FCFG_PERMISSION_ALLOW)
- If CCFG is valid:
	- Ccfg.permissions.allowFlashProgram= 0xA (CCFG_PERMISSION_ALLOW)

The sector can be protected by:

- Fcfg.flashProt.writeEraseProt.mainSectors0_31 and Ccfg.flashProt.writeEraseProt.mainSectors0_31 (1 sector per bit)
- Fcfg.flashProt.writeEraseProt.mainSectors32_255 and Ccfg.flashProt.writeEraseProt.mainSectors32_255 (8 sectors per bit)

Table 8-27. Parameter Words

Table 8-28. Response Words

Check Sequence

- If firstByteAddr is invalid: Fail with result INVALID_ADDRESS_PARAM
- If byteCount = 0: Succeed with result SUCCESS
- If byteCount is invalid: Fail with result INVALID_SIZE_PARAM
- If any restriction is violated: Fail with result NOT_ALLOWED
- If key is invalid: Fail with result INVALID_KEY_PARAM

8.3.2.3.5 SACI_CMD_FLASH_PROG_MAIN_PIPELINED

Program multiple whole, back-to-back MAIN sectors of the flash.

This allows the entire MAIN bank to be programmed with only one SACI command, with high performance.

For this command, SACI has data buffers for two MAIN sectors. This enables pipelined programming:

- SACI starts programming a flash sector when all data for that sector has been received.
- During this programming, the host can send the data for the next sector.

Flow Control Mechanism and Response Handling

When SACI receives the last word of a sector, this triggers or pends programming of that sector. When SACI finishes programming of a sector, a response is generated for that sector. This can overwrite the response for the previous sector if the host has not yet read that.

If SACI fails to program a sector (e.g. due to protection), the command ends, and the response for that sector indicates the error. If the host skips/misses reading the response for a sector, the host can assume that the sector was successfully programmed if the host sees the response for a later sector.

The host must not write data for another sector while one sector is being programmed, and another sector is pending. This means:

- The host does not need to check the response until the host has written the first two sectors.
- After the two first sectors, the host can only write data for sector N after the host has read the response for either sector N-2 (one free buffer) or sector N-1 (two free buffers).

The host should always wait for and check the response for the last sector.

Restrictions

These conditions must be true:

- Fcfg.permissions.allowFlashProgram = 0xA (FCFG_PERMISSION_ALLOW)
- If CCFG is valid:
	- Ccfg.permissions.allowFlashProgram= 0xA (CCFG_PERMISSION_ALLOW)

Each sector can be protected by:

- Fcfg.flashProt.writeEraseProt.mainSectors0_31 and Ccfg.flashProt.writeEraseProt.mainSectors0_31 (1 sector per bit)
- Fcfg.flashProt.writeEraseProt.mainSectors32_255 and Ccfg.flashProt.writeEraseProt.mainSectors32_255 (8 sectors per bit)

Table 8-29. Parameter Words

Then, for each flash sector:

This response is generated after each sector has been programmed:

Table 8-30. Response Words

Checks

These checks are performed before command execution, in the indicated order:

• If firstSectorAddr is invalid: Fail with result INVALID_ADDRESS_PARAM

These checks are performed before programming of each sector, in indicated order:

- If any restriction is violated: Fail with result NOT_ALLOWED
- If key is invalid: Fail with result INVALID_KEY_PARAM

The command finishes prematurely when a buffer overflow condition occurs, with result PARAM_BUFFER_OVERFLOW.

8.3.2.3.6 SACI_CMD_FLASH_VERIFY_MAIN_SECTORS

Verify the contents of one or more whole flash MAIN sectors, using CRC32, with option to exclude the last 4 bytes, or check that the sectors are blank (all bytes are 0xFF).

The command perform one of these checks:

- Check that the specified address range is blank (all bytes are 0xFF).
- Compute and check CRC32 over a whole number of back-to-back flash MAIN sectors
	- This can be used when the flash programming tool is able to calculate CRC32
- Compute and check CRC32 over a whole number of back-to-back flash MAIN sectors, minus 4 bytes
	- This can be used when the flash programming tools is unable to calculate CRC32, but the expected CRC32 is stored in the last 4 bytes of the last sector

The command result is SUCCESS if the performed check is successful. The command result is also SUCCESS if the number of bytes to check is 0.

Restrictions

These conditions must be true:

- Fcfg.permissions.allowFlashVerify = 0xA (FCFG_PERMISSION_ALLOW)
- If CCFG is valid:
	- Ccfg.permissions.allowFlashVerify= 0xA (CCFG_PERMISSION_ALLOW)

Table 8-31. Parameter Words

Table 8-32. Response Words

Check Sequence

- If firstSectorAddr is invalid: Fail with result INVALID_ADDRESS_PARAM
- If byteCount = 0: Succeed with result SUCCESS
- If byteCount is invalid: Fail with result INVALID_SIZE_PARAM
- If any restriction is violated: Fail with result NOT_ALLOWED

8.3.2.3.7 SACI_CMD_FLASH_VERIFY_CCFG_SECTOR

Verify the specified parts of the flash CCFG sector, using CRC32, or check that the entire sector is blank (all bytes are 0xFF).

CCFG is divided into four parts, each with an embedded CRC32 that covers the data:

- Boot configuration part
	- Data:
		- Ccfg.bootCfg, excluding Ccfg.bootCfg.crc32
	- Embedded CRC32:
		- Ccfg.bootCfg.crc32
- Central part
	- Data:
		- Ccfg.hwOpts
		- Ccfg.misc
		- Ccfg.flashProt
		- Ccfg.permissions
		- Ccfg.hwInitCopyList
	- Embedded CRC32:
		- Ccfg.crc32
- User record part
	- Data:
		- Ccfg.userRecord, excluding Ccfg.userRecord.crc32
	- Embedded CRC32:
		- Ccfg.userRecord.crc32
- Debug configuration part
	- Data:
		- Ccfg.debugCfg, excluding Ccfg.debugCfg.crc32
	- Embedded CRC32:
		- Ccfg.debugCfg.crc32

The command performs one of these checks:

- Check that CCFG is blank (all bytes are 0xFF).
- Compute and check CRC32 of data, using only embedded CRCs:
	- For all parts of CCFG, or
	- For all parts of CCFG except the user record part
- Compute and check CRC32 of data, using both embedded CRCs and expected CRCs (provided in the command):
	- For all parts of CCFG, or
	- For all parts of CCFG except the user record part

The command result is SUCCESS if all performed checks are successful.

Restrictions

These conditions must be true:

- Fcfg.permissions.allowFlashVerify = 0xA (FCFG_PERMISSION_ALLOW)
- If CCFG is valid:
	- Ccfg.permissions.allowFlashVerify= 0xA (CCFG_PERMISSION_ALLOW)

Table 8-33. Parameter Words

Table 8-34. Response Words

Check Sequence

These checks are performed before command execution, in the indicated order:

• If any restriction is violated: Fail with result NOT_ALLOWED

8.4 Bootloader Support

Whether a bootloader is run or not and where bootloader parameters are picked from depends on CCFG.

(SP: CCFG.bootCfg.pBldrVtor[0])

If a bootloader is selected, then that bootloader is always invoked as part of the boot process. The bootloader must thus quickly determine whether to activate or not, and if not pass control back to the boot process by calling the API function *HapiEnterApplication()*. For more information, see hapi.h in the SimpleLink™ CC23xx Software Development Kit (SDK). The ROM serial bootloader determines whether the serial bootloader is triggered (or not) within a few microseconds.

8.4.1 Bootloader Parameters

The bootloader entry function (function pointer in xCFG.bootCfg.pBldrVtor[1]) has the following function prototype:

__noreturn void BootloaderEntryFunction(uint32_t bldrParam, uint32_t bldrFlags)

bldrParam is passed on from either FCFG.bootCfg.bldrParam or CCFG.bootCfg.bldrParam according to Table 8-35. bldrFlags contains useful information from the boot flow that the bootloader can use. See Table 8-36.

Table 8-36. Bootloader Flags

8.4.2 Persistent State

The application may communicate with the bootloader through the REG3V3 register, the contents of which survive a reset and any power-mode transition (including prolonged shutdown and reset power state). The typical use case is a bootloader that performs an FW image update (from the image in internal or external SPI flash) when instructed by the application. The bootloader may also use REG3V3 to keep track of the state and progress of the firmware update process across multiple resets.

The REG3V3 registers:

- 18b assigned to user
- Reset to value zero by power-on-reset
- Can be read through the PMCTL.AONRSTA1.FLAG field
- Individual bits can be set through the PMCTL.AONRSET1.FLAG field.
- Individual bits can be cleared through the PMCTL.AONRCLR1.FLAG field.

A bootloader must remember to clear flags/fields passed from the application as the request has been dealt with so that it doesn't occur multiple times.

8.4.3 User-Defined Bootloader Guidelines

When writing a user-defined bootloader keep the following points in mind:

- **Placement**
	- Normally a user bootloader resides at the beginning of MAIN flash (sector 0, 1, and so on) to allow per-sector write/erase protection (from the application) and chip erase protection (from the programmer).
	- The bootloader can use all of SRAM except the area 0x20000400-0x2000047F which contains boot flow state variables.
- Entering and exiting the bootloader
	- The bootloader is always invoked as part of any boot flow, so to optimize boot time the bootloader should quickly determine whether it has been triggered or not (typical mechanisms are I/O-level on some pin, a flag from an application somewhere in flash, a flag from application in the REG3V3 registers).
	- The entry function must never return and should accept two 32-bit arguments, bldrParam, and bldrFlags.
	- If not triggered the bootloader shall return control back to the boot flow through the Hard API function *HapiEnterApplication()*, see SimpleLink™ CC23xx Software Development Kit (SDK) documentation.
		- Between the return from bootloader and the invocation of the application boot flow applies CCFG restrictions, opens up for (application-only) debug, and processes the application's HW initialization copy list.
		- Ensure that SP is unwound to the top of the stack (or that at least 256 bytes are available downwards until the start of SRAM) before calling *HapiEnterApplication().*
- CCFG bootloader configuration
	- CCFG.bootCfg.pBldrVtor is a pointer to the bootloader's ISR vector table which has to contain at least two entries (initial-stack-pointer, function-pointer-to-bootloader-entry-function)
		- The bootloader should also populate the VTOR entries for CPU exceptions (HardFault, UserFault, NMI, and so on) or immediately change to a RAM-based VTOR that does
		- Bootloader can reuse the space used by boot flow for call stack by placing initial SP at 0x20000400.
	- Bootloader entry function arguments
		- The first is copied from CCFG.bldrParam and typically contains some bootloader-specific configuration options (for example, trigger pin, serial baud rate, timeout, and so on).
		- The second is bldrFlags, which contains useful hints from the boot flow. At a minimum, bAppCanBoot and bChipEraseAllowed should be heeded.
- **General**
	- To keep the size of the bootloader small it is advantageous to reuse some of the functionality already in ROM exposed through the Hard API (CRC32, SHA2-256, Flash programming functions, and so on).

Note

The bootloader has an elevated privilege level compared to even the OS kernel. Among other things, the bootloader can program the CCFG sector or program/erase sectors that later have hardware write/erase protection.

8.5 ROM Serial Bootloader

The ROM contains a simple serial bootloader that by default is run on a blank device. Users can elect to run the serial bootloader before their application once one is programmed (unless using their own user bootloader or not using a bootloader). The ROM serial bootloader:

- Implements a set of commands for programming/erasing/verifying flash (similar to SACI but slightly simplified)
- These commands can be accessed over UART or SPI. Whichever interface sees activity first is selected from there on out. UART has an autobaud feature and can detect the baud rate within the range from 9600 to 1.6Mbaud.

- Supports multiple different UART/SPI pin-mapping options for increased flexibility (default is available on all package options, this may not be true for all mapping options)
- Supports selecting any DIO pin as a trigger pin and selecting which logic level triggers the bootloader. Otherwise, the bootloader continues to the application (if one exists) immediately.

8.5.1 ROM Serial Bootloader Interfaces

The bootloader communicates with an external device over a 2-pin UART or a 4-pin SPI interface. The communication protocol and transport layers are described in the following subsections.

8.5.1.1 Packet Handling

The bootloader uses well-defined packets to ensure reliable communications with the external communicating program. All communications (with the exception of the UART automatic baud [see UART Transport [Section](#page-463-0) [8.5.1.2.1\]](#page-463-0)) use these well-defined packets. The packets are always acknowledged or not acknowledged by the communicating devices with defined ACK or NACK bytes.

The packets use the same format for receiving and sending packets. This format includes the method to acknowledge successful or unsuccessful reception of a packet.

While the actual signaling on the serial ports is different, the packet format remains the same for supported UART and SPI interfaces.

Packet send and packet receive must adhere to the simple protocol shown in Figure 8-6.

Figure 8-6. Sequence Diagram for Send and Receive Protocol

Perform the following steps to successfully send a packet:

- 1. Send the size of the packet to be transmitted to the device. The size is always the size of the data + 2 with truncation to 8 bits.
- 2. Send the checksum of the data buffer to ensure proper transmission of the command. The checksum algorithm is a sum of the data bytes.
- 3. Send the actual data bytes.
- 4. Wait for a single-byte acknowledgment from the device that the data was properly received or that a transmission error was detected.

Perform the following steps to successfully receive a packet:

- 1. Wait for nonzero data to be returned from the device. This is important as the device may send zero bytes between a sent and a received data packet. The first nonzero byte received is the size of the packet that is being received.
- 2. Read the next byte, which is the checksum for the packet.
- 3. Read the data bytes from the device. During the data phase, a packet size minus 2 bytes is sent. For example, if the packet size was 3, then there is only 1 byte of data to be received.
- 4. Calculate the checksum of the data bytes and verify it matches the checksum received in the packet.
- 5. Send an acknowledge byte or a not-acknowledge byte to the device to indicate the successful or unsuccessful reception of the packet.

Acknowledge (ACK) bytes are sent out whenever a packet is successfully received and verified by the receiver. A not-acknowledge (NACK) byte is sent out whenever a sent packet is detected to have an error, usually as a result of a checksum error or just malformed data in the packet, which allows the sender to retransmit the previous packet.

To illustrate packet handling, the basic packet format is shown in Figure 8-7.

In Figure 8-7, the top line shows the device that is transmitting data; the bottom line is the response from the other device.

In this case, a 6-byte packet is sent with the data shown in Figure 8-7. This data results in a checksum of 0x48+0x6f+0x6c+0x61 which, when truncated to 8 bits, is 0x84. The first byte transmitted holds the size of the packet in a number of bytes. Then the checksum byte is transmitted. The next bytes to go out are the 4 data bytes in this packet. The transmitter is allowed to send zeros until a nonzero response is received, which is necessary for SPI and is allowed by the UART. The receiver is allowed to return zeros until it is ready to ACK or NACK the packet that is being sent. Neither device transfers a nonzero byte until it has received a response after transmitting a packet.

Figure 8-7. Serial Bus Packet Format

8.5.1.1.1 Packet Acknowledge and Not-Acknowledge Bytes

Table 8-37 shows the defined values for packet acknowledge (ACK) and not-acknowledge (NACK) bytes.

8.5.1.2 Transport Layer

The bootloader supports updating through the UART and SPI ports. The SPI port has the advantage of supporting higher and more flexible data rates, but it also requires more connections. The UART has the disadvantage of having slightly lower and possibly less flexible rates. However, the UART requires fewer pins and can be easily implemented with any standard UART connection.

[Table 8-38](#page-463-0) specifies which serial interface signals are configured to specific DIOs. There are three possible configurations for the serial interfaces. Configuration of the ROM Bootloader is done between the FCFG and the

CCFG. There are defaults that are set in the FCFG that will take effect if a valid CCFG is not present on start-up. If the user wants to alter the defaults set by the FCFG they can update their CCFG to provide the behavior they desire. See [Chapter 9.](#page-470-0)

The bootloader initially configures only the input pins on the two serial interfaces. By default, all I/O pins have their input buffers disabled, so the bootloader configures the required pins to be input pins so that the bootloader interface is not accessible from a host before this point in time. For this initial configuration of input pins, the firmware configures the IOC to route the input signals listed in Table 8-38 to their corresponding peripheral signals.

The bootloader selects the interface that is the first to be accessed by the external device. Once selected, the TX output pin for the selected interface is configured; the module on the inactive interface (UART or SPI) is disabled. To switch to the other interface, the device must be reset. The delayed configuration of the TX pin imposes special consideration on an SPI controller device regarding the transfer of the first byte of the first packet (see Section 8.5.1.2.2).

8.5.1.2.1 UART Transport

The connections required to use the UART port are the following two pins: UART0 TX and UART0 RX. The device communicating with the bootloader drives the UART0 RX pin on the CC23xx, while the CC23xx drives the UART0 TX pin.

While the baud rate is flexible, the UART serial format is fixed at 8 data bits, no parity, and 1 stop bit. The bootloader automatically detects the baud rate for communication.

8.5.1.2.1.1 UART Baud Rate Automatic Detection

The bootloader provides a method to automatically detect the UART baud rate used to communicate with it.

To synchronize with the host, the bootloader must receive 2 bytes with the value of 0x55. If synchronization succeeds, the bootloader returns an acknowledge consisting of 2 bytes with the values of 0x00 and 0xCC.

If synchronization fails, the bootloader waits for synchronization attempts.

In the automatic-detection function, the UART0 RX pin is monitored for edges using GPIO interrupts. When enough edges are detected, the bootloader determines the ratio of baud rate and frequency needed to program the UART.

The UART module system clock must be at least 16 times the baud rate; thus, the maximum baud rate can be no higher than 3Mbaud (48MHz divided by 16). The maximum baud rate is restricted to 1.6Mbaud because of the firmware function that detects the transfer rate of the host.

8.5.1.2.2 SPI Transport

The connections required to use the SPI port are the following four pins:

- SPI_POCI
- SPI_PICO
- SPI CLK
- SPI_{CS}

The device communicating with the bootloader drives the SPI_PICO, SPI_SCLK, and SPI_CS, while the CC23xx drives the SPI_POCI pin.

The format used for SPI communications is the Motorola format with SPH set to 1 and SPO set to 1 (see [Figure 20-5](#page-1095-0) for more information on this format). Refer to the device-specific data sheet for the maximum rate supported on the SPI clock in the peripheral mode.

The controller must take special consideration (regarding the use of the SPI interface) due to the functionality of not configuring any output pins before the external controller device has selected a serial interface.

Note

On the first packet transferred by the controller, no data is received from the bootloader while the bootloader clocks out the bits in the first byte of the packet.

When the bootloader detects that 1 byte has been received on SPI_PICO, the bootloader configures the SPI_POCI output pin.

Before transmitting the next byte in the first packet, the controller must include a small delay to ensure that the bootloader has completed the configuration of the SPI_POCI output pin.

8.5.2 ROM Serial Bootloader Parameters

The ROM serial bootloader parameters are as follows:

8.5.3 ROM Serial Bootloader Commands

Table 8-39. Command IDs

Table 8-39. Command IDs (continued)

8.5.3.1 BLDR_CMD_PING

This command is used to receive an acknowledge from the bootloader proving that communication has been established. This command is a single byte.

8.5.3.2 BLDR_CMD_GET_STATUS

This command returns the status of the last command that was issued. Typically, this command should be received after every command is sent to ensure that the previous command was successful or, if unsuccessful, to properly respond to a failure. The command requires one don't care byte in the data of the packet and the bootloader will respond by sending a packet with one byte of data that contains the current status code.

Table 8-40. Return Status Codes

Table 8-40. Return Status Codes (continued)

8.5.3.3 BLDR_CMD_GET_PART_ID

This command is sent to the bootloader to get the Part ID of the device.

8.5.3.4 BLDR_CMD_RESET

This command is used to tell the bootloader to reset. This is used after downloading a new image to the device to cause the new application to start from a reset. The normal boot sequence occurs and the image runs as if from a hardware reset. This command can also be used to reset the bootloader if a critical error occurs and the host device wants to restart communication with the bootloader.

The bootloader responds with an ACK signal to the host device before actually executing the system reset of the device running the bootloader. This informs the updater host device that the command was received successfully and the part will be reset.

8.5.3.5 BLDR_CMD_CHIP_ERASE

This command is used to perform a chip erase of the device. All main flash bank sectors not protected by FCFG and CCFG protect bits are erased. The CCFG is erased once the bank erase has completed.

This command first invalidates the CCFG and then begin erasing all unprotected sectors in the main flash bank. Once the flash sectors have been erased, the command finally erases the contents of the CCFG.

If the CCFG permissions disallow a chip erase, the command responds with CMD_INVALID_CMD.

The write/erase flash protections applied in the CCFG (see [Table 9-3\)](#page-473-0) won't affect the ROM bootloader. If write/erase flash protection is required, consider implementing a 'User-Defined' Bootloader (see [User-Defined](#page-460-0) [Bootloader Guidelines \)](#page-460-0)

8.5.3.6 BLDR_CMD_CRC32

This command is sent to the bootloader to calculate a CRC32 for a specified memory area. The command consists of three 32-bit values that are each transferred MSB first.

The Memory address must be sector aligned. Only memory addresses within the main flash region or the CCFG_BASE address itself are valid.

The Size must be sector aligned or (sector - 4 bytes) aligned.

The combination of memory address and size cannot go outside of either the main flash region or the CCFG region. If the parameters are valid, the command only reports if the expected CRC matches the calculated CRC. Follow up this command with the **BLDR_CMD_GET_STATUS** to read the result of the CRC comparison.

8.5.3.7 BLDR_CMD_DOWNLOAD

This command is sent to the bootloader to indicate where to store data and how many bytes are sent by the **BLDR_CMD_SEND_DATA** commands that follow. The command consists of two 32-bit values that are both transferred MSB first.

The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that is to be sent.

This command should be followed by **BLDR_CMD_GET_STATUS** to ensure that the program address and program size were valid for the device running the bootloader.

8.5.3.8 BLDR_CMD_DOWNLOAD_CRC

This command is sent to the bootloader to indicate where to store data, how many bytes are to be sent by the **BLDR_CMD_SEND_DATA** commands that follow and the CRC32 value covering all the bytes.

The command consists of three 32-bit values that are all transferred MSB first. The first 32-bit value is the address to start programming data into, the second is the 32-bit size of the data that is to be sent and the third is the 32-bit CRC expected value.

This command should be followed by a **BLDR_CMD_GET_STATUS** to ensure that the program address and program size were valid for the device running the bootloader.

8.5.3.9 BLDR_CMD_SEND_DATA

This command should only follow a **BLDR_CMD_DOWNLOAD** command or another **BLDR_CMD_SEND_DATA** command, if more data is needed.

Consecutive send data commands automatically increment the address and continue programming from the previous location. The caller should allow the device to finish the flash programming before issuing another command in order to avoid overflowing the input buffers of the serial interface. The command terminates programming once the number of bytes indicated by the **BLDR_CMD_DOWNLOAD** command has been received. Each time this function is called, it should be followed by a **BLDR_CMD_GET_STATUS** command to ensure that the data was successfully programmed into the flash.

If the bootloader responds with a NACK to this command, the bootloader does not increment the current address to allow re-transmission of the previous data.

A maximum of 253 bytes of data can be sent per **BLDR_CMD_SEND_DATA** command.

8.5.4 Bootloader Firmware Update Example

The following steps can be followed to perform a FW image update to a device enabled to run the ROM Bootloader.

For this example, let's assume we have an updated application which begins at address 0x00000000, has a length of 0x28000 and a CRC over all of the bytes has a value of 0xFACEFACE.

- 1. The device needs to bootup into the ROM Bootloader. This can be done either by setting the pAppVtor to an invalid value OR by setting the pinTriggerDio to the specified pinTriggerLevel.
- 2. The bootloader needs to know which serial interface is being used.
	- a. UART send the AutoBaud sequence as described in [Section 8.5.1.2.1.1](#page-463-0)
	- b. SPI send any ROM Bootloader cmd (ping command is a good suggestion)
- 3. Now that the bootloader is triggered and communicating correctly, prepare the device for the FW image update
	- a. Send the BLDR_CMD_CHIP_ERASE command
	- b. Wait for the ACK/NACK and then send the BLDR_CMD_GET_STATUS

- c. Wait for the ACK/NACK and ensure the previous command was completed successfully with the BLDR_CMD_RET_SUCCESS value
- 4. Start the Application Download
	- a. Send the BLDR_CMD_DOWNLOAD_CRC command, passing as input the startAddress=(0x00000000), length=(0x28000), CRC=(0xFACEFACE)
	- b. wait for the ACK/NACK and then send the BLDR_CMD_GET_STATUS
	- c. wait for the ACK/NACK and ensure the previous command was completed successfully with the BLDR_CMD_RET_SUCCESS value
- 5. Loop over the bytes of the image and send the data to the ROM Bootloader
	- a. Send the BLDR, CMD, SEND, DATA command, passing as input the next 252 bytes of the application image.
	- b. wait for the ACK/NACK and then send the BLDR_CMD_GET_STATUS
	- c. wait for the ACK/NACK and ensure the previous command was completed successfully with the BLDR_CMD_RET_SUCCESS value
	- d. Repeat steps 5a-5c until all 0x28000 bytes have been transferred
- 6. Start the CCFG Download
	- a. Send the BLDR_CMD_DOWNLOAD_CRC command passing as input the startAddress=(0x4E020000), length=(2048), CRC=(calc_crc(ccfg_contents))
	- b. wait for the ACK/NACK and then send the BLDR_CMD_GET_STATUS
	- c. wait for the ACK/NACK and ensure the previous command was completed successfully with the BLDR_CMD_RET_SUCCESS value
- 7. Loop over the bytes of the CCFG contents and send the data to the ROM Bootloader
	- a. Send the BLDR_CMD_SEND_DATA command, passing as input the next 252 bytes of the CCFG content.
	- b. wait for the ACK/NACK and then send the BLDR_CMD_GET_STATUS
	- c. wait for the ACK/NACK and ensure the previous command was completed successfully with the BLDR_CMD_RET_SUCCESS value
	- d. Repeat steps 5a-5c until all 2048 bytes have been transferred
- 8. Reset the device either by pulling the RST pin externally or by sending the BLDR_CMD_RESET command.
	- a. Keeping in mind that the triggerPin should now be inverted so that the bootcode/bootlaoder can freely pass execution onto the application this time around
- 9. DONE! The device will now bootup into the new flash content that has been programmed to it.

Chapter 9 Device Configuration

TEXAS INSTRUMENTS

This chapter describes the device configuration areas. The factory configuration (FCFG) and customer configuration (CCFG) areas are located in Flash. The FCFG is set by Texas Instruments during device production and contains device-specific trim values and configuration. The CCFG must be set by the application and contains configuration parameters for the ROM boot code, device hardware, and device firmware.

9.1 Factory Configuration (FCFG)

The FCFG flash sector is written during TI manufacturing and is write and erase protected out of device boot.

FCFG contains the following:

- Unique device identifiers and MAC addresses
- Device configurations
- Device trims
- Default bootloader definition

This section lists only a subset of the defined fields within the FCFG flash sector.

Fields listed are either referenced by other chapters in the TRM or can be accessed by a non-TI part of an application executing in flash.

For a detailed list of fields, refer to the hw_fcfg.h file found in the DriverLib part of the SimpleLink™ CC23xx Software Development Kit (SDK).

This C-header file holds a struct defining the complete layout of the FCFG flash sector.

Please note that minor updates of the FCFG field description (hw_fcfg.h) can occur as part of a Product SDK release.

The FCFG flash sector is split in sections as listed in the table below.

Table 9-1. FCFG Structure

9.2 Customer Configuration (CCFG)

Introduction

The CCFG flash sector contains meta-information about or for the application:

- Boot configuration:
	- Where the initial vector table of the application is so that the application's entry function can be invoked and the stack pointer set. Application can change the vector table location later if needed.
	- Whether to invoke a bootloader and if so which bootloader and parameters to pass to the bootloader. See [Chapter 8](#page-417-0) for more information.
	- The location of user bootloader.
- Permissions and hardware options:
	- Whether various boot operations or non-debug Serial Wire Debug (SWD) related features are allowed.
	- The ability to lock application out of certain hardware features or peripherals (for example, to minimize harm that programming errors can do)
- Flash write and erase protections that apply to the application
- Hardware initialization to perform before first application instruction is run
- Debug permissions and optional authorization options
- User record

For regular software application development, the TI supported SysConfig tool is used to create the contents of the CCFG.

This section covers only the main parts of the CCFG. For a detailed view of the CCFG structure please refer to the hw_ccfg.h file provided by the DriverLib part of the SimpleLink™ CC23xx Software Development Kit (SDK) or the SysConfig tool.

The C header file, hw_ccfg.h, provides a struct defining the complete CCFG layout.

Please note that minor updates of the CCFG field description (hw_fcfg.h) can occur as part of a Product SDK release.

The CCFG structure is split into sections, each having multiple fields. [Table 9-3](#page-473-0) presents a high level view of CCFG sections.

Most sections contain multiple fields. Only a subset of the fields are listed.

CRC Calculation and Location

The CRCs use CRC-32, which has the following implementation:

- The polynomial is $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- The hexadecimal representation of the polynomial is 0x04C11DB7.
- The initial value is 0xFFFFFFFF.

There are four different CRCs used to validate the CCFG data. One of the CRCs, the user record CRC, is optional and is the last four bytes of the 128B user record. The data over which the CRC is calculated starts at "Data Start Offset" from Table 9-2 and ends at the "CRC Offset". CRC field width is 4 bytes.

Table 9-2. CRC Locations

Preparing for Production

When preparing the software image for production, review the following CCFG fields and set according to your system requirements

CCFG.permissions covers a number of restrictions on the flashing and debugging of the device. See Table 9-3 for details on each of the permission settings. See [Chapter 8](#page-417-0) for more detailed descriptions on boot behavior based on the CCFG configuration.

CCFG.flashProt covers the write/erase protection for the device. If certain areas of flash need to be restricted from erasing or writing then the appropriate fields are be written here. See [Flash Read-Only Protection f](#page-366-0)or details on which sectors are protected by these settings.

CCFG.debugCfg covers enabling debug features and the password protection of those features.

Table 9-3. CCFG Structure

Table 9-3. CCFG Structure (continued)

Table 9-3. CCFG Structure (continued)

Chapter 10 **General Purpose Timers (LGPT)**

TEXAS INSTRUMENTS

This section describes the General Purpose Timer (LGPT) module and provides example use case scenarios.

10.1 Overview

The General Purpose Timer (LGPT) is used to count or time external or internal events, generate pulse-width modulation (PWM) signals and generate IR-modulated codes.

There are up to four general-purpose timers available. See the device-specific data sheet for available timers and features.

Features

- General timing features, capture and compare
	- 3 Capture/Compare channels per timer
	- 16-bit counter width or
	- 24-bit counter width
- 8-bit prescaler
	- Configurable counter rate
	- Count from an external event
- Different counter modes
	- Count up once
	- Count up repeatedly
	- Count up and down repeatedly
	- Start counting on the configurable event
	- Quadrature decoding (QDEC)
- 15 different channel Capture/Compare actions
	- Period and pulse width measurement
	- Three capture actions
	- 12 compare actions
- Filtering on capture inputs
- Generate PWM
	- Complementary PWM outputs
	- Programmable deadband insertion
	- Park Mode on fault, sets the DIO to a predetermined state upon fault
- IR signal generation
- Generate interrupts, DMA requests, and ADC triggers
- Possible to chain the timers together and synchronize them

10.2 Block Diagram

Figure 10-2. Multiple Timer Block Diagram

10.3 Functional Description

10.3.1 Prescaler

The prescaler is an 8-bit counter which counts down from the value PRECFG.TICKDIV to zero repeatedly. The rate of the down count is referred to as the prescaler clock. When the prescaler counter reaches zero, CNTR is updated. The rate of the CNTR update is referred to as the timer clock.

The prescaler can optionally run on the system clock (48MHz) or the TICKEN signal from the event fabric. This can be configured in the PRECFG.TICKSRC register field.

If the prescaler clock is configured to be the TICKEN event signal from the Event fabric, the source of the event must be subscribed by the EVTSVT.LGPT*x*TENSEL register.

The timer clock and prescaler clock determine the following:

- **Prescaler clock**
	- Timer clock
	- Prescaler event output update
	- Sampling of channel filter (optionally)
- **Timer clock**
	- CNTR rate
	- Channels update event outputs on this clock
	- Sampling of channel filter (optionally)
	- QDEC sampling

10.3.2 Counter

The value written to CTL.MODE[0:2] determines the counter mode as follows:

- UP ONCE: The timer counts from 0 to the selected target. The timer then becomes disabled.
- UP PER: The timer counts from 0 to the selected target, repeatedly.
- UPDWN PER: The timer counts from 0 to the selected target and decrements back to 0, repeatedly.
- QDEC: The timer functions as a quadrature decoder. IOC input 0, IOC input 1, and IOC input 2 are used respectively as PHA, PHB, and IDX inputs. IDX can be turned off by setting CH2CCFG.EDGE = NONE.
- SYNC_UP_ONCE: Same as UP_ONCE but the timer synchronizes to another timer. Choose which timer in STARTCFG.
- SYNC UP PER: Same as UP PER but the timer synchronizes to another timer. Choose which timer in STARTCFG.
- SYNC_UPDWN_PER: Same as SYNC_UPDWN_PER but the timer synchronizes to another timer. Choose which timer in STARTCFG.

Note

While the counter can be written, the intent is only to support the setting of an initial position in QDEC mode. The ability to write the counter in other modes while the timer is running is possible, but the resulting behavior is unpredictable.

10.3.3 Target

The Target TGT register sets the target value for the counter.

The Pipline Target PTGT register, if written to, is loaded into TGT on counter zero crossing.

The QDEC mode and the SYNC modes are further described in [Section 10.4.1](#page-486-0) and [Section 10.3.9](#page-485-0).

10.3.4 Channel Input Logic

Every channel has an input which is used when the channel is configured in a capture action. The channel input can come from different sources, can be filtered and goes through an edge detection logic before triggering the channel capture. See [Figure 10-3](#page-480-0) detailing the input logic.

Figure 10-3. Channel Input Logic

If the FAULT register is present, then enabling the FAULT logic uses channel 0 as fault input. The CnCFG.INPUT field configures if the input comes from the IOC or Event logic. The channel filter can be configured to require up to CHFILT.LOAD +1 consecutive input samples before the input is propagated to the edge detection logic. This can typically be used to avoid capturing glitches. After the channel filter, the input goes into the edge detection logic. This is configured in the CnCFG.EDGE field.

The different components of the capture data path are clocked as follows:

- The asynchronous IOC inputs are synchronized at the system clock (48MHz).
- The *channel filter*, if used, is either clocked at the system clock, timer clock, or prescaler clock.
- The *edge detect* logic is always clocked at the timer clock.

10.3.5 Channel Output Logic

Figure 10-4. Channel Output Logic

Each timer has the same number of outputs as channels, but each channel does not control a dedicated output. Instead, every channel can control every output. Which output each channel controls is configured in the CnCFG.OUTn fields.

The user can set and clear timer outputs manually by writing OUTCTL. Manual update of an output takes priority over automatic channel updates of the same output. Listed in decreasing order of priority, each output can:

- 1. Clear
- 2. Set
- 3. Toggle
- 4. Pulse (The output remains high for two counter clock periods, then goes low.)

An output can receive update requests from several channels at the same time. In this case, the output is updated according to the priority list. The output updated from a channel is decided by the channel action, CnCFG.CCACT.

10.3.6 Channel Actions

Each channel implements 15 different channel actions. Configured in CnCFG.CCACT, actions are categorized as one-shot and continuous:

- A one-shot channel action performs a function only once before the timer disables the channel.
- A continuous channel action performs a function until the user disables the channel.

Table 10-1 lists the 15 channel actions.

Table 10-1. Channel Actions

After configuration, the channel requests updates of enabled event outputs (set by CnCFG.OUT fields) according to the channel action description in the table above. There are three channel actions that require further description.

10.3.6.1 Period and Pulse Width Measurement

This channel action continuously captures the period and pulse width of the channel's input signal relative to the signal edge given by CnCFG.EDGE. The channel requests to set enabled events when CnCC.VALUE contains the signal period and PCnCC.VALUE contains signal pulse width. The channel function synchronizes the timer counter to the selected signal edge of the incoming signal. Hence:

The counter restarts regularly, so other channel actions must be chosen with this in mind.

• The channels configured for this channel action cannot perform measurements simultaneously. The measurements are done in a time-interleaved manner.

Example: Two channels in Timer Period and Pulse Width Capture

The timer measures the signal period and pulse width of two different signals A (From IO Controller or Event Fabric) and B (From IO Controller or Event Fabric). See [Chapter 18](#page-946-0) and [Section 4.3](#page-116-0) for more information on configuring the I/O Controller and Event Fabric.

In this example, both signals have periods less than the counter range. Hence, time-out detection as described in the register documentation is not required. Configure as follows:

- Channel 0:
	- C0CFG. CCACT = PER_PULSE_WIDTH_MEAS
	- $-$ C0CFG. OUT0 = 1
	- C0CFG.INPUT = EVT/IO (Signal A)
	- C0CFG.EDGE = RISING
- Channel 1:
	- C1CFG. CCACT = PER_PULSE_WIDTH_MEAS
	- $-$ C1CFG. OUT1 = 1
	- C1CFG.INPUT = EVT/IO (Signal B)
	- C1CFG.EDGE = FALLING
- Timer:
	- $-$ CTL.MODE = UP PER

[Figure 10-5](#page-483-0) shows how the timer counter first synchronizes to signal A. Channel 0 then captures the high phase of signal A into PC0CC at time t_0 . The period of signal A is captured in C0CC at time t_1 . At the same time, Channel 0 sets the event output 0 high, and the timer counter starts to synchronize with signal B. Channel 1 then captures the low phase of signal B into PC1CC at time $t₂$. Finally, the period of signal B is captured in C1CC at time $t₃$. At the same time, channel 1 sets the event output 1 high, and the timer counter starts to synchronize to signal A. The sequence then repeats itself until stopped by the user.

Figure 10-5. Period Pulse Width Measurement

10.3.6.2 Clear on Zero, Toggle on Compare Repeatedly

This channel action continuously:

- Clears the enabled output events when CNTR = 0
- Toggles the enabled output events when CNTR = CnCC

The channel generates a center-aligned PWM waveform when CTL.MODE = UPDWN_PER. The channel copies a new value written in PCnCC to CnCC when CNTR becomes 0. This action prevents jitter on the edges of the generated PWM signal. Similarly, the timer copies a new value written in PTGT to TGT when CNTR becomes 0. This action avoids period-jitter in PWM applications with time-varying periods.

Example: Center-Aligned PWM Generation by Channel 0

This example illustrates center-aligned PWM generation by channel 0. The waveform is synthesized on output 0. The timer period is kept static, and the target value is set to half the period. Configure as follows:

- Channel 0:
	- C0CFG.CCACT = CLR_ON_0_TGL_ON_CMP
	- $-$ C0CFG.OUT0 = 1
	- $-$ C₀CC = C₀
- Timer:
	- TARGET = PERIOD / 2
	- CTL.MODE = UPDWN_PER

Figure 10-6. Center-Aligned PWM

The duty-cycle of the generated PWM waveform is controlled by PC0CC updates. Waveform generation on event output 0 continues until aborted by the user.

If the user wants to stop/pause the PWM generation in a controlled manner, the following procedure is recommended:

- Set FAULT.CTL = ZEROCOND
- Then set ISET.FAULT. The counter then halts at CNTR $= 0$.
- The counter can then either be started again by clearing RIS.FAULT, or turned completely off by setting CTL.MODE = DIS.

10.3.6.3 Set on Zero, Toggle on Compare Repeatedly

This channel action continuously does the following:

- Sets the enabled output events when CNTR = 0
- Toggles the enabled output events when $CNTR = CnCC$

The channel generates an edge-aligned PWM waveform when CTL.MODE = UP PER. The channel copies a new value written in PCnCC to CnCC when CNTR becomes 0. This prevents jitter on the edges of the generated PWM signal. Similarly, the timer copies a new value written in PTGT to TGT when CNTR becomes 0. This avoids period-jitter in PWM applications with a time-varying period.

Example: Edge-Aligned PWM Generation by Channel 0

This example illustrates edge-aligned PWM generation by channel 0 (see below). The waveform is synthesized on event output 0. The timer period is kept static, and the target value is set to period minus 1. Configure as follows:

- Channel 0:
	- C0CFG.CCACT = SET_ON_0_TGL_ON_CMP
	- $-$ C0CFG. OUT0 = 1
	- C0CC = C0
- Timer:
	- $-$ TGT = PERIOD 1
	- CTL.MODE = UP_PER

Figure 10-7. Edge-Aligned PWM

The duty-cycle of the generated PWM waveform is controlled by PC0CC updates. Waveform generation on event output 0 continues until aborted by the user.

10.3.7 Channel Capture Configuration

The channel's capture source can be set by the LGPT.CnCFG[6] INPUT bit field. Here the bit field INPUT sets either the synchronous event from the event fabric or the asynchronous IOC inputs as the capture source. See [Chapter 18](#page-946-0) and [Section 4.3](#page-116-0) for more information on configuring the I/O controller and event fabric.

10.3.8 Channel Filters

The channel filter sets a window within which the input must remain stable; otherwise, the transition is not passed to the edge detection logic.

The channel filter counts down from CHFILT.LOAD[15:8] while two consecutive input samples are equal. If two consecutive input samples are unequal the filter counter is reloaded with LOAD. If the channel filter reaches zero the input is passed to the edge detection logic. The filter delays the input signal by at least LOAD + 1 filter clock cycles.

When writing CTL.MODE to any other value than disabled (0x0) the internal channel filter counter is loaded with the LOAD value. Do not change the CHFILT register while the timer is running and CTL.MODE[2:0] is not disabled (0x0).

10.3.8.1 Setting up the Channel Filters

To set up the channel filters in LGPT follow these steps:

- Set the channel filter sample period by setting CHFILT.MODE:
	- CHFILT.MODE = BYPASS: No filter is used.
	- CHFILT.MODE = CLK: 48MHz sample rate (CLKSVT)
	- CHFILT.MODE = TICKCLK: Sample same as PRECFG.TICKSRC
	- CHFILT.MODE = TIMERCLK: The sample rate is the same as the counter rate.
- Set the CHFILT.LOAD value.
- Start LGPT.

When configuring the channel filter make sure the channel filter period is not shorter than the timer clock period. That is,

(Channel filter clock period) × (CHFILT.LOAD) > timer clock period.

If this is not satisfied capture events can be missed.

10.3.9 Synchronize Multiple LGPT Timers

The STARTCFG register can be used to synchronize multiple timers. The LGPT timers are configured in the following manner to synch to LGPT0:

- Configure LGPT1.STARTCFG = 1 and LGPT1.CTL.MODE in one of the SYNC modes.
- Configure LGPT2.STARTCFG = 1 and LGPT2.CTL.MODE in one of the SYNC modes.
- Configure LGPT3.STARTCFG = 1 and LGPT3.CTL.MODE in one of the SYNC modes.
- Start LGTP0 in the wanted mode.

RUMENTS

EXAS

The timers are started when LGPT0 starts by changing the CTL.MODE field from SYNC mode to the respective active mode.

10.3.10 Interrupts, ADC Trigger, and DMA Request

Each timer can generate an Interrupt request, ADC trigger, and DMA request output event. These output events can be triggered on different internal timer events. The different internal events can be viewed in the RIS register.

If one or more of the fields in the IMASK register are set high, the timer sends out an interrupt event when the internal timer event corresponding to the fields set in IMASK occurs.

These internal timer events can also set the ADC trigger or DMA request depending on the configuration of the ADCTRG.SRC and DMA.REQ field. That is, the ADC trigger and DMA request output events are generated when the corresponding interrupt is set in the RIS register.

Below are some important side effects regarding the Interrupts, ADC trigger, and DMA request.

- Reading/writing to the CnCC or PCnCC register shall clear the corresponding channel interrupt.
- Reading/writing to NC (No Clear) registers does not have any side effects on interrupts.
- Reading/writing to PTGT or TGT clears both RIS.ZERO and RIS.TGT.
- The CMP interrupts are updated on the timer clock. These interrupts trigger at the same time as a CMP event.
- The ZERO and TGT interrupts trigger after one system clock cycle when CNTR = ZERO/TARGET.
- The field CTL.INTP gets set when the ZERO and TGT interrupts are set. This field decides if the interrupts are set at the beginning of the timer period or at the end of the timer period.
- The RIS.ZERO interrupt is not set when starting the timer.
- Note that if you have a short timer period, and you have configured the LGPT to set the interrupt output on both ZERO and TGT, you can accidentally clear both ZERO and TGT when reading/writing to PTGT/TGT. This depends on the CPU's response time. To ensure the ZERO and TGT interrupts are received, use PTGTNC/TGTNC and clear the corresponding interrupt by writing to RIS.ICLR.
- If the µDMA request is used in addition to the interrupt make sure that a write/read does not clear unhandled interrupt requests. As an example, if the µDMA updates PTGT on ZERO interrupt and the CPU does some external handling on TGT interrupt, then if the timer period is short, the µDMA write to PTGT can clear the unhandled TGT interrupt. This can be avoided by letting the µDMA write to PTGTNC and letting the CPU clear both TGT and ZERO.

10.4 Timer Modes

10.4.1 Quadrature Decoder

The Phase A (PHA), Phase B (PHB) and IDX signals are input events of channel 0, channel 1, and channel 2, respectively. PHA and PHB are required and IDX is optional. The signals are typically provided from an incremental encoder. An incremental encoder can provide two outputs which indicate a linear or a rotary motion. The output of the incremental encoder is typically a 90° shifted square wave and is provided as an input to the LGPT. When enabled in QDEC mode, the LGPT is used to decode the quadrature-encoded data to provide

information on the relative positioning and movement of a linear or rotary motion. The accumulation of the counter value in LGPT with respect to PHA/PHB follows the following table:

To setup LGPT in QDEC mode follow these steps:

- Configure where the input is from, IOC or event fabric. Normally this is IOC:
	- $-$ PHA: C0CFG.INPUT = 1 (IOC)
	- $-$ PHB: C1CFG.INPUT = 1 (IOC)
- (Optional) IDX: C2CFG.INPUT = 1 (IOC)
- (Optional) If IDX is used set C2CFG.EDGE != 0.
- Set the sample rate. Use PRECFG.TICKDIV/TICKSRC to set the sample rate. The sample rate is:
	- $-$ TICKSRC = 0: 48MHz / (PRECFG.TICKDIV + 1)
	- TICKSRC !=0: (ticken freq) / (PREVFG.TICKDIV + 1)
- Configure TGT and PTGT.
- (Optional) Enable channel filters. See [Section 10.3.8](#page-485-0)
- . • (Optional) Enable QDEC interrupts:
	- (Optional) Set IMASK.DBLTRANS to get the interrupt when a double transition occurs. This indicates that the sampling rate is too low.
	- (Optional) Set IMASK.CNTRCHNG to get the interrupt when the counter changes. This indicates a movement of the measuring device.
	- (Optional) Set IMASK.DIRCHNG to get the interrupt when the direction of the counter changes.
- (Optional) Configure PREEVENT if you want a high output signal just before the sampling; for example, turn on an LED.
- Start timer in QDEC by writing CTL.MODE= QDEC_MODE.

[Figure 10-8](#page-488-0) shows the QDEC-related signals with PREEVENT.

www.ti.com *General Purpose Timers (LGPT)*

Figure 10-8. QDEC Example with PREEVENT

10.4.2 DMA

The register DMA is used to enable DMA requests. The DMA.REQ field sets which interrupt event generates a DMA request. The request is a pulse (one system clock period) which is generated when the corresponding interrupt is set in the RIS register. Upon a DMA request defined by REQ an internal address pointer is set to RWADDR*4. Every access to DMARW increments the internal pointer by 4 such that the next DMA access is to the next register.

The internal pointer stops after RWCNTR increments. Further access is ignored.

Below is an example of how to setup DMA and DMARW for updating PTGT, PC0CC, PC1CC when the counter hits zero.

- Set DMA.REQ = 2
- Set DMA.RWADDR = 63 (The PTGT address is 63×4=0xFC)
- Set DMA.RWCNTR = 2 (The PC1CC address is $63 \times 4 + 2 \times 4 = 0 \times 104$)
- Start timer in required mode.
- Upon receiving the DMA request the DMA should make at least three writes to DMARW, which will be as if writing to PTGT, PC0CC then PC1CC. Any other read/writes to DMARW will be ignored.

10.4.3 IR Generation

By using LGPT0 and LGPT1 the timers can generate IR codes with minimal software interaction. By enabling IRGEN.CTL in LGPT0 an AND gate is set between T0C0 and T1C0, the output of this AND gate replaces T0C0. In IR generation mode LGPT0 generates the carrier wave, while LGP1 works as the modulator.

Figure 10-9. LGPT IR Generation

Below is an example on how to set up the timers for IR with a 38 kHz carrier wave.

LGPT0 (Carrier wave generation):

• Set the PRECFG.TICKDIV and TGT to fulfill the following equation:

 $(48MHz)/((PRECFG.TICKDIV+1) \times (TGT+1)) =$ Wanted Frequency (for example, 38kHz)

For example, PRECFG.TICKDIV = 2 and TGT 420. This gives a carrier wave of approximately 38kHz (Theoretically 38.00475kHz).

- Set C0CC = 210 to give roughly 50% duty cycle.
- Set C0CFG.CCACT = TGL_ON_CMP.
- Set IRGEN.CTL = 1.
- Start timer in up-periodic. CTL.MODE = 2

Configure EVTSVT

Set EVTSVT.LGPT1TENSEL = LGPT0C0.

LGPT1 (Modulator, example for the NEC protocol)

- Set PRECFG.TICKSRC = FALL_TICK
- Set C0CFG.CCACT = SET_ON_0_TGL_ON_CMP, C0CFG.OUT0 = 1
- Set TGT to the length of the symbol.
- Set C0CC to the number of 38kHz pulses in the symbol.
- Update PTGT on RIS. ZERO interrupt to send a new symbol.

10.4.4 Fault and Park

If LGPTn.DESCEX[18] HBDF (Has deadband, Fault, and Park logic) bit is set to one, the LGPT implements the FAULT and PARK registers. The FAULT register is used to stop the timer upon an active fault input signal from the IOC. The PARK register can be used to set the IOC outputs of the LGPT to a given state when the timer has stopped as a result of fault.

The fault input overrides channel 0 IOC input when FAULT.CTL != DIS. See [Figure 10-3.](#page-480-0)

This means that channel 0 receives fault as input signal when COCFG.INPUT = IO and FAULT.CTL != DIS. CHFILT can be used to avoid glitching on the fault input. Fault is level triggered, the polarity is set by the C0CFG.EDGE field. Here C0CFG.EDGE = RISE gives active high and C0CFG.EDGE = FALL gives active low polarity.

Set the Fault mode by setting FAULT.CTL. There are four different modes:

- **DIS:** The counter ignores the fault input.
- **IMMEDIATE:** In this mode the counter stops immediately on an active fault input (2 system clock cycles of synch delay is expected). This is done by hardware by setting CTL.MODE = DIS. To start the counter software must set CTL.MODE != DIS. The RIS.FAULT interrupt is also set immediately on active fault input. If

the RIS.FAULT input is cleared, it will not be set again while CTL.MODE == DIS even though the fault input is active. This is because the 2 stage synchronizers and the channel filter is not active while CTL.MODE == DIS. If the counter is started by setting CTL.MODE != DIS when the fault input is active it will immediately stop the counter and set RIS.FAULT.

- **ZEROCOND:** In this mode the counter stops when CNTR = 0 after an active fault input. If the RIS.FAULT flag has been cleared by software before CNTR= 0, and the fault input is inactive, the counter will continue as normal. When the counter stops on zero, it can be started again by clearing the RIS.FAULT flag. If you want to change the counter mode you should set CTL.MODE = DIS, clear the RIS.FAULT interrupt, then start timer in required mode. The channel filter will keep running while the CNTR is halted at zero. This ensures an up-to-date fault input.
- **IRQ**: In this mode only the RIS.FAULT interrupt is set on active fault.

General notes on Fault:

- When the channel filter is used together with Fault, and the timer is restarted, the fault input will not be evaluated before CHFILT.LOAD number of consecutive equal samples. This means that an active fault could have been present when the timer started (by setting CTL.MODE != DIS), but the timer will not stop before CHFILT.LOAD samples.
- In IMMEDIATE mode clear RIS.FAULT to start the timer again. Not doing so will immediately stop the timer upon start.

Example setup of Fault and Park.

- Set FAULT.CTL to wanted mode.
- Set C0CFG.EDGE = RISE/FALL. Here RISE = active high, and FALL = active low.
- Set C0CFG.INPUT = IO.
- (Optional) Config CHFILT
- (Optional) Config IMASK to set CPU interrupt on fault. Typically required.
- (Optional) Config PARK.
- Start timer in wanted mode.

[Figure 10-10](#page-491-0) and [Figure 10-11](#page-491-0) illustrate the consequences of some of the possible Fault and Park configurations.

Figure 10-11. Fault and Park - Zero Condition

10.4.5 Deadband

If the SYS_HDBF=1 the LGPT can optionally insert a deadband transition in a reference PWM signal. Deadband insertion is accomplished by taking a reference pulse width modulated signal and generating two pulse width modulated signals (IOn and IO Cn) of the same frequency but with a deadband period inserted between the signals. This is shown in Figure 10-12.

Figure 10-12. Deadband Insertion

As shown in Figure 10-12 RISEDLY and FALLDLY fields from the DBDLY register are added with a value of 1 during deadband insertion. Both IO and IO_C signals are also one system clock cycled delayed due to the deadband insertion logic.

Note

- Configuring RISEDLY longer than or equal to the pulse width of the reference signal results in a constant low IO output.
- Configuring FALLDLY longer than or equal to the low pulse width of the reference signal results in a constant low IO_C output.

Example Setup of Deadband on IO0 and IO_C0

- Configure PWM output as required on channel 0. See [Section 10.3.6.2](#page-483-0)
- Set PWM output to be generated on output 0 by setting C0CFG.OUT0 = 1
- Set wanted fall/rise delay by setting DBDLY.RISEDLY and DBDLY.FALLDLY.
- Set DBCTL to generate a deadband on IO0 and IO_C0 by setting DBCTL.IO0 = 1.
- Start the timer by writing to CTL.

10.4.6 Deadband, Fault, and Park

An important feature to maintain when a deadband is used together with fault and park is to never make a switch on the IO outputs without deadband insertion. When the park values for IO and IO C are opposite this switch is trivial, as this corresponds to a switch done under normal PWM deadband operation. See [Figure 10-13.](#page-493-0)

Figure 10-13. Deadband Switch to Opposite Park States

If the IO and IO C park values are equal the switch is not trivial. To maintain a deadband insertion between switches, the implementation principle is as follows:

- When park is activated (either from fault or debug) the deadband reference input is set to IO park state immediately.
- This will ensure that the IO output gets set to park state after a fall/rise delay.
- When the delay is finished, meaning that the IO output is in the park state, this output is "locked" to the park state. The deadband logic does not control this output anymore.
- At the same time as the IO output is locked, the deadband reference signal is switched to the inverse of the IO C park state. This then sets IO C to the IO C park state after a fall/rise delay.
- As the IO output is locked, the output does not change as the deadband reference signal changes.

When using this method, the IO and IO C outputs can use (FALLDLY+RISEDLY+2) cycles before settling in the park state when the IO and IO C outputs are equal. The IO and IO C outputs use FALLDLY+1 or RISEDLY+1 to settle when the IO and IO C outputs are opposite.

Figure 10-14. Deadband Switch to Equal Park States

In Figure 10-14 Park active is an internal signal set by either Fault or Debug depending on the configuration. Park active is set one clock cycle after Fault or Debug is registered.

10.4.7 Example Application: Brushless DC (BLDC) Motor

The LGPT can be used to drive a BLDC motor. Consider a BLDC motor with three half bridges, this requires three or more channels. In this scenario, the three IOC and the three IOC complementary outputs of one LGPT are connected to a motor driver or directly to the half bridges. See [Figure 10-15.](#page-494-0)

Figure 10-15. BLDC Application Example

Here each half bridge is controlled by an IOC and IOC complementary pair, that is, PWM0 and PWM1 correspond to IOC[0] and IOC_C[0], PWM2 and PWM3 to IOC[1] and IOC_C[1], and so on. To operate the motor in a basic fashion current is driven through two of the inductors at a time in a sequential pattern. This is done by switching the transistors in a distinct pattern, see Figure 10-16.

Figure 10-16. Example of Transition Phases to Drive a BLDC Motor

Notice that the high time of each transistor consists of a PWM signal (as illustrated in Q0). The duty cycle of the PWM signal corresponds to the current that is driven through the inductors and consequently the motor speed/load. The PWM can be generated as mentioned in [Section 10.3.6.2.](#page-483-0) The software interactions required to operate the motor (assuming Q0 is connected to IOC[0] and Q1 is connected to IOC_C[0], and so on) are as follows:

SW operations:

- Phase 1: Configure IOCTL to invert IOC_C[0] (Q1) and let IOC[1] (Q2) out. All other outputs are configured low.
- Phase 2: Configure IOCTL to invert IOC_C[0] (Q1) and let IOC[2] (Q4) out. All other outputs are configured low.
- Phase 3: Configure IOCTL to invert IOC_C[1] (Q3) and let IOC[2] (Q4) out. All other outputs are configured low.
- Phase 4: Configure IOCTL to invert IOC_C[1] (Q3) and let IOC[0] (Q0) out. All other outputs are configured low.
- Phase 5: Configure IOCTL to invert IOC_C[2] (Q5) and let IOC[0] (Q0) out. All other outputs are configured low.
- Phase 6: Configure IOCTL to invert IOC_C[2] (Q5) and let IOC[1] (Q2) out. All other outputs are configured low.

Software needs a signal to determine when to change between the different phases, this can for example be done by an ADC measuring the back (EMF) Electromotive Force at the inactive inductor. The software can also change phases only on a ZERO interrupt from LGPT to ensure complete PWM pulses during phase changes.

10.5 LGPT0 Registers

Table 10-4 lists the memory-mapped registers for the LGPT0 registers. All register offset addresses not listed in Table 10-4 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 10-5 shows the codes that are used for access types in this section.

Table 10-5. LGPT0 Access Type Codes

10.5.1 DESC Register (Offset = 0h) [Reset = DE491010h]

DESC is shown in Table 10-6.

Return to the [Summary Table.](#page-496-0)

Description Register.

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 10-6. DESC Register Field Descriptions

10.5.2 DESCEX Register (Offset = 4h) [Reset = 000A38C3h]

DESCEX is shown in Table 10-7.

Return to the [Summary Table.](#page-496-0)

Description Extended

This register describes the parameters of the LGPT.

Table 10-7. DESCEX Register Field Descriptions

10.5.3 STARTCFG Register (Offset = 8h) [Reset = 00000000h]

STARTCFG is shown in Table 10-8.

Return to the [Summary Table.](#page-496-0)

Start Configuration

This register is only for when CTL.MODE is configured to one of the SYNC modes. This register defines when this LGPT starts.

Table 10-8. STARTCFG Register Field Descriptions

10.5.4 CTL Register (Offset = Ch) [Reset = 00000000h]

CTL is shown in Table 10-9.

Return to the [Summary Table.](#page-496-0)

Timer Control

Table 10-9. CTL Register Field Descriptions

Table 10-9. CTL Register Field Descriptions (continued)

10.5.5 OUTCTL Register (Offset = 10h) [Reset = 00000000h]

OUTCTL is shown in Table 10-10.

Return to the [Summary Table.](#page-496-0)

Output Control

Set and clear individual outputs manually. Manual update of an output takes priority over automatic channel updates to the same output. It is not possible to set and clear an output at the same time, such requests will be neglected.

An output can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an output at the same time.

All outputs are connected to the event fabric and the IO controller. The outputs going to the IO controller have an aditional complementary output, this output is the inverted IO output. Both the IO and the IO complementary outputs are passed through an IO Controller, see IOCTL.

Table 10-10. OUTCTL Register Field Descriptions

10.5.6 CNTR Register (Offset = 14h) [Reset = 00000000h]

CNTR is shown in Table 10-11.

Return to the [Summary Table.](#page-496-0)

Counter

The counter of this timer. After CTL.MODE is set the counter updates at the rate specified in PRECFG.

Table 10-11. CNTR Register Field Descriptions

10.5.7 PRECFG Register (Offset = 18h) [Reset = 00000000h]

PRECFG is shown in Table 10-12.

Return to the [Summary Table.](#page-496-0)

Clock Prescaler Configuration

This register is used to set the timer clock period. The prescaler is a counter which counts down from the value TICKDIV. When the prescaler counter reaches zero, CNTR is updated. The field TICKDIV effectively divides the prescaler tick source. The timer clock frequency can be calculated as TICKSRC/(TICKDIV+1).

Table 10-12. PRECFG Register Field Descriptions

10.5.8 PREEVENT Register (Offset = 1Ch) [Reset = 00000000h]

PREEVENT is shown in Table 10-13.

Return to the [Summary Table.](#page-496-0)

Prescaler Event

This register is used to output a logic high signal before the zero crossing of the prescaler counter. The output is routed to the IOC.

Table 10-13. PREEVENT Register Field Descriptions

10.5.9 CHFILT Register (Offset = 20h) [Reset = 00000000h]

CHFILT is shown in Table 10-14.

Return to the [Summary Table.](#page-496-0)

Channel Input Filter

This register is used to configure the filter on the channel inputs. The configuration is for all inputs.

The filter is enabled when a channel is in capture mode.

The input to the filter is passed to the edge detection logic if LOAD + 1 consecutive input samples are equal. The filter functions as a down counter, counting down every input sample.

If two consecutive samples are unequal, the filter counter restarts from LOAD.

If the filter counter reaches zero, the input signal is valid and passed to the edge detection logic.

The channel filter should only be configured while the CTL.MODE = DIS. Configuring the filter while the timer is running can result in unexpected behavior.

Table 10-14. CHFILT Register Field Descriptions

10.5.10 QDECSTAT Register (Offset = 34h) [Reset = 00000000h]

QDECSTAT is shown in Table 10-15.

Return to the [Summary Table.](#page-496-0)

Quadrature Decoder Status

This register can be used during QDEC mode to check the status of the quadrature decoder.

Table 10-15. QDECSTAT Register Field Descriptions

10.5.11 IRGEN Register (Offset = 38h) [Reset = 00000000h]

IRGEN is shown in Table 10-16.

Return to the [Summary Table.](#page-496-0)

IR Generation

Use this register to generate IR codes. When CTL = 1, an AND gate is enabled between IO output 0 in LGPT0 and IC output 0 in LGPT1. The output of the gate overrides IO output 0 in LGPT0. See OUTCTL for explanation of outputs.

To generate IR codes let LGPT0 generate the carrier wave on output 0. Set this output as tick input of LGPT1, with PRECFG.TICKSRC = FALL_TICK.

Generate wanted IR codes by adjusting LGPT1 PTGT and PC0CC.

Table 10-16. IRGEN Register Field Descriptions

10.5.12 DMA Register (Offset = 3Ch) [Reset = 00000000h]

DMA is shown in Table 10-17.

Return to the [Summary Table.](#page-496-0)

Direct Memory Accsess

This register is used to enable DMA requests from the timer and set the register addresses which the DMA will access (read/write).

Choose DMA request source by setting the REQ field. The setting of the corresponding interrupt in the RIS registers also sets the DMA request.

Upon a DMA request defined by REQ an internal address pointer is set to RWADDR*4. Every access to DMARW will increment the internal pointer by 4 such that the next DMA access will be to the next register. The internal pointer will stop after RWCNTR increments. Further access will be ignored.

Table 10-17. DMA Register Field Descriptions

10.5.13 DMARW Register (Offset = 40h) [Reset = 00000000h]

DMARW is shown in Table 10-18.

Return to the [Summary Table.](#page-496-0)

Direct Memory Access

This register is used by the DMA to access (read/write) register inside this LGPT module. Each access to this register will increment the internal DMA address counter. See DMA for description.

Table 10-18. DMARW Register Field Descriptions

10.5.14 ADCTRG Register (Offset = 44h) [Reset = 00000000h]

ADCTRG is shown in Table 10-19.

Return to the [Summary Table.](#page-496-0)

ADC Trigger

This register is used to enable ADC trigger from the timer.

Choose ADC trigger source by setting the SRC field. The setting of the corresponding interrupt in the RIS registers also sets the ADC trigger.

Table 10-19. ADCTRG Register Field Descriptions

10.5.15 IOCTL Register (Offset = 48h) [Reset = 00000000h]

IOCTL is shown in Table 10-20.

Return to the [Summary Table.](#page-496-0)

IO Controller

This register overrides the IO outputs.

Table 10-20. IOCTL Register Field Descriptions

10.5.16 IMASK Register (Offset = 68h) [Reset = 00000000h]

IMASK is shown in Table 10-21.

Return to the [Summary Table.](#page-496-0)

Interrupt mask.

This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

Table 10-21. IMASK Register Field Descriptions

10.5.17 RIS Register (Offset = 6Ch) [Reset = 00000000h]

RIS is shown in Table 10-22.

Return to the [Summary Table.](#page-496-0)

Raw interrupt status.

This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 10-22. RIS Register Field Descriptions

10.5.18 MIS Register (Offset = 70h) [Reset = 00000000h]

MIS is shown in Table 10-23.

Return to the [Summary Table.](#page-496-0)

Masked interrupt status.

This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 10-23. MIS Register Field Descriptions

10.5.19 ISET Register (Offset = 74h) [Reset = 00000000h]

ISET is shown in Table 10-24.

Return to the [Summary Table.](#page-496-0)

Interrupt set register.

This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 10-24. ISET Register Field Descriptions

10.5.20 ICLR Register (Offset = 78h) [Reset = 00000000h]

ICLR is shown in Table 10-25.

Return to the [Summary Table.](#page-496-0)

Interrupt clear register.

This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 10-25. ICLR Register Field Descriptions

10.5.21 IMSET Register (Offset = 7Ch) [Reset = 00000000h]

IMSET is shown in Table 10-26.

Return to the [Summary Table.](#page-496-0)

Interrupt mask set register.

Writing a 1 to a bit in this register will set the corresponding IMASK bit.

Table 10-26. IMSET Register Field Descriptions

10.5.22 IMCLR Register (Offset = 80h) [Reset = 00000000h]

IMCLR is shown in Table 10-27.

Return to the [Summary Table.](#page-496-0)

Interrupt mask clear register.

Writing a 1 to a bit in this register will clear the corresponding IMASK bit.

Table 10-27. IMCLR Register Field Descriptions

10.5.23 EMU Register (Offset = 84h) [Reset = 00000000h]

EMU is shown in Table 10-28.

Return to the [Summary Table.](#page-496-0)

Debug control

This register can be used to freeze the timer when CPU halts when HALT is set to 1. When HALT is set to 0, or when the CPU releases debug halt, the filters and edge detection logic is flushed and the timer starts. For setting a predefined output value during a CPU debug halt, PARK, if the timer has this register, should be configured additionally. If this timer does not have the PARK register a predefined output value during CPU halt is not possible.

Table 10-28. EMU Register Field Descriptions

10.5.24 C0CFG Register (Offset = C0h) [Reset = 00000000h]

C0CFG is shown in Table 10-29.

Return to the [Summary Table.](#page-496-0)

Channel 0 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-29. C0CFG Register Field Descriptions

Table 10-29. C0CFG Register Field Descriptions (continued)

Table 10-29. C0CFG Register Field Descriptions (continued)

10.5.25 C1CFG Register (Offset = C4h) [Reset = 00000000h]

C1CFG is shown in Table 10-30.

Return to the [Summary Table.](#page-496-0)

Channel 1 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode. The flush action uses two system clock periods. It prevents capture events caused by expired signal values

stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-30. C1CFG Register Field Descriptions

Table 10-30. C1CFG Register Field Descriptions (continued)

Table 10-30. C1CFG Register Field Descriptions (continued)

10.5.26 C2CFG Register (Offset = C8h) [Reset = 00000000h]

C2CFG is shown in Table 10-31.

Return to the [Summary Table.](#page-496-0)

Channel 2 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-31. C2CFG Register Field Descriptions

Table 10-31. C2CFG Register Field Descriptions (continued)

Table 10-31. C2CFG Register Field Descriptions (continued)

10.5.27 PTGT Register (Offset = FCh) [Reset = 00000000h]

PTGT is shown in Table 10-32.

Return to the [Summary Table.](#page-496-0)

Pipeline Target

A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.

If CTL.MODE != QDEC.

Target value for next counter period.

The timer will copy PTGT.VAL to TGT.VAL on the upcoming CNTR zero crossing only if PTGT.VAL has been written. The copy does not happen when restarting the timer.

This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC

The CNTR value is updated with VALUE on IDX if the counter is counting down. If the counter is counting up, CNTR is loaded with zero on IDX.

In this mode the VALUE is not loaded into TGT on zero crossing.

Table 10-32. PTGT Register Field Descriptions

10.5.28 PC0CC Register (Offset = 100h) [Reset = 00000000h]

PC0CC is shown in Table 10-33.

Return to the [Summary Table.](#page-496-0)

Pipeline Channel 0 Capture Compare

Table 10-33. PC0CC Register Field Descriptions

10.5.29 PC1CC Register (Offset = 104h) [Reset = 00000000h]

PC1CC is shown in Table 10-34.

Return to the [Summary Table.](#page-496-0)

Pipeline Channel 1 Capture Compare

Table 10-34. PC1CC Register Field Descriptions

10.5.30 PC2CC Register (Offset = 108h) [Reset = 00000000h]

PC2CC is shown in Table 10-35.

Return to the [Summary Table.](#page-496-0)

Pipeline Channel 2 Capture Compare

Table 10-35. PC2CC Register Field Descriptions

10.5.31 TGT Register (Offset = 13Ch) [Reset = 0000FFFFh]

TGT is shown in Table 10-36.

Return to the [Summary Table.](#page-496-0)

Target

User defined counter target.

A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.

Table 10-36. TGT Register Field Descriptions

10.5.32 C0CC Register (Offset = 140h) [Reset = 00000000h]

C0CC is shown in Table 10-37.

Return to the [Summary Table.](#page-496-0)

Channel 0 Capture Compare

Table 10-37. C0CC Register Field Descriptions

10.5.33 C1CC Register (Offset = 144h) [Reset = 00000000h]

C1CC is shown in Table 10-38.

Return to the [Summary Table.](#page-496-0)

Channel 1 Capture Compare

Table 10-38. C1CC Register Field Descriptions

10.5.34 C2CC Register (Offset = 148h) [Reset = 00000000h]

C2CC is shown in Table 10-39.

Return to the [Summary Table.](#page-496-0)

Channel 2 Capture Compare

Table 10-39. C2CC Register Field Descriptions

10.5.35 PTGTNC Register (Offset = 17Ch) [Reset = 00000000h]

PTGTNC is shown in Table 10-40.

Return to the [Summary Table.](#page-496-0)

Pipeline Target No Clear

Use this register to read or write to PTGT without clearing the RIS.ZERO and RIS.TGT interrupt.

Table 10-40. PTGTNC Register Field Descriptions

10.5.36 PC0CCNC Register (Offset = 180h) [Reset = 00000000h]

PC0CCNC is shown in Table 10-41.

Return to the [Summary Table.](#page-496-0)

Pipeline Channel 0 Capture Compare No Clear

Table 10-41. PC0CCNC Register Field Descriptions

10.5.37 PC1CCNC Register (Offset = 184h) [Reset = 00000000h]

PC1CCNC is shown in Table 10-42.

Return to the [Summary Table.](#page-496-0)

Pipeline Channel 1 Capture Compare No Clear

Table 10-42. PC1CCNC Register Field Descriptions

10.5.38 PC2CCNC Register (Offset = 188h) [Reset = 00000000h]

PC2CCNC is shown in Table 10-43.

Return to the [Summary Table.](#page-496-0)

Pipeline Channel 2 Capture Compare No Clear

Table 10-43. PC2CCNC Register Field Descriptions

10.5.39 TGTNC Register (Offset = 1BCh) [Reset = 0000FFFFh]

TGTNC is shown in Table 10-44.

Return to the [Summary Table.](#page-496-0)

Target No Clear

Use this register to read or write to TGT without clearing the RIS.ZERO and RIS.TGT interrupt.

Table 10-44. TGTNC Register Field Descriptions

10.5.40 C0CCNC Register (Offset = 1C0h) [Reset = 00000000h]

C0CCNC is shown in Table 10-45.

Return to the [Summary Table.](#page-496-0)

Channel 0 Capture Compare No Clear

Table 10-45. C0CCNC Register Field Descriptions

10.5.41 C1CCNC Register (Offset = 1C4h) [Reset = 00000000h]

C1CCNC is shown in Table 10-46.

Return to the [Summary Table.](#page-496-0)

Channel 1 Capture Compare No Clear

Table 10-46. C1CCNC Register Field Descriptions

10.5.42 C2CCNC Register (Offset = 1C8h) [Reset = 00000000h]

C2CCNC is shown in Table 10-47.

Return to the [Summary Table.](#page-496-0)

Channel 2 Capture Compare No Clear

Table 10-47. C2CCNC Register Field Descriptions

10.6 LGPT1 Registers

Table 10-48 lists the memory-mapped registers for the LGPT1 registers. All register offset addresses not listed in Table 10-48 should be considered as reserved locations and the register contents should not be modified.

Table 10-48. LGPT1 Registers (continued)

Complex bit access types are encoded to fit into small table cells. Table 10-49 shows the codes that are used for access types in this section.

Table 10-49. LGPT1 Access Type Codes

10.6.1 DESC Register (Offset = 0h) [Reset = DE491010h]

DESC is shown in Table 10-50.

Return to the [Summary Table.](#page-547-0)

Description Register.

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 10-50. DESC Register Field Descriptions

10.6.2 DESCEX Register (Offset = 4h) [Reset = 000618C3h]

DESCEX is shown in Table 10-51.

Return to the [Summary Table.](#page-547-0)

Description Extended

This register describes the parameters of the LGPT.

Table 10-51. DESCEX Register Field Descriptions

10.6.3 STARTCFG Register (Offset = 8h) [Reset = 00000000h]

STARTCFG is shown in Table 10-52.

Return to the [Summary Table.](#page-547-0)

Start Configuration

This register is only for when CTL.MODE is configured to one of the SYNC modes. This register defines when this LGPT starts.

Table 10-52. STARTCFG Register Field Descriptions

10.6.4 CTL Register (Offset = Ch) [Reset = 00000000h]

CTL is shown in Table 10-53.

Return to the [Summary Table.](#page-547-0)

Timer Control

Table 10-53. CTL Register Field Descriptions

Table 10-53. CTL Register Field Descriptions (continued)

10.6.5 OUTCTL Register (Offset = 10h) [Reset = 00000000h]

OUTCTL is shown in Table 10-54.

Return to the [Summary Table.](#page-547-0)

Output Control

Set and clear individual outputs manually. Manual update of an output takes priority over automatic channel updates to the same output. It is not possible to set and clear an output at the same time, such requests will be neglected.

An output can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an output at the same time.

All outputs are connected to the event fabric and the IO controller. The outputs going to the IO controller have an aditional complementary output, this output is the inverted IO output. Both the IO and the IO complementary outputs are passed through an IO Controller, see IOCTL.

10.6.6 CNTR Register (Offset = 14h) [Reset = 00000000h]

CNTR is shown in Table 10-55.

Return to the [Summary Table.](#page-547-0)

Counter

The counter of this timer. After CTL.MODE is set the counter updates at the rate specified in PRECFG.

Table 10-55. CNTR Register Field Descriptions

10.6.7 PRECFG Register (Offset = 18h) [Reset = 00000000h]

PRECFG is shown in Table 10-56.

Return to the [Summary Table.](#page-547-0)

Clock Prescaler Configuration

This register is used to set the timer clock period. The prescaler is a counter which counts down from the value TICKDIV. When the prescaler counter reaches zero, CNTR is updated. The field TICKDIV effectively divides the prescaler tick source. The timer clock frequency can be calculated as TICKSRC/(TICKDIV+1).

Table 10-56. PRECFG Register Field Descriptions

10.6.8 PREEVENT Register (Offset = 1Ch) [Reset = 00000000h]

PREEVENT is shown in Table 10-57.

Return to the [Summary Table.](#page-547-0)

Prescaler Event

This register is used to output a logic high signal before the zero crossing of the prescaler counter. The output is routed to the IOC.

Table 10-57. PREEVENT Register Field Descriptions

10.6.9 CHFILT Register (Offset = 20h) [Reset = 00000000h]

CHFILT is shown in Table 10-58.

Return to the [Summary Table.](#page-547-0)

Channel Input Filter

This register is used to configure the filter on the channel inputs. The configuration is for all inputs.

The filter is enabled when a channel is in capture mode.

The input to the filter is passed to the edge detection logic if LOAD + 1 consecutive input samples are equal. The filter functions as a down counter, counting down every input sample.

If two consecutive samples are unequal, the filter counter restarts from LOAD.

If the filter counter reaches zero, the input signal is valid and passed to the edge detection logic.

The channel filter should only be configured while the CTL.MODE = DIS. Configuring the filter while the timer is running can result in unexpected behavior.

Table 10-58. CHFILT Register Field Descriptions

10.6.10 FAULT Register (Offset = 24h) [Reset = 00000000h]

FAULT is shown in Table 10-59.

Return to the [Summary Table.](#page-547-0)

Fault

This register is used to configure the fault input logic.

Primary use scenario is to select CTL before starting the timer. Follow these steps to configure CTL while CTL.MODE is different from DIS:

- Set C0CFG.EDGE to NONE.

- Configure CTL.

- Wait for three system clock periods before setting C0CFG.EDGE different from NONE.

These steps prevent fault detection caused by expired signal values in synchronizers and edge-detection circuit.

Table 10-59. FAULT Register Field Descriptions

10.6.11 PARK Register (Offset = 28h) [Reset = 00000000h]

PARK is shown in Table 10-60.

Return to the [Summary Table.](#page-547-0)

Park

This register configures how the outputs should be set in Park mode. Park mode is either entered by debug halt or fault. Park mode is activated when the counter stops. Park mode is inactive when the counter starts. When park mode is active all outputs are set to their predefined states.

For IO output signals which have enabled deadband, a deadband insertion will be done before switching to the predefined state.

Table 10-60. PARK Register Field Descriptions

10.6.12 DBDLY Register (Offset = 2Ch) [Reset = 00000000h]

DBDLY is shown in Table 10-61.

Return to the [Summary Table.](#page-547-0)

Deadband Delay

This register is used to insert a deadband delay when generating complementary PWM signals. To enable deadband, on for example IO output 0, create a reference PWM signal on Output 0, then set DBCTL.IOC0 = EN. TBD: 12-bit width fall delay and rise delay may be excessive, if 8-bits are enough we can join DBDLY and DBCTL.

Table 10-61. DBDLY Register Field Descriptions

10.6.13 DBCTL Register (Offset = 30h) [Reset = 00000000h]

DBCTL is shown in Table 10-62.

Return to the [Summary Table.](#page-547-0)

Deadband Control

This register is used to enable deadband for IOC outputs.

Table 10-62. DBCTL Register Field Descriptions

10.6.14 DMA Register (Offset = 3Ch) [Reset = 00000000h]

DMA is shown in Table 10-63.

Return to the [Summary Table.](#page-547-0)

Direct Memory Accsess

This register is used to enable DMA requests from the timer and set the register addresses which the DMA will access (read/write).

Choose DMA request source by setting the REQ field. The setting of the corresponding interrupt in the RIS registers also sets the DMA request.

Upon a DMA request defined by REQ an internal address pointer is set to RWADDR*4. Every access to DMARW will increment the internal pointer by 4 such that the next DMA access will be to the next register. The internal pointer will stop after RWCNTR increments. Further access will be ignored.

Table 10-63. DMA Register Field Descriptions

10.6.15 DMARW Register (Offset = 40h) [Reset = 00000000h]

DMARW is shown in Table 10-64.

Return to the [Summary Table.](#page-547-0)

Direct Memory Access

This register is used by the DMA to access (read/write) register inside this LGPT module. Each access to this register will increment the internal DMA address counter. See DMA for description.

Table 10-64. DMARW Register Field Descriptions

10.6.16 ADCTRG Register (Offset = 44h) [Reset = 00000000h]

ADCTRG is shown in Table 10-65.

Return to the [Summary Table.](#page-547-0)

ADC Trigger

This register is used to enable ADC trigger from the timer.

Choose ADC trigger source by setting the SRC field. The setting of the corresponding interrupt in the RIS registers also sets the ADC trigger.

10.6.17 IOCTL Register (Offset = 48h) [Reset = 00000000h]

IOCTL is shown in Table 10-66.

Return to the [Summary Table.](#page-547-0)

IO Controller

This register overrides the IO outputs.

Table 10-66. IOCTL Register Field Descriptions

10.6.18 IMASK Register (Offset = 68h) [Reset = 00000000h]

IMASK is shown in Table 10-67.

Return to the [Summary Table.](#page-547-0)

Interrupt mask.

This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

Table 10-67. IMASK Register Field Descriptions

10.6.19 RIS Register (Offset = 6Ch) [Reset = 00000000h]

RIS is shown in Table 10-68.

Return to the [Summary Table.](#page-547-0)

Raw interrupt status.

This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 10-68. RIS Register Field Descriptions

10.6.20 MIS Register (Offset = 70h) [Reset = 00000000h]

MIS is shown in Table 10-69.

Return to the [Summary Table.](#page-547-0)

Masked interrupt status.

This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 10-69. MIS Register Field Descriptions

10.6.21 ISET Register (Offset = 74h) [Reset = 00000000h]

ISET is shown in Table 10-70.

Return to the [Summary Table.](#page-547-0)

Interrupt set register.

This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 10-70. ISET Register Field Descriptions

10.6.22 ICLR Register (Offset = 78h) [Reset = 00000000h]

ICLR is shown in Table 10-71.

Return to the [Summary Table.](#page-547-0)

Interrupt clear register.

This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 10-71. ICLR Register Field Descriptions

10.6.23 IMSET Register (Offset = 7Ch) [Reset = 00000000h]

IMSET is shown in Table 10-72.

Return to the [Summary Table.](#page-547-0)

Interrupt mask set register.

Writing a 1 to a bit in this register will set the corresponding IMASK bit.

Table 10-72. IMSET Register Field Descriptions

10.6.24 IMCLR Register (Offset = 80h) [Reset = 00000000h]

IMCLR is shown in Table 10-73.

Return to the [Summary Table.](#page-547-0)

Interrupt mask clear register.

Writing a 1 to a bit in this register will clear the corresponding IMASK bit.

Table 10-73. IMCLR Register Field Descriptions

10.6.25 EMU Register (Offset = 84h) [Reset = 00000000h]

EMU is shown in Table 10-74.

Return to the [Summary Table.](#page-547-0)

Debug control

This register can be used to freeze the timer when CPU halts when HALT is set to 1. When HALT is set to 0, or when the CPU releases debug halt, the filters and edge detection logic is flushed and the timer starts. For setting a predefined output value during a CPU debug halt, PARK, if the timer has this register, should be configured additionally. If this timer does not have the PARK register a predefined output value during CPU halt is not possible.

Table 10-74. EMU Register Field Descriptions

10.6.26 C0CFG Register (Offset = C0h) [Reset = 00000000h]

C0CFG is shown in Table 10-75.

Return to the [Summary Table.](#page-547-0)

Channel 0 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode. The flush action uses two system clock periods. It prevents capture events caused by expired signal values

stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-75. C0CFG Register Field Descriptions

Bit	Field	Type	Reset	rapid TV-70. Ovor O Register Field Descriptions (continued) Description
$3-0$	CCACT	R/W	0h	Capture-Compare action. Capture-Compare action defines 15 different channel functions that
				utilize capture, compare, and zero events. In every compare event
				the timer looks at the current value of CNTR. The corresponding
				output event will be set 1 timer period after CNTR = C0CC.
				$0h = Disable channel$.
				1h = Set on capture, and then disable channel.
				Channel function sequence:
				- Set enabled outputs on capture event and copy CNTR.VAL to C0CC.VAL.
				- Disable channel.
				Primary use scenario is to select this function before starting the
				timer.
				Follow these steps to select this function while CTL.MODE is
				different from DIS:
				- Set CCACT to SET_ON_CAPT with no output enable. - Configure INPUT (optional).
				- Wait for three timer clock periods as defined in PRECFG before
				setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.
				These steps prevent capture events caused by expired signal values
				in edge-detection circuit.
				2h = Clear on zero, toggle on compare, and then disable channel.
				Channel function sequence: - Clear enabled outputs when CNTR VAL = 0 .
				- Toggle enabled outputs when COCC VAL = CNTR VAL.
				- Disable channel.
				Enabled outputs are set when C0CC VAL = 0 and CNTR VAL = 0 .
				3h = Set on zero, toggle on compare, and then disable channel.
				Channel function sequence:
				- Set enabled outputs when CNTR VAL = 0 . - Toggle enabled outputs when COCC VAL = CNTR VAL.
				- Disable channel.
				Enabled outputs are cleared when C0CC VAL = 0 and CNTR VAL =
				0.
				4h = Clear on compare, and then disable channel.
				Channel function sequence:
				- Clear enabled outputs when C0CC VAL = CNTR VAL. - Disable channel.
				5h = Set on compare, and then disable channel.
				Channel function sequence:
				- Set enabled outputs when C0CC.VAL = CNTR.VAL.
				- Disable channel.
				6h = Toggle on compare, and then disable channel.
				Channel function sequence: - Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
				- Disable channel.
				7h = Pulse on compare, and then disable channel.
				Channel function sequence:
				- Pulse enabled outputs when C0CC VAL = CNTR VAL.
				- Disable channel. The output is high for two timer clock periods.
				8h = Period and pulse width measurement.
				Continuously capture period and pulse width of the signal selected
				by INPUT relative to the signal edge given by EDGE.
				Set enabled outputs and RIS.COCC when COCC.VAL contains signal
				period and PC0CC VAL contains signal pulse width.
				Notes: - Make sure to configure INPUT and CCACT when CTL.MODE
				equals DIS, then set CTL.MODE to UP_ONCE or UP_PER.
				- The counter restarts in the selected timer mode when COCC.VAL
				contains the signal period.
				- If more than one channel uses this function, the channels will
				perform this function one at a time. The channel with lowest number
				has priority and performs the function first. Next measurement starts

Table 10-75. C0CFG Register Field Descriptions (continued)

Table 10-75. C0CFG Register Field Descriptions (continued)

10.6.27 C1CFG Register (Offset = C4h) [Reset = 00000000h]

C1CFG is shown in Table 10-76.

Return to the [Summary Table.](#page-547-0)

Channel 1 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-76. C1CFG Register Field Descriptions

Table 10-76. C1CFG Register Field Descriptions (continued)

Table 10-76. C1CFG Register Field Descriptions (continued)

10.6.28 C2CFG Register (Offset = C8h) [Reset = 00000000h]

C2CFG is shown in Table 10-77.

Return to the [Summary Table.](#page-547-0)

Channel 2 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode. The flush action uses two system clock periods. It prevents capture events caused by expired signal values

stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-77. C2CFG Register Field Descriptions

Table 10-77. C2CFG Register Field Descriptions (continued)

Table 10-77. C2CFG Register Field Descriptions (continued)

10.6.29 PTGT Register (Offset = FCh) [Reset = 00000000h]

PTGT is shown in Table 10-78.

Return to the [Summary Table.](#page-547-0)

Pipeline Target

A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.

If CTL.MODE != QDEC.

Target value for next counter period.

The timer will copy PTGT.VAL to TGT.VAL on the upcoming CNTR zero crossing only if PTGT.VAL has been written. The copy does not happen when restarting the timer.

This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC

The CNTR value is updated with VALUE on IDX if the counter is counting down. If the counter is counting up, CNTR is loaded with zero on IDX.

In this mode the VALUE is not loaded into TGT on zero crossing.

Table 10-78. PTGT Register Field Descriptions

10.6.30 PC0CC Register (Offset = 100h) [Reset = 00000000h]

PC0CC is shown in Table 10-79.

Return to the [Summary Table.](#page-547-0)

Pipeline Channel 0 Capture Compare

Table 10-79. PC0CC Register Field Descriptions

10.6.31 PC1CC Register (Offset = 104h) [Reset = 00000000h]

PC1CC is shown in Table 10-80.

Return to the [Summary Table.](#page-547-0)

Pipeline Channel 1 Capture Compare

Table 10-80. PC1CC Register Field Descriptions

10.6.32 PC2CC Register (Offset = 108h) [Reset = 00000000h]

PC2CC is shown in Table 10-81.

Return to the [Summary Table.](#page-547-0)

Pipeline Channel 2 Capture Compare

Table 10-81. PC2CC Register Field Descriptions

10.6.33 TGT Register (Offset = 13Ch) [Reset = 0000FFFFh]

TGT is shown in Table 10-82.

Return to the [Summary Table.](#page-547-0)

Target

User defined counter target.

A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.

Table 10-82. TGT Register Field Descriptions

10.6.34 C0CC Register (Offset = 140h) [Reset = 00000000h]

C0CC is shown in Table 10-83.

Return to the [Summary Table.](#page-547-0)

Channel 0 Capture Compare

Table 10-83. C0CC Register Field Descriptions

10.6.35 C1CC Register (Offset = 144h) [Reset = 00000000h]

C1CC is shown in Table 10-84.

Return to the [Summary Table.](#page-547-0)

Channel 1 Capture Compare

Table 10-84. C1CC Register Field Descriptions

10.6.36 C2CC Register (Offset = 148h) [Reset = 00000000h]

C2CC is shown in Table 10-85.

Return to the [Summary Table.](#page-547-0)

Channel 2 Capture Compare

Table 10-85. C2CC Register Field Descriptions

10.6.37 PTGTNC Register (Offset = 17Ch) [Reset = 00000000h]

PTGTNC is shown in Table 10-86.

Return to the [Summary Table.](#page-547-0)

Pipeline Target No Clear

Use this register to read or write to PTGT without clearing the RIS.ZERO and RIS.TGT interrupt.

Table 10-86. PTGTNC Register Field Descriptions

10.6.38 PC0CCNC Register (Offset = 180h) [Reset = 00000000h]

PC0CCNC is shown in Table 10-87.

Return to the [Summary Table.](#page-547-0)

Pipeline Channel 0 Capture Compare No Clear

Table 10-87. PC0CCNC Register Field Descriptions

10.6.39 PC1CCNC Register (Offset = 184h) [Reset = 00000000h]

PC1CCNC is shown in Table 10-88.

Return to the [Summary Table.](#page-547-0)

Pipeline Channel 1 Capture Compare No Clear

Table 10-88. PC1CCNC Register Field Descriptions

10.6.40 PC2CCNC Register (Offset = 188h) [Reset = 00000000h]

PC2CCNC is shown in Table 10-89.

Return to the [Summary Table.](#page-547-0)

Pipeline Channel 2 Capture Compare No Clear

Table 10-89. PC2CCNC Register Field Descriptions

10.6.41 TGTNC Register (Offset = 1BCh) [Reset = 0000FFFFh]

TGTNC is shown in Table 10-90.

Return to the [Summary Table.](#page-547-0)

Target No Clear

Use this register to read or write to TGT without clearing the RIS.ZERO and RIS.TGT interrupt.

Table 10-90. TGTNC Register Field Descriptions

10.6.42 C0CCNC Register (Offset = 1C0h) [Reset = 00000000h]

C0CCNC is shown in Table 10-91.

Return to the [Summary Table.](#page-547-0)

Channel 0 Capture Compare No Clear

Table 10-91. C0CCNC Register Field Descriptions

10.6.43 C1CCNC Register (Offset = 1C4h) [Reset = 00000000h]

C1CCNC is shown in Table 10-92.

Return to the [Summary Table.](#page-547-0)

Channel 1 Capture Compare No Clear

Table 10-92. C1CCNC Register Field Descriptions

10.6.44 C2CCNC Register (Offset = 1C8h) [Reset = 00000000h]

C2CCNC is shown in Table 10-93.

Return to the [Summary Table.](#page-547-0)

Channel 2 Capture Compare No Clear

Table 10-93. C2CCNC Register Field Descriptions

10.7 LGPT2 Registers

Table 10-94 lists the memory-mapped registers for the LGPT2 registers. All register offset addresses not listed in Table 10-94 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 10-95 shows the codes that are used for access types in this section.

Table 10-95. LGPT2 Access Type Codes

10.7.1 DESC Register (Offset = 0h) [Reset = DE491010h]

DESC is shown in Table 10-96.

Return to the [Summary Table.](#page-600-0)

Description Register.

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 10-96. DESC Register Field Descriptions

10.7.2 DESCEX Register (Offset = 4h) [Reset = 000238C3h]

DESCEX is shown in Table 10-97.

Return to the [Summary Table.](#page-600-0)

Description Extended

This register describes the parameters of the LGPT.

Table 10-97. DESCEX Register Field Descriptions

10.7.3 STARTCFG Register (Offset = 8h) [Reset = 00000000h]

STARTCFG is shown in Table 10-98.

Return to the [Summary Table.](#page-600-0)

Start Configuration

This register is only for when CTL.MODE is configured to one of the SYNC modes. This register defines when this LGPT starts.

Table 10-98. STARTCFG Register Field Descriptions

10.7.4 CTL Register (Offset = Ch) [Reset = 00000000h]

CTL is shown in Table 10-99.

Return to the [Summary Table.](#page-600-0)

Timer Control

Table 10-99. CTL Register Field Descriptions

Table 10-99. CTL Register Field Descriptions (continued)

10.7.5 OUTCTL Register (Offset = 10h) [Reset = 00000000h]

OUTCTL is shown in Table 10-100.

Return to the [Summary Table.](#page-600-0)

Output Control

Set and clear individual outputs manually. Manual update of an output takes priority over automatic channel updates to the same output. It is not possible to set and clear an output at the same time, such requests will be neglected.

An output can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an output at the same time.

All outputs are connected to the event fabric and the IO controller. The outputs going to the IO controller have an aditional complementary output, this output is the inverted IO output. Both the IO and the IO complementary outputs are passed through an IO Controller, see IOCTL.

Table 10-100. OUTCTL Register Field Descriptions

10.7.6 CNTR Register (Offset = 14h) [Reset = 00000000h]

CNTR is shown in Table 10-101.

Return to the [Summary Table.](#page-600-0)

Counter

The counter of this timer. After CTL.MODE is set the counter updates at the rate specified in PRECFG.

Table 10-101. CNTR Register Field Descriptions

10.7.7 PRECFG Register (Offset = 18h) [Reset = 00000000h]

PRECFG is shown in Table 10-102.

Return to the [Summary Table.](#page-600-0)

Clock Prescaler Configuration

This register is used to set the timer clock period. The prescaler is a counter which counts down from the value TICKDIV. When the prescaler counter reaches zero, CNTR is updated. The field TICKDIV effectively divides the prescaler tick source. The timer clock frequency can be calculated as TICKSRC/(TICKDIV+1).

Table 10-102. PRECFG Register Field Descriptions

10.7.8 PREEVENT Register (Offset = 1Ch) [Reset = 00000000h]

PREEVENT is shown in Table 10-103.

Return to the [Summary Table.](#page-600-0)

Prescaler Event

This register is used to output a logic high signal before the zero crossing of the prescaler counter. The output is routed to the IOC.

Table 10-103. PREEVENT Register Field Descriptions

10.7.9 CHFILT Register (Offset = 20h) [Reset = 00000000h]

CHFILT is shown in Table 10-104.

Return to the [Summary Table.](#page-600-0)

Channel Input Filter

This register is used to configure the filter on the channel inputs. The configuration is for all inputs.

The filter is enabled when a channel is in capture mode.

The input to the filter is passed to the edge detection logic if LOAD + 1 consecutive input samples are equal. The filter functions as a down counter, counting down every input sample.

If two consecutive samples are unequal, the filter counter restarts from LOAD.

If the filter counter reaches zero, the input signal is valid and passed to the edge detection logic.

The channel filter should only be configured while the CTL.MODE = DIS. Configuring the filter while the timer is running can result in unexpected behavior.

Table 10-104. CHFILT Register Field Descriptions

10.7.10 QDECSTAT Register (Offset = 34h) [Reset = 00000000h]

QDECSTAT is shown in Table 10-105.

Return to the [Summary Table.](#page-600-0)

Quadrature Decoder Status

This register can be used during QDEC mode to check the status of the quadrature decoder.

Table 10-105. QDECSTAT Register Field Descriptions

10.7.11 DMA Register (Offset = 3Ch) [Reset = 00000000h]

DMA is shown in Table 10-106.

Return to the [Summary Table.](#page-600-0)

Direct Memory Accsess

This register is used to enable DMA requests from the timer and set the register addresses which the DMA will access (read/write).

Choose DMA request source by setting the REQ field. The setting of the corresponding interrupt in the RIS registers also sets the DMA request.

Upon a DMA request defined by REQ an internal address pointer is set to RWADDR*4. Every access to DMARW will increment the internal pointer by 4 such that the next DMA access will be to the next register. The internal pointer will stop after RWCNTR increments. Further access will be ignored.

Table 10-106. DMA Register Field Descriptions

10.7.12 DMARW Register (Offset = 40h) [Reset = 00000000h]

DMARW is shown in Table 10-107.

Return to the [Summary Table.](#page-600-0)

Direct Memory Access

This register is used by the DMA to access (read/write) register inside this LGPT module. Each access to this register will increment the internal DMA address counter. See DMA for description.

Table 10-107. DMARW Register Field Descriptions

10.7.13 ADCTRG Register (Offset = 44h) [Reset = 00000000h]

ADCTRG is shown in Table 10-108.

Return to the [Summary Table.](#page-600-0)

ADC Trigger

This register is used to enable ADC trigger from the timer.

Choose ADC trigger source by setting the SRC field. The setting of the corresponding interrupt in the RIS registers also sets the ADC trigger.

10.7.14 IOCTL Register (Offset = 48h) [Reset = 00000000h]

IOCTL is shown in Table 10-109.

Return to the [Summary Table.](#page-600-0)

IO Controller

This register overrides the IO outputs.

Table 10-109. IOCTL Register Field Descriptions

10.7.15 IMASK Register (Offset = 68h) [Reset = 00000000h]

IMASK is shown in Table 10-110.

Return to the [Summary Table.](#page-600-0)

Interrupt mask.

This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

Table 10-110. IMASK Register Field Descriptions

10.7.16 RIS Register (Offset = 6Ch) [Reset = 00000000h]

RIS is shown in Table 10-111.

Return to the [Summary Table.](#page-600-0)

Raw interrupt status.

This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Bit	Field	Type	Reset	Description
$31 - 11$	RESERVED	R.	0h	Reserved
10	C ₂ C _C	R.	0h	Status of the C2CC interrupt. The interrupt is set when C2CC has capture or compare event. $0h = Cleared$ $1h = Set$
9	C ₁ CC	R.	0 _h	Status of the C1CC interrupt. The interrupt is set when C1CC has capture or compare event. $0h = Cleared$ $1h = Set$
8	COCC	R.	0h	Status of the C0CC interrupt. The interrupt is set when C0CC has capture or compare event. $0h = Cleared$ $1h = Set$
$\overline{7}$	RESERVED	R.	0 _h	Reserved
6	FAULT	R	0h	Status of the FAULT interrupt. The interrupt is set immediately on active fault input. $0h = Cleared$ $1h = Set$
5	IDX	R	0h	Status of the IDX interrupt. The interrupt is set when IDX is active. $0h = C$ leared $1h = Set$
4	DIRCHNG	R	0h	Status of the DIRCHNG interrupt. The interrupt is set when the direction of the counter changes. $0h = Cleared$ $1h = Set$
3	CNTRCHNG	R	0h	Status of the CNTRCHNG interrupt. The interrupt is set when the counter increments or decrements. $0h = Cleared$ $1h = Set$
2	DBLTRANS	R	0h	Status of the DBLTRANS interrupt. The interrupt is set when a double transition has happened during QDEC mode. $0h = Cleared$ $1h = Set$
$\mathbf{1}$	ZERO	R	0h	Status of the ZERO interrupt. The interrupt is set when CNTR = 0 . $0h =$ Cleared $1h = Set$
Ω	TGT	R	0h	Status of the TGT interrupt. The interrupt is set when CNTR = TGT. $0h = Cleared$ $1h = Set$

Table 10-111. RIS Register Field Descriptions

10.7.17 MIS Register (Offset = 70h) [Reset = 00000000h]

MIS is shown in Table 10-112.

Return to the [Summary Table.](#page-600-0)

Masked interrupt status.

This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 10-112. MIS Register Field Descriptions

10.7.18 ISET Register (Offset = 74h) [Reset = 00000000h]

ISET is shown in Table 10-113.

Return to the [Summary Table.](#page-600-0)

Interrupt set register.

This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 10-113. ISET Register Field Descriptions

10.7.19 ICLR Register (Offset = 78h) [Reset = 00000000h]

ICLR is shown in Table 10-114.

Return to the [Summary Table.](#page-600-0)

Interrupt clear register.

This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 10-114. ICLR Register Field Descriptions

10.7.20 IMSET Register (Offset = 7Ch) [Reset = 00000000h]

IMSET is shown in Table 10-115.

Return to the [Summary Table.](#page-600-0)

Interrupt mask set register.

Writing a 1 to a bit in this register will set the corresponding IMASK bit.

Table 10-115. IMSET Register Field Descriptions

10.7.21 IMCLR Register (Offset = 80h) [Reset = 00000000h]

IMCLR is shown in Table 10-116.

Return to the [Summary Table.](#page-600-0)

Interrupt mask clear register.

Writing a 1 to a bit in this register will clear the corresponding IMASK bit.

Table 10-116. IMCLR Register Field Descriptions

10.7.22 EMU Register (Offset = 84h) [Reset = 00000000h]

EMU is shown in Table 10-117.

Return to the [Summary Table.](#page-600-0)

Debug control

This register can be used to freeze the timer when CPU halts when HALT is set to 1. When HALT is set to 0, or when the CPU releases debug halt, the filters and edge detection logic is flushed and the timer starts. For setting a predefined output value during a CPU debug halt, PARK, if the timer has this register, should be configured additionally. If this timer does not have the PARK register a predefined output value during CPU halt is not possible.

Table 10-117. EMU Register Field Descriptions

10.7.23 C0CFG Register (Offset = C0h) [Reset = 00000000h]

C0CFG is shown in Table 10-118.

Return to the [Summary Table.](#page-600-0)

Channel 0 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode. The flush action uses two system clock periods. It prevents capture events caused by expired signal values

stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-118. C0CFG Register Field Descriptions

Table 10-118. C0CFG Register Field Descriptions (continued)

Table 10-118. C0CFG Register Field Descriptions (continued)

10.7.24 C1CFG Register (Offset = C4h) [Reset = 00000000h]

C1CFG is shown in Table 10-119.

Return to the [Summary Table.](#page-600-0)

Channel 1 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-119. C1CFG Register Field Descriptions

Table 10-119. C1CFG Register Field Descriptions (continued)

Table 10-119. C1CFG Register Field Descriptions (continued)

10.7.25 C2CFG Register (Offset = C8h) [Reset = 00000000h]

C2CFG is shown in Table 10-120.

Return to the [Summary Table.](#page-600-0)

Channel 2 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode. The flush action uses two system clock periods. It prevents capture events caused by expired signal values

stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-120. C2CFG Register Field Descriptions

Table 10-120. C2CFG Register Field Descriptions (continued)

Table 10-120. C2CFG Register Field Descriptions (continued)

10.7.26 PTGT Register (Offset = FCh) [Reset = 00000000h]

PTGT is shown in Table 10-121.

Return to the [Summary Table.](#page-600-0)

Pipeline Target

A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.

If CTL.MODE != QDEC.

Target value for next counter period.

The timer will copy PTGT.VAL to TGT.VAL on the upcoming CNTR zero crossing only if PTGT.VAL has been written. The copy does not happen when restarting the timer.

This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC

The CNTR value is updated with VALUE on IDX if the counter is counting down. If the counter is counting up, CNTR is loaded with zero on IDX.

In this mode the VALUE is not loaded into TGT on zero crossing.

Table 10-121. PTGT Register Field Descriptions

10.7.27 PC0CC Register (Offset = 100h) [Reset = 00000000h]

PC0CC is shown in Table 10-122.

Return to the [Summary Table.](#page-600-0)

Pipeline Channel 0 Capture Compare

Table 10-122. PC0CC Register Field Descriptions

10.7.28 PC1CC Register (Offset = 104h) [Reset = 00000000h]

PC1CC is shown in Table 10-123.

Return to the [Summary Table.](#page-600-0)

Pipeline Channel 1 Capture Compare

Table 10-123. PC1CC Register Field Descriptions

10.7.29 PC2CC Register (Offset = 108h) [Reset = 00000000h]

PC2CC is shown in Table 10-124.

Return to the [Summary Table.](#page-600-0)

Pipeline Channel 2 Capture Compare

Table 10-124. PC2CC Register Field Descriptions

10.7.30 TGT Register (Offset = 13Ch) [Reset = 0000FFFFh]

TGT is shown in Table 10-125.

Return to the [Summary Table.](#page-600-0)

Target

User defined counter target.

A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.

Table 10-125. TGT Register Field Descriptions

10.7.31 C0CC Register (Offset = 140h) [Reset = 00000000h]

C0CC is shown in Table 10-126.

Return to the [Summary Table.](#page-600-0)

Channel 0 Capture Compare

Table 10-126. C0CC Register Field Descriptions

10.7.32 C1CC Register (Offset = 144h) [Reset = 00000000h]

C1CC is shown in Table 10-127.

Return to the [Summary Table.](#page-600-0)

Channel 1 Capture Compare

Table 10-127. C1CC Register Field Descriptions

10.7.33 C2CC Register (Offset = 148h) [Reset = 00000000h]

C2CC is shown in Table 10-128.

Return to the [Summary Table.](#page-600-0)

Channel 2 Capture Compare

Table 10-128. C2CC Register Field Descriptions

10.7.34 PTGTNC Register (Offset = 17Ch) [Reset = 00000000h]

PTGTNC is shown in Table 10-129.

Return to the [Summary Table.](#page-600-0)

Pipeline Target No Clear

Use this register to read or write to PTGT without clearing the RIS.ZERO and RIS.TGT interrupt.

Table 10-129. PTGTNC Register Field Descriptions

10.7.35 PC0CCNC Register (Offset = 180h) [Reset = 00000000h]

PC0CCNC is shown in Table 10-130.

Return to the [Summary Table.](#page-600-0)

Pipeline Channel 0 Capture Compare No Clear

Table 10-130. PC0CCNC Register Field Descriptions

10.7.36 PC1CCNC Register (Offset = 184h) [Reset = 00000000h]

PC1CCNC is shown in Table 10-131.

Return to the [Summary Table.](#page-600-0)

Pipeline Channel 1 Capture Compare No Clear

Table 10-131. PC1CCNC Register Field Descriptions

10.7.37 PC2CCNC Register (Offset = 188h) [Reset = 00000000h]

PC2CCNC is shown in Table 10-132.

Return to the [Summary Table.](#page-600-0)

Pipeline Channel 2 Capture Compare No Clear

Table 10-132. PC2CCNC Register Field Descriptions

10.7.38 TGTNC Register (Offset = 1BCh) [Reset = 0000FFFFh]

TGTNC is shown in Table 10-133.

Return to the [Summary Table.](#page-600-0)

Target No Clear

Use this register to read or write to TGT without clearing the RIS.ZERO and RIS.TGT interrupt.

Table 10-133. TGTNC Register Field Descriptions

10.7.39 C0CCNC Register (Offset = 1C0h) [Reset = 00000000h]

C0CCNC is shown in Table 10-134.

Return to the [Summary Table.](#page-600-0)

Channel 0 Capture Compare No Clear

Table 10-134. C0CCNC Register Field Descriptions

10.7.40 C1CCNC Register (Offset = 1C4h) [Reset = 00000000h]

C1CCNC is shown in Table 10-135.

Return to the [Summary Table.](#page-600-0)

Channel 1 Capture Compare No Clear

Table 10-135. C1CCNC Register Field Descriptions

10.7.41 C2CCNC Register (Offset = 1C8h) [Reset = 00000000h]

C2CCNC is shown in Table 10-136.

Return to the [Summary Table.](#page-600-0)

Channel 2 Capture Compare No Clear

Table 10-136. C2CCNC Register Field Descriptions

10.8 LGPT3 Registers

Table 10-137 lists the memory-mapped registers for the LGPT3 registers. All register offset addresses not listed in Table 10-137 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 10-138 shows the codes that are used for access types in this section.

Table 10-138. LGPT3 Access Type Codes

10.8.1 DESC Register (Offset = 0h) [Reset = DE491010h]

DESC is shown in Table 10-139.

Return to the [Summary Table.](#page-650-0)

Description Register.

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 10-139. DESC Register Field Descriptions

10.8.2 DESCEX Register (Offset = 4h) [Reset = 000218D3h]

DESCEX is shown in Table 10-140.

Return to the [Summary Table.](#page-650-0)

Description Extended

This register describes the parameters of the LGPT.

Table 10-140. DESCEX Register Field Descriptions

10.8.3 STARTCFG Register (Offset = 8h) [Reset = 00000000h]

STARTCFG is shown in Table 10-141.

Return to the [Summary Table.](#page-650-0)

Start Configuration

This register is only for when CTL.MODE is configured to one of the SYNC modes. This register defines when this LGPT starts.

Table 10-141. STARTCFG Register Field Descriptions

10.8.4 CTL Register (Offset = Ch) [Reset = 00000000h]

CTL is shown in Table 10-142.

Return to the [Summary Table.](#page-650-0)

Timer Control

Table 10-142. CTL Register Field Descriptions

Table 10-142. CTL Register Field Descriptions (continued)

10.8.5 OUTCTL Register (Offset = 10h) [Reset = 00000000h]

OUTCTL is shown in Table 10-143.

Return to the [Summary Table.](#page-650-0)

Output Control

Set and clear individual outputs manually. Manual update of an output takes priority over automatic channel updates to the same output. It is not possible to set and clear an output at the same time, such requests will be neglected.

An output can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an output at the same time.

All outputs are connected to the event fabric and the IO controller. The outputs going to the IO controller have an aditional complementary output, this output is the inverted IO output. Both the IO and the IO complementary outputs are passed through an IO Controller, see IOCTL.

Table 10-143. OUTCTL Register Field Descriptions

10.8.6 CNTR Register (Offset = 14h) [Reset = 00000000h]

CNTR is shown in Table 10-144.

Return to the [Summary Table.](#page-650-0)

Counter

The counter of this timer. After CTL.MODE is set the counter updates at the rate specified in PRECFG.

Table 10-144. CNTR Register Field Descriptions

10.8.7 PRECFG Register (Offset = 18h) [Reset = 00000000h]

PRECFG is shown in Table 10-145.

Return to the [Summary Table.](#page-650-0)

Clock Prescaler Configuration

This register is used to set the timer clock period. The prescaler is a counter which counts down from the value TICKDIV. When the prescaler counter reaches zero, CNTR is updated. The field TICKDIV effectively divides the prescaler tick source. The timer clock frequency can be calculated as TICKSRC/(TICKDIV+1).

Table 10-145. PRECFG Register Field Descriptions

10.8.8 PREEVENT Register (Offset = 1Ch) [Reset = 00000000h]

PREEVENT is shown in Table 10-146.

Return to the [Summary Table.](#page-650-0)

Prescaler Event

This register is used to output a logic high signal before the zero crossing of the prescaler counter. The output is routed to the IOC.

Table 10-146. PREEVENT Register Field Descriptions

10.8.9 CHFILT Register (Offset = 20h) [Reset = 00000000h]

CHFILT is shown in Table 10-147.

Return to the [Summary Table.](#page-650-0)

Channel Input Filter

This register is used to configure the filter on the channel inputs. The configuration is for all inputs.

The filter is enabled when a channel is in capture mode.

The input to the filter is passed to the edge detection logic if LOAD + 1 consecutive input samples are equal. The filter functions as a down counter, counting down every input sample.

If two consecutive samples are unequal, the filter counter restarts from LOAD.

If the filter counter reaches zero, the input signal is valid and passed to the edge detection logic.

The channel filter should only be configured while the CTL.MODE = DIS. Configuring the filter while the timer is running can result in unexpected behavior.

Table 10-147. CHFILT Register Field Descriptions

10.8.10 DMA Register (Offset = 3Ch) [Reset = 00000000h]

DMA is shown in Table 10-148.

Return to the [Summary Table.](#page-650-0)

Direct Memory Accsess

This register is used to enable DMA requests from the timer and set the register addresses which the DMA will access (read/write).

Choose DMA request source by setting the REQ field. The setting of the corresponding interrupt in the RIS registers also sets the DMA request.

Upon a DMA request defined by REQ an internal address pointer is set to RWADDR*4. Every access to DMARW will increment the internal pointer by 4 such that the next DMA access will be to the next register. The internal pointer will stop after RWCNTR increments. Further access will be ignored.

Table 10-148. DMA Register Field Descriptions

10.8.11 DMARW Register (Offset = 40h) [Reset = 00000000h]

DMARW is shown in Table 10-149.

Return to the [Summary Table.](#page-650-0)

Direct Memory Access

This register is used by the DMA to access (read/write) register inside this LGPT module. Each access to this register will increment the internal DMA address counter. See DMA for description.

Table 10-149. DMARW Register Field Descriptions

10.8.12 ADCTRG Register (Offset = 44h) [Reset = 00000000h]

ADCTRG is shown in Table 10-150.

Return to the [Summary Table.](#page-650-0)

ADC Trigger

This register is used to enable ADC trigger from the timer.

Choose ADC trigger source by setting the SRC field. The setting of the corresponding interrupt in the RIS registers also sets the ADC trigger.

Table 10-150. ADCTRG Register Field Descriptions

10.8.13 IOCTL Register (Offset = 48h) [Reset = 00000000h]

IOCTL is shown in Table 10-151.

Return to the [Summary Table.](#page-650-0)

IO Controller

This register overrides the IO outputs.

Table 10-151. IOCTL Register Field Descriptions

10.8.14 IMASK Register (Offset = 68h) [Reset = 00000000h]

IMASK is shown in Table 10-152.

Return to the [Summary Table.](#page-650-0)

Interrupt mask.

This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

Table 10-152. IMASK Register Field Descriptions

10.8.15 RIS Register (Offset = 6Ch) [Reset = 00000000h]

RIS is shown in Table 10-153.

Return to the [Summary Table.](#page-650-0)

Raw interrupt status.

This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 10-153. RIS Register Field Descriptions

10.8.16 MIS Register (Offset = 70h) [Reset = 00000000h]

MIS is shown in Table 10-154.

Return to the [Summary Table.](#page-650-0)

Masked interrupt status.

This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 10-154. MIS Register Field Descriptions

10.8.17 ISET Register (Offset = 74h) [Reset = 00000000h]

ISET is shown in Table 10-155.

Return to the [Summary Table.](#page-650-0)

Interrupt set register.

This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 10-155. ISET Register Field Descriptions

10.8.18 ICLR Register (Offset = 78h) [Reset = 00000000h]

ICLR is shown in Table 10-156.

Return to the [Summary Table.](#page-650-0)

Interrupt clear register.

This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 10-156. ICLR Register Field Descriptions

10.8.19 IMSET Register (Offset = 7Ch) [Reset = 00000000h]

IMSET is shown in Table 10-157.

Return to the [Summary Table.](#page-650-0)

Interrupt mask set register.

Writing a 1 to a bit in this register will set the corresponding IMASK bit.

Table 10-157. IMSET Register Field Descriptions

10.8.20 IMCLR Register (Offset = 80h) [Reset = 00000000h]

IMCLR is shown in Table 10-158.

Return to the [Summary Table.](#page-650-0)

Interrupt mask clear register.

Writing a 1 to a bit in this register will clear the corresponding IMASK bit.

Table 10-158. IMCLR Register Field Descriptions

10.8.21 EMU Register (Offset = 84h) [Reset = 00000000h]

EMU is shown in Table 10-159.

Return to the [Summary Table.](#page-650-0)

Debug control

This register can be used to freeze the timer when CPU halts when HALT is set to 1. When HALT is set to 0, or when the CPU releases debug halt, the filters and edge detection logic is flushed and the timer starts. For setting a predefined output value during a CPU debug halt, PARK, if the timer has this register, should be configured additionally. If this timer does not have the PARK register a predefined output value during CPU halt is not possible.

Table 10-159. EMU Register Field Descriptions

10.8.22 C0CFG Register (Offset = C0h) [Reset = 00000000h]

C0CFG is shown in Table 10-160.

Return to the [Summary Table.](#page-650-0)

Channel 0 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-160. C0CFG Register Field Descriptions

Table 10-160. C0CFG Register Field Descriptions (continued)

Table 10-160. C0CFG Register Field Descriptions (continued)

10.8.23 C1CFG Register (Offset = C4h) [Reset = 00000000h]

C1CFG is shown in Table 10-161.

Return to the [Summary Table.](#page-650-0)

Channel 1 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode. The flush action uses two system clock periods. It prevents capture events caused by expired signal values

stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-161. C1CFG Register Field Descriptions

Table 10-161. C1CFG Register Field Descriptions (continued)

Table 10-161. C1CFG Register Field Descriptions (continued)

10.8.24 C2CFG Register (Offset = C8h) [Reset = 00000000h]

C2CFG is shown in Table 10-162.

Return to the [Summary Table.](#page-650-0)

Channel 2 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is:

- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.

- flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:

- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.

- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:

- Set EDGE to NONE.

- Configure CCACT.

- Wait for three system clock periods before setting EDGE different from NONE.

These steps prevent capture events caused by expired signal values in edge-detection circuit.

Table 10-162. C2CFG Register Field Descriptions

Table 10-162. C2CFG Register Field Descriptions (continued)

Table 10-162. C2CFG Register Field Descriptions (continued)

10.8.25 PTGT Register (Offset = FCh) [Reset = 00000000h]

PTGT is shown in Table 10-163.

Return to the [Summary Table.](#page-650-0)

Pipeline Target

A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.

If CTL.MODE != QDEC.

Target value for next counter period.

The timer will copy PTGT.VAL to TGT.VAL on the upcoming CNTR zero crossing only if PTGT.VAL has been written. The copy does not happen when restarting the timer.

This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC

The CNTR value is updated with VALUE on IDX if the counter is counting down. If the counter is counting up, CNTR is loaded with zero on IDX.

In this mode the VALUE is not loaded into TGT on zero crossing.

Table 10-163. PTGT Register Field Descriptions

10.8.26 PC0CC Register (Offset = 100h) [Reset = 00000000h]

PC0CC is shown in Table 10-164.

Return to the [Summary Table.](#page-650-0)

Pipeline Channel 0 Capture Compare

Table 10-164. PC0CC Register Field Descriptions

10.8.27 PC1CC Register (Offset = 104h) [Reset = 00000000h]

PC1CC is shown in Table 10-165.

Return to the [Summary Table.](#page-650-0)

Pipeline Channel 1 Capture Compare

Table 10-165. PC1CC Register Field Descriptions

10.8.28 PC2CC Register (Offset = 108h) [Reset = 00000000h]

PC2CC is shown in Table 10-166.

Return to the [Summary Table.](#page-650-0)

Pipeline Channel 2 Capture Compare

Table 10-166. PC2CC Register Field Descriptions

10.8.29 TGT Register (Offset = 13Ch) [Reset = 00FFFFFFh]

TGT is shown in Table 10-167.

Return to the [Summary Table.](#page-650-0)

Target

User defined counter target.

A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.

Table 10-167. TGT Register Field Descriptions

10.8.30 C0CC Register (Offset = 140h) [Reset = 00000000h]

C0CC is shown in Table 10-168.

Return to the [Summary Table.](#page-650-0)

Channel 0 Capture Compare

Table 10-168. C0CC Register Field Descriptions

10.8.31 C1CC Register (Offset = 144h) [Reset = 00000000h]

C1CC is shown in Table 10-169.

Return to the [Summary Table.](#page-650-0)

Channel 1 Capture Compare

Table 10-169. C1CC Register Field Descriptions

10.8.32 C2CC Register (Offset = 148h) [Reset = 00000000h]

C2CC is shown in Table 10-170.

Return to the [Summary Table.](#page-650-0)

Channel 2 Capture Compare

Table 10-170. C2CC Register Field Descriptions

10.8.33 PTGTNC Register (Offset = 17Ch) [Reset = 00000000h]

PTGTNC is shown in Table 10-171.

Return to the [Summary Table.](#page-650-0)

Pipeline Target No Clear

Use this register to read or write to PTGT without clearing the RIS.ZERO and RIS.TGT interrupt.

Table 10-171. PTGTNC Register Field Descriptions

10.8.34 PC0CCNC Register (Offset = 180h) [Reset = 00000000h]

PC0CCNC is shown in Table 10-172.

Return to the [Summary Table.](#page-650-0)

Pipeline Channel 0 Capture Compare No Clear

Table 10-172. PC0CCNC Register Field Descriptions

10.8.35 PC1CCNC Register (Offset = 184h) [Reset = 00000000h]

PC1CCNC is shown in Table 10-173.

Return to the [Summary Table.](#page-650-0)

Pipeline Channel 1 Capture Compare No Clear

Table 10-173. PC1CCNC Register Field Descriptions

10.8.36 PC2CCNC Register (Offset = 188h) [Reset = 00000000h]

PC2CCNC is shown in Table 10-174.

Return to the [Summary Table.](#page-650-0)

Pipeline Channel 2 Capture Compare No Clear

Table 10-174. PC2CCNC Register Field Descriptions

10.8.37 TGTNC Register (Offset = 1BCh) [Reset = 00FFFFFFh]

TGTNC is shown in Table 10-175.

Return to the [Summary Table.](#page-650-0)

Target No Clear

Use this register to read or write to TGT without clearing the RIS.ZERO and RIS.TGT interrupt.

Table 10-175. TGTNC Register Field Descriptions

10.8.38 C0CCNC Register (Offset = 1C0h) [Reset = 00000000h]

C0CCNC is shown in Table 10-176.

Return to the [Summary Table.](#page-650-0)

Channel 0 Capture Compare No Clear

Table 10-176. C0CCNC Register Field Descriptions

10.8.39 C1CCNC Register (Offset = 1C4h) [Reset = 00000000h]

C1CCNC is shown in Table 10-177.

Return to the [Summary Table.](#page-650-0)

Channel 1 Capture Compare No Clear

Table 10-177. C1CCNC Register Field Descriptions

10.8.40 C2CCNC Register (Offset = 1C8h) [Reset = 00000000h]

C2CCNC is shown in Table 10-178.

Return to the [Summary Table.](#page-650-0)

Channel 2 Capture Compare No Clear

Table 10-178. C2CCNC Register Field Descriptions

Chapter 11 System Timer (SYSTIM)

TEXAS INSTRUMENTS

This chapter discusses the features and configurations of the System Timer (SYSTIM) module.

11.1 Overview

SYSTIM is a 34-bit timer running at a resolution of 250ns with a low range (about 1.2hr) but high precision (of 250ns) that can be used by both the RF-Core and the system CPU. SYSTIM follows the RTC ([Chapter 12](#page-736-0)) and can only be used in device active state. The SYSTIM synchronizes with the RTC. Synchronization is done during start-up and continuously during the active state. When the device goes from standby, reset, or shutdown to active the value of the RTC time is loaded to SYSTIM with a resolution of 250ns.

SYSTIM has five channels:

- 3 channels with capture and compare dedicated to RF-Core
	- Channels 2, 3, and 4
	- These channels work with the 250ns compare and capture value.
	- These channels are reserved for radio functions.
- 1 channel with capture and compare for the system software
	- Channel 1
	- Works with the 1µs resolution compare and capture value
	- This channel is available for custom use cases.
- 1 channel in backup with capture and compare
	- Channel 0
	- Configurable for 1µs or 250ns resolution
	- This channel is reserved for TI Software functions.

11.2 Block Diagram

11.3 Functional Description

11.3.1 Common Channel Features

11.3.1.1 Compare Mode

A channel is automatically armed in compare mode by writing any value to the SYSTIM.CH*n*VAL[31:0] DATA bit field.

Once programmed in Compare mode, the channel generates an event when SYSTIM time reaches the programmed value.

The SYSTIM channel generates an event immediately if the value programmed is within a certain limit in the past. This limit is 4 seconds in the past for 1µs resolution channels. The limit is 1 second in the past for 250ns resolution channel.

11.3.1.2 Capture Mode

A channel can be armed in Capture mode by setting the SYSTIM.CH*n*CFG[0] MODE bit to 1.

In Capture mode, the channel captures the 32 bits of SYSTIM time based on the event that the channel receives. The resolution of these 32 bits is based on the type of channel used. The capture can be configured on different edges of the input event. For more details, refer to the SYSTIM.CH*n*CFG register.

By default, a channel is disarmed after capture happens. The SYSTIM.CH*n*CFG[0] MODE bit is cleared to 0.

11.3.1.3 Additional Channel Arming Methods

In addition to the previously mentioned methods for arming a channel, a channel can be armed by programming the ARMSET register. When the SYSTIM.CH*n*CFG[0] MODE bit is 0 and SYSTIM.ARMSET[*n*] CH*n* bit is set for that channel, the channel is armed in compare mode and starts comparison based on the current CH*n*VAL register value.

When SYSTIM.CH*n*CFG[3] REARM is set to 1, re-arm is enabled. The channel remains in continuous capture mode. Otherwise, the channel is in one-shot capture mode. Rearm is only valid for capture mode.

A channel can be disarmed by setting the SYSTIM.ARMCLR[*n*] CH*n* bit to 1. ARMCLR disarms the channel and resets the SYSTIM.CH*n*CFG[0] MODE bit to 0.

The CHnSR register can be written to load the channel with a value without triggering the channel to enter compare mode. Then ARMSET can be used to arm the channel in Compare mode by setting the ARMSET[n], provided the CHnCFG[0] MODE is zero.

11.3.2 Interrupts and Events

- SYSTIM capture/compare event
	- SYSTIM event output:
		- One event output per channel + one combined event output for all the channels routed to the MCU event fabric.
		- Total of 5+1 event outputs. Only the combined event has a standard complement of MIS/RIS/IMASK/ ISET/ICLR/IMCLR/IMSET registers. RIS is automatically cleared when reading capture value or writing compare value.
			- The combined event also includes a timer overflow event. This event is asserted when time overflows and remains asserted till 4s.
		- The event set within RIS can be cleared through ICLR, and also when any of the following occurs:
			- Reading from the capture register (This only occurs if the channel is in Capture mode or disarmed.)
			- Writing to the compare register
			- Arming the channel in capture mode by writing the CH *n* CFG.MODE bit to 1
			- Arming the channel in compare mode by writing the ARMSET *n* bit to 1, provided CH *n* CFG.MODE bit as 0

- Trigger past event
	- $-$ A compare event triggers immediately if 0 \leq TIME-CMP \leq 2^22, in other words, if the compare time is now or up to 1.048576s in the past for the LRF channel, and up to 4.294s in the past for system and backup channels (if the backup channel is configured to 1µs resolution).
- SYSTIM event inputs:
	- One event input per channel
	- Can be configured to capture a configurable condition (rising edge, falling edge, and both edges). This also generates a capture event output on the same channel, setting the RIS interrupt flag.
	- The SYSTIM.CH*n*CFG[2:1] INP bit field can be used to configure the capture condition.
		- If SYSTIM.CH*n*CFG[2:1] INP bit field = 0, then capture on the rising edge.
		- If SYSTIM.CH*n*CFG[2:1] INP bit field = 1, then capture on the falling edge.
		- If SYSTIM.CH*n*CFG[2:1] INP bit field = 2, then capture on both rising and falling edges.
	- The software must arm a channel for capture, and a capture event automatically disarms the channel.

11.4 SYSTIM Registers

Table 11-1 lists the memory-mapped registers for the SYSTIM registers. All register offset addresses not listed in Table 11-1 should be considered as reserved locations and the register contents should not be modified.

Table 11-2. SYSTIM Access Type Codes

Complex bit access types are encoded to fit into small table cells. Table 11-2 shows the codes that are used for

access types in this section.

Table 11-2. SYSTIM Access Type Codes (continued)

11.4.1 DESC Register (Offset = 0h) [Reset = 94431010h]

DESC is shown in Table 11-3.

Return to the [Summary Table.](#page-703-0)

Description.

This register identifies the peripheral and its exact version.

Table 11-3. DESC Register Field Descriptions

11.4.2 IMASK Register (Offset = 44h) [Reset = 00000000h]

IMASK is shown in Table 11-4.

Return to the [Summary Table.](#page-703-0)

Interrupt mask.

This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

Table 11-4. IMASK Register Field Descriptions

11.4.3 RIS Register (Offset = 48h) [Reset = 00000000h]

RIS is shown in Table 11-5.

Return to the [Summary Table.](#page-703-0)

Raw interrupt status.

This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Bit	Field	Type	Reset	Description
$31 - 6$	RESERVED	R	0h	Reserved
5	OVFL	R.	0h	Raw interrupt status for Systimer counter overflow event. This bit is set to 1 when an event is received on SysTimer Overflow occurs. Oh = Interrupt did not occur $1h =$ Interrupt occured
4	EV4	R	0h	Raw interrupt status for channel 4 event. This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 4. Oh = Interrupt did not occur $1h =$ Interrupt occured
3	EV ₃	R	0 _h	Raw interrupt status for channel 3 event. This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 3. Oh = Interrupt did not occur $1h =$ Interrupt occured
$\overline{2}$	EV ₂	R	0 _h	Raw interrupt status for channel 2 Event. This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 2. Oh = Interrupt did not occur $1h =$ Interrupt occured
1	EV ₁	R	0h	Raw interrupt status for channel 1 event. This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 1. Oh = Interrupt did not occur $1h =$ Interrupt occured
0	EV ₀	R	0h	Raw interrupt status for channel 0 event. This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 0. Oh = Interrupt did not occur $1h =$ Interrupt occured

Table 11-5. RIS Register Field Descriptions

11.4.4 MIS Register (Offset = 4Ch) [Reset = 00000000h]

MIS is shown in Table 11-6.

Return to the [Summary Table.](#page-703-0)

Masked interrupt status.

This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 11-6. MIS Register Field Descriptions

11.4.5 ISET Register (Offset = 50h) [Reset = 00000000h]

ISET is shown in Table 11-7.

Return to the [Summary Table.](#page-703-0)

Interrupt set.

This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 11-7. ISET Register Field Descriptions

11.4.6 ICLR Register (Offset = 54h) [Reset = 00000000h]

ICLR is shown in Table 11-8.

Return to the [Summary Table.](#page-703-0)

Interrupt clear.

'This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 11-8. ICLR Register Field Descriptions

11.4.7 IMSET Register (Offset = 58h) [Reset = 00000000h]

IMSET is shown in Table 11-9.

Return to the [Summary Table.](#page-703-0)

Interrupt mask set.

Writing a 1 to a bit in this register will set the corresponding IMASK bit.

Table 11-9. IMSET Register Field Descriptions

11.4.8 IMCLR Register (Offset = 5Ch) [Reset = 00000000h]

IMCLR is shown in Table 11-10.

Return to the [Summary Table.](#page-703-0)

Interrupt mask clear.

Writing a 1 to a bit in this register will clear the corresponding IMASK bit.

Table 11-10. IMCLR Register Field Descriptions

11.4.9 EMU Register (Offset = 60h) [Reset = 00000000h]

EMU is shown in Table 11-11.

Return to the [Summary Table.](#page-703-0)

Emulation control.

This register controls the behavior of the IP related to core halted input.

Table 11-11. EMU Register Field Descriptions

11.4.10 TIME250N Register (Offset = 100h) [Reset = 00000000h]

TIME250N is shown in Table 11-12.

Return to the [Summary Table.](#page-703-0)

Systimer Counter Value - 250ns resolution.

This 32-bit value reads out bits [31:0] of the systimer counter. The counter is 34-bit and runs on CLKSVT/12. It maintains a resolution of 250ns with a range of about 17.9m.

Table 11-12. TIME250N Register Field Descriptions

11.4.11 TIME1U Register (Offset = 104h) [Reset = 00000000h]

TIME1U is shown in Table 11-13.

Return to the [Summary Table.](#page-703-0)

Systimer Counter Value - 1μs resolution

This 32-bit value reads out bits[33:2] of the systimer counter. The counter is 34-bit and runs on CLKSVT/12. It maintains a resolution of 1us with a range of about 1 h 11m.

Table 11-13. TIME1U Register Field Descriptions

11.4.12 OUT Register (Offset = 108h) [Reset = 00000000h]

OUT is shown in Table 11-14.

Return to the [Summary Table.](#page-703-0)

Systimer's channel Output Event Values

Table 11-14. OUT Register Field Descriptions

11.4.13 CH0CFG Register (Offset = 10Ch) [Reset = 00000000h]

CH0CFG is shown in Table 11-15.

Return to the [Summary Table.](#page-703-0)

Systimer channel 0 configuration.

This channel has configurability for 250ns and 1us based capture and compare operations.

Table 11-15. CH0CFG Register Field Descriptions

11.4.14 CH1CFG Register (Offset = 110h) [Reset = 00000000h]

CH1CFG is shown in Table 11-16.

Return to the [Summary Table.](#page-703-0)

Systimer channel 1 configuration.

This channel works in 1us based capture and compare operations.

Table 11-16. CH1CFG Register Field Descriptions

11.4.15 CH2CFG Register (Offset = 114h) [Reset = 00000000h]

CH2CFG is shown in Table 11-17.

Return to the [Summary Table.](#page-703-0)

Systimer channel 2 configuration.

This channel works in 250ns based capture and compare operations.

11.4.16 CH3CFG Register (Offset = 118h) [Reset = 00000000h]

CH3CFG is shown in Table 11-18.

Return to the [Summary Table.](#page-703-0)

Systimer channel 3 configuration.

This channel works in 250ns based capture and compare operations.

Table 11-18. CH3CFG Register Field Descriptions

11.4.17 CH4CFG Register (Offset = 11Ch) [Reset = 00000000h]

CH4CFG is shown in Table 11-19.

Return to the [Summary Table.](#page-703-0)

Systimer channel 4 configuration.

This channel works in 250ns based capture and compare operations.

Table 11-19. CH4CFG Register Field Descriptions

11.4.18 CH0CC Register (Offset = 120h) [Reset = 00000000h]

CH0CC is shown in Table 11-20.

Return to the [Summary Table.](#page-703-0)

System Timer channel 0 Capture/Compare register.

This register when written with any compare value will arm the channel to work in compare mode.

Table 11-20. CH0CC Register Field Descriptions

11.4.19 CH1CC Register (Offset = 124h) [Reset = 00000000h]

CH1CC is shown in Table 11-21.

Return to the [Summary Table.](#page-703-0)

System Timer channel 1 Capture/Compare register.

This register when written with any compare value will arm the channel to work in compare mode.

Table 11-21. CH1CC Register Field Descriptions

11.4.20 CH2CC Register (Offset = 128h) [Reset = 00000000h]

CH2CC is shown in Table 11-22.

Return to the [Summary Table.](#page-703-0)

System Timer channel 2 Capture/Compare register.

This register when written with any compare value will arm the channel to work in compare mode.

Table 11-22. CH2CC Register Field Descriptions

11.4.21 CH3CC Register (Offset = 12Ch) [Reset = 00000000h]

CH3CC is shown in Table 11-23.

Return to the [Summary Table.](#page-703-0)

System Timer channel 3 Capture/Compare register.

This register when written with any compare value will arm the channel to work in compare mode.

Table 11-23. CH3CC Register Field Descriptions

11.4.22 CH4CC Register (Offset = 130h) [Reset = 00000000h]

CH4CC is shown in Table 11-24.

Return to the [Summary Table.](#page-703-0)

System Timer channel 4 Capture/Compare register.

This register when written with any compare value will arm the channel to work in compare mode.

Table 11-24. CH4CC Register Field Descriptions

11.4.23 TIMEBIT Register (Offset = 134h) [Reset = 00000000h]

TIMEBIT is shown in Table 11-25.

Return to the [Summary Table.](#page-703-0)

Systimer's Time bit.

This Register will be used to specify which TIME bit is required by LGPT to be forwarded from SYSTIMER.

11.4.24 STATUS Register (Offset = 140h) [Reset = 00000010h]

STATUS is shown in Table 11-26.

Return to the [Summary Table.](#page-703-0)

Systimer status.

This register can be used to read the running status of the timer and to resync the Systimer with RTC.

Table 11-26. STATUS Register Field Descriptions

11.4.25 ARMSET Register (Offset = 144h) [Reset = 00000000h]

ARMSET is shown in Table 11-27.

Return to the [Summary Table.](#page-703-0)

ARMSET

Reading this register gives out the status of the 5 channels.

Channel state UNARMED returns 0.

Channel state CAPTURE or COMPARE returns 1.

A write to ARMSET has for each channel the following effect -

If $ARMSTA[x] == 0$ -> no effect

If ARMSTA[x]==1 and channel x is in CAPTURE state then no effect on the channel

Else, set channel in COMPARE mode using existing CHxVAL value

11.4.26 ARMCLR Register (Offset = 148h) [Reset = 00000000h]

ARMCLR is shown in Table 11-28.

Return to the [Summary Table.](#page-703-0)

ARMCLR

Read of this register gives out the status of the 5 channels .

Channel state UNARMED returns 0.

Channel state CAPTURE or COMPARE returns 1.

A write to ARMCLR has for each channel the following effect -

If $ARMCLR[x]=0$ -> no effect.

Else, set channel in UNARMED state without triggering event unless a compare/capture event happens in the same cycle

Table 11-28. ARMCLR Register Field Descriptions

11.4.27 CH0CCSR Register (Offset = 14Ch) [Reset = 00000000h]

CH0CCSR is shown in Table 11-29.

Return to the [Summary Table.](#page-703-0)

Save/restore alias register for channel 0.

A read to this register behaves exactly as a read to CH0CC.

Write to CH0CCSR sets CH0CC.VAL value of register without affecting channel state or configuration

Table 11-29. CH0CCSR Register Field Descriptions

11.4.28 CH1CCSR Register (Offset = 150h) [Reset = 00000000h]

CH1CCSR is shown in Table 11-30.

Return to the [Summary Table.](#page-703-0)

Save/restore alias registers channel 1.

A read to CH1CCSR behaves exactly as a read to CH1VAL.

Write to this register sets CH1CC.VAL without affecting channel state or configuration.

Table 11-30. CH1CCSR Register Field Descriptions

11.4.29 CH2CCSR Register (Offset = 154h) [Reset = 00000000h]

CH2CCSR is shown in Table 11-31.

Return to the [Summary Table.](#page-703-0)

Save/restore alias registers channel 2.

A read to CH2CCSR behaves exactly as a read to CH2CC

Write to CH2CCSR sets CH2CC.VAL value of register without affecting channel state or configuration

Table 11-31. CH2CCSR Register Field Descriptions

11.4.30 CH3CCSR Register (Offset = 158h) [Reset = 00000000h]

CH3CCSR is shown in Table 11-32.

Return to the [Summary Table.](#page-703-0)

Save/restore alias registers channel 3.

A read to CH3CCSR behaves exactly as a read to CH3CC

Write to CH3CCSR sets CH3CC.VAL value of register without affecting channel state or configuration.

Table 11-32. CH3CCSR Register Field Descriptions

11.4.31 CH4CCSR Register (Offset = 15Ch) [Reset = 00000000h]

CH4CCSR is shown in Table 11-33.

Return to the [Summary Table.](#page-703-0)

Save/restore alias registers channel 4.

A read to CH4CCSR behaves exactly as a read to CH4CC

Write to CH4CCSR sets CH4CC.VAL value of register without affecting channel state or configuration.

Table 11-33. CH4CCSR Register Field Descriptions

Chapter 12 Real Time Clock (RTC)

TEXAS INSTRUMENTS

This chapter describes the functionality of the Real Time Clock (RTC) module.

12.1 Introduction

The RTC is a 67-bit, 2-channel timer running on the LFCLK system clock. The RTC is active in the standby and active power states. When the device enters the reset or shutdown state the RTC is reset.

The RTC accumulates time elapsed since reset on each LFCLK. The RTC counter is incremented by LFINC at a rate of 32.768kHz. LFINC indicates the period of LFCLK in μs, with an additional granularity of 16 fractional bits.

The counter can be read from two 32-bit registers. RTC.TIME8U has a range of approximately 9.5 hours with an LSB representing 8 microseconds. RTC.TIME524M has a range of approximately 71.4 years with an LSB representing 524 milliseconds.

There is hardware synchronization between the system timer (SYSTIM) and the RTC so that the multi-channel and higher resolution SYSTIM remains in synchronization with the RTC's time base.

The RTC has two channels: one compare channel and one capture channel and is capable of waking the device out of the standby power state. The RTC compare channel is typically used only by system software and only during the standby power state.

12.2 Block Diagram

Figure 12-1. RTC Block Diagram

12.3 Interrupts and Events

12.3.1 Input Event

RTC has one capture input event from the AON/ULL event fabric. The capture event is selected by writing EVTULL.RTCCPTSEL[5:0] PUBID bit field. The capture can be on a rising or falling edge. This is configured by writing or clearing the RTC.CH1CFG[0] EDGE bit.

- RTC.CH1CFG[0] EDGE = 0 is rising edge configuration. This is the reset value for this bit.
- RTC.CH1CFG[0] EDGE = 1 is falling edge configuration.

12.3.2 Output Event

The RTC has one combined interrupt request event output. See [Section 4.3](#page-116-0) for more information on interrupt and event handling.

Interrupt flags for the combined interrupt can be read from the RTC.MIS register. Interrupts can be cleared by writing to the RTC.ICLR register. Interrupt status for the capture channel is cleared by reading the RTC.CH1CC8U[20:0] VAL bit field. Interrupt status for the compare channel is cleared by writing to the RTC.CH0CC8U[31:0] VAL bit field.

12.3.3 Arming and Disarming Channels

RTC.ARMSET and RTC.ARMCLR are provided as additional methods of arming and disarming channels. A read of either the RTC.ARMCLR or RTC.ARMSET register returns the armed status of each channel. If the capture or compare channel is armed, setting the corresponding bit in the RTC.ARMCLR register to 1 sets the channel in the unarmed state without triggering an event (unless a compare or capture event happens in the same cycle).

If the channel is not armed, writing the RTC.ARMSET[1] CH1 bit arms the capture channel. Writing to RTC.ARMSET[0] CH0 has no effect on the compare channel. The compare channel is automatically armed when a value is written to the RTC.CH0COMP register.

12.4 Capture and Compare Configuration

The capture and compare channels use the 32-bit RTC.TIME8U register with a resolution of 8µs and a range of approximately 9.5 hours.

12.4.1 Capture

The capture event is selected by writing EVTULL.RTCCPTSEL[5:0] PUBID bit field. Event capture can occur on either the rising or falling edge of the event by setting or clearing the RTC.CH1CFG[0] EDGE bit. Capture is armed by setting the RTC.ARMSET[1] CH1 bit. Once capture is armed the RTC.CH1CC8U[20:0] bit field is updated with the value from the RTC.TIME8U[31:0] VAL bit field at the time the capture event occurs.

12.4.2 Compare

The compare channel is armed when a compare value is written to the RTC.CH0COMP register. The compare channel is disarmed when a compare event occurs.

A compare event is generated based on the compare value written to the RTC.CH0COMP register.

▪ RTC generates an immediate event if the compare value is between now and 1 second in the past.

▪ Otherwise, RTC generates a compare event when the difference between the compare the value and the RTC value is within 32µs.

12.5 RTC Registers

Table 12-1 lists the memory-mapped registers for the RTC registers. All register offset addresses not listed in Table 12-1 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 12-2 shows the codes that are used for access types in this section.

Table 12-2. RTC Access Type Codes

12.5.1 DESC Register (Offset = 0h) [Reset = 64421010h]

DESC is shown in Table 12-3.

Return to the [Summary Table.](#page-739-0)

Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.

12.5.2 CTL Register (Offset = 4h) [Reset = 00000000h]

CTL is shown in Table 12-4.

Return to the [Summary Table.](#page-739-0)

RTC Control register. This register controls resetting the of RTC counter

Table 12-4. CTL Register Field Descriptions

12.5.3 ARMSET Register (Offset = 8h) [Reset = 00000000h]

ARMSET is shown in Table 12-5.

Return to the [Summary Table.](#page-739-0)

RTC channel mode set register. Read to each bit field of this register provides the current channel mode.

- Read of 1'b0 indicates the channel is unarmed.
- Read of 1'b1 indicates the channel is either in capture or compare mode.

A write to each bitfield of this register the following effect:

- Write of 1'b0 has no effect on channel mode.

- Write of 1'b1 has no effect on the compare channel. While write of 1'b1 for capture channel will arm it in capture mode if it is disabled.

Table 12-5. ARMSET Register Field Descriptions

12.5.4 ARMCLR Register (Offset = Ch) [Reset = 00000000h]

ARMCLR is shown in Table 12-6.

Return to the [Summary Table.](#page-739-0)

RTC channel mode clear register. Read to each bit field of this register provides the current channel mode.

- Read of 1'b0 indicates the channel is unarmed.

- Read of 1'b1 indicates the channel is either in capture or compare mode.

A write to each bitfield of this register the following effect:

- Write of 1'b0 has no effect on channel mode.

- Write of 1'b1 for capture/compare channel will disarm it without triggering event unless a compare/capture event happens in the same cycle.

Table 12-6. ARMCLR Register Field Descriptions

12.5.5 TIME8U Register (Offset = 18h) [Reset = 00000000h]

TIME8U is shown in Table 12-7.

Return to the [Summary Table.](#page-739-0)

RTC Time value register. 32-bit unsigned integer representing [34:3] time slice of the real time clock counter. The counter runs on LFCLK. This field has a resolution of 8us, and range of about 9.5 hours.

Table 12-7. TIME8U Register Field Descriptions

12.5.6 TIME524M Register (Offset = 1Ch) [Reset = 00000000h]

TIME524M is shown in Table 12-8.

Return to the [Summary Table.](#page-739-0)

RTC time value register. 32-bit unsigned integer representing [50:19] time slice of the real time clock counter. This field has a resolution of about 0.5s and a range of about 71.4 years.

Table 12-8. TIME524M Register Field Descriptions

12.5.7 CH0CC8U Register (Offset = 28h) [Reset = 00000000h]

CH0CC8U is shown in Table 12-9.

Return to the [Summary Table.](#page-739-0)

Channel 0 compare value. A write to this register automatically enables the channel to trigger an event when RTC timer reaches the programmed value or if the programmed value is 1 sec in the past.

Table 12-9. CH0CC8U Register Field Descriptions

12.5.8 CH1CC8U Register (Offset = 38h) [Reset = 00000000h]

CH1CC8U is shown in Table 12-10.

Return to the [Summary Table.](#page-739-0)

Channel 1 capture value. This register captures the RTC time slice [34:3] on each selected edge of the capture event when the ARMSET.CH1 = 1.

Table 12-10. CH1CC8U Register Field Descriptions

12.5.9 CH1CFG Register (Offset = 3Ch) [Reset = 00000000h]

CH1CFG is shown in Table 12-11.

Return to the [Summary Table.](#page-739-0)

Channel 1 configuration register. This register can be used to select the capture edge for generating the capture event.

Table 12-11. CH1CFG Register Field Descriptions

12.5.10 IMASK Register (Offset = 44h) [Reset = 00000000h]

IMASK is shown in Table 12-12.

Return to the [Summary Table.](#page-739-0)

Interrupt Mask. If a bit is set, then corresponding interrupt is un-masked. Un-masking the interrupt causes the raw interrupt to be visible in IIDX, as well as MIS.

Table 12-12. IMASK Register Field Descriptions

12.5.11 RIS Register (Offset = 48h) [Reset = 00000000h]

RIS is shown in Table 12-13.

Return to the [Summary Table.](#page-739-0)

Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

12.5.12 MIS Register (Offset = 4Ch) [Reset = 00000000h]

MIS is shown in Table 12-14.

Return to the [Summary Table.](#page-739-0)

Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 12-14. MIS Register Field Descriptions

12.5.13 ISET Register (Offset = 50h) [Reset = 00000000h]

ISET is shown in Table 12-15.

Return to the [Summary Table.](#page-739-0)

Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 12-15. ISET Register Field Descriptions

12.5.14 ICLR Register (Offset = 54h) [Reset = 00000000h]

ICLR is shown in Table 12-16.

Return to the [Summary Table.](#page-739-0)

Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 12-16. ICLR Register Field Descriptions

12.5.15 IMSET Register (Offset = 58h) [Reset = 00000000h]

IMSET is shown in Table 12-17.

Return to the [Summary Table.](#page-739-0)

Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.

Table 12-17. IMSET Register Field Descriptions

12.5.16 IMCLR Register (Offset = 5Ch) [Reset = 00000000h]

IMCLR is shown in Table 12-18.

Return to the [Summary Table.](#page-739-0)

Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.

Table 12-18. IMCLR Register Field Descriptions

12.5.17 EMU Register (Offset = 60h) [Reset = 00000000h]

EMU is shown in Table 12-19.

Return to the [Summary Table.](#page-739-0)

Emulation control register. This register controls the behavior of the IP related to core halted input.

Table 12-19. EMU Register Field Descriptions

Chapter 13 Low Power Comparator and SYS0

TEXAS INSTRUMENTS

This chapter discusses the features and functions of the CC23xx low power comparator. The registers of the low power comparator are a part of System Control and Trim (SYS0) register set.

13.1 Introduction

LPCOMP is an ultra-low-power clocked comparator that can be used for medium accuracy, and low-speed operations where power consumption is the main concern. Typical applications are wake-up on analog events like power supply monitoring or external transducers that generate analog output signals. The comparator includes input multiplexers on both the signal (positive) side and the reference (negative) side, a capacitive divider for low-power division of either the reference signal or the input signal, and programmable hysteresis that can be configured to trigger on both low and high comparator output.

Features

- Can be used for voltage monitoring in standby mode with ultra-low power consumption
- Operational across device supply voltage range
- Programmable Voltage Divider—two modes of operation:
	- Voltage Divider on Reference Side: The voltage divider block is configured on the reference side of the amplifier and the inputs can be divided in the ratio of 1/4, 1/3, 1/2, 3/4, and 1/1 with optional hysteresis applied.
	- Voltage Divider on Signal Side: The voltage divider block is configured on the signal side of the amplifier and the inputs can be divided in the ratio of 1/4, 1/3, 1/2, 3/4, and 1/1 with optional hysteresis applied.
- Input multiplexers The input multiplexers present on the reference and signal side of the amplifier provide greater flexibility in selecting the signal and reference inputs to the amplifier based on system requirements. The multiplexers can pass inputs from external pins or supply voltages. The multiplexer on the reference side is connected to both VDDS and VDDD which can be used as internal references. The multiplexer on the signal side is directly connected to VDDS which can be used for monitoring the supply voltage.
- Hysteresis Polarity The polarity of the hysteresis can be changed based on whether the voltage divider is present on the signal side or the reference side. This is controlled by the SYS0:LPCMPCFG[30] HYSPOL bit.

13.2 Block Diagram

Figure 13-1. LPCOMP Block Diagram

13.3 Functional Description

LPCOMP consists of two input multiplexors that select between various inputs as shown in [Figure 13-1.](#page-758-0) These inputs are routed to a programmable voltage divider. From there the inputs are routed to the comparator. The comparator has a latching output that latches on the 32kHz clock. The comparator result has a 1-3 clock cycle delay. The entire comparator module can be enabled or disabled by setting or clearing the SYS0.LPCMPCFG[0] EN bit. LFOSC must be enabled before LPCOMP is enabled.

13.3.1 Input Selection

Signal Input

The AUX_LP_COMP signal input can connect to:

- VA_PAD_A1
- VA_PAD_A2
- VA_PAD_A3
- VDDS

The selection is made by configuring SYS0.LPCMPCFG[11:8] PSEL bit field.

Reference Input

The AUX LP COMP reference input can connect to:

- VA_PAD_A2
- VA_PAD_A3
- VDDS
- VDDD

The selection is made by configuring SYS0.LPCMPCFG NSEL[14:12] bit field.

The mapping between AUX_LP_COMP input and DIO for CC23xx is shown in Table 13-1.

Table 13-1. AUX_LP_COMP Input to DIO Mapping

13.3.2 Voltage Divider

The voltage divider is applied to either the signal input or the reference input of the comparator. The voltage divider is capable of dividing the input voltage in the ratio of 1/4, 1/3 1/2, 3/4, and 1/1 with the addition of voltage to the input signal to control hysteresis on the output. Connect the divider on the reference side. The minimum equivalent input resistance of the divider is 30 M-Ohm.

13.3.3 Hysteresis

The purpose of hysteresis is to prevent rapid changes on the comparator output due to noise on the input. This is done by increasing the voltage difference of the signal input compared to the reference input. Because of this, hysteresis will affect the accuracy of the measurement and should be disabled before the measurement. This means that the hysteresis should be enabled by the comparator output going low, if the input signal is above the threshold before the measurement is done (e.g. supply monitoring where the signal is slowly dropping to the reference level). If the signal is rising towards the reference level, hysteresis should be enabled by the comparator output going high. This is accommodated by a control-bit where the user can select if the hysteresis should be enabled by a high or low comparator output signal.

The table below shows the possible permutations and the resulting necessary configuration of the hysteresis polarity and trig-level.

Table 13-2. Hysteresis Configuration

13.3.4 Wake-Up

The LPCOMP can be configured to wake the CC23xx from standby mode. This is enabled by setting the SYS0.LPCMPCFG[18] WUENSB bit.

13.4 SYS0 Registers

Table 13-3 lists the memory-mapped registers for the SYS0 registers. All register offset addresses not listed in Table 13-3 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 13-4 shows the codes that are used for access types in this section.

Table 13-4. SYS0 Access Type Codes

13.4.1 DESC Register (Offset = 0h) [Reset = 6B4E0010h]

DESC is shown in Table 13-5.

Return to the [Summary Table.](#page-761-0)

Description Register

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 13-5. DESC Register Field Descriptions

13.4.2 MUNLOCK Register (Offset = Ch) [Reset = 00000000h]

MUNLOCK is shown in Table 13-6.

Return to the [Summary Table.](#page-761-0)

Mutable section Unlock

This register unlocks registers in mutable section

Table 13-6. MUNLOCK Register Field Descriptions

13.4.3 ATESTCFG Register (Offset = 100h) [Reset = 0000000Fh]

ATESTCFG is shown in Table 13-7.

Return to the [Summary Table.](#page-761-0)

ATEST Configuration

This register is used to configure analog switches in ATEST module.

Table 13-7. ATESTCFG Register Field Descriptions

13.4.4 TSENSCFG Register (Offset = 108h) [Reset = 00000000h]

TSENSCFG is shown in Table 13-8.

Return to the [Summary Table.](#page-761-0)

TSENSE Configuration

This register is used to configure temperature sensor module.

Table 13-8. TSENSCFG Register Field Descriptions

13.4.5 LPCMPCFG Register (Offset = 10Ch) [Reset = 00000000h]

LPCMPCFG is shown in Table 13-9.

Return to the [Summary Table.](#page-761-0)

LPCMP configuration

This register is used to configure and check the status of low-power comparator (LPCOMP) module.

Table 13-9. LPCMPCFG Register Field Descriptions (continued)

13.4.6 DEVICEID Register (Offset = 3FCh) [Reset = 0BB8402Fh]

DEVICEID is shown in Table 13-10.

Return to the [Summary Table.](#page-761-0)

Device ID

This register provides Device ID information. Note: This 32-bit register value is provided as output to DEBUGSS.

Table 13-10. DEVICEID Register Field Descriptions

13.4.7 PARTID Register (Offset = 7F8h) [Reset = 00000000h]

PARTID is shown in Table 13-11.

Return to the [Summary Table.](#page-761-0)

Part ID

This register is programmed by boot code with Part ID information. Note: This 32-bit register value is provided as output to DEBUGSS

Table 13-11. PARTID Register Field Descriptions

13.4.8 TMUTE0 Register (Offset = 800h) [Reset = 00000000h]

TMUTE0 is shown in Table 13-12.

Return to the [Summary Table.](#page-761-0)

Internal. Only to be used through TI provided API.

Table 13-12. TMUTE0 Register Field Descriptions

13.4.9 TMUTE1 Register (Offset = 804h) [Reset = 00000000h]

TMUTE1 is shown in Table 13-13.

Return to the [Summary Table.](#page-761-0)

Internal. Only to be used through TI provided API.

Table 13-13. TMUTE1 Register Field Descriptions

13.4.10 TMUTE2 Register (Offset = 808h) [Reset = 00800000h]

TMUTE2 is shown in Table 13-14.

Return to the [Summary Table.](#page-761-0)

TMUTE2 trim Register

Table 13-14. TMUTE2 Register Field Descriptions

13.4.11 TMUTE3 Register (Offset = 80Ch) [Reset = 00000000h]

TMUTE3 is shown in Table 13-15.

Return to the [Summary Table.](#page-761-0)

Internal. Only to be used through TI provided API.

Table 13-15. TMUTE3 Register Field Descriptions

13.4.12 TMUTE4 Register (Offset = 810h) [Reset = B02E603Fh]

TMUTE4 is shown in Table 13-16.

Return to the [Summary Table.](#page-761-0)

TMUTE4 trim Register

Table 13-16. TMUTE4 Register Field Descriptions

13.4.13 TMUTE5 Register (Offset = 814h) [Reset = 00000000h]

TMUTE5 is shown in Table 13-17.

Return to the [Summary Table.](#page-761-0)

Internal. Only to be used through TI provided API.

Table 13-17. TMUTE5 Register Field Descriptions

Chapter 14 Battery Monitor, Temperature Sensor, and DCDC Controller (PMUD)

VALIA TEXAS INSTRUMENTS

This chapter describes the function of the Power Management Unit - Digital (PMUD).

14.1 Introduction

PMUD is composed of two components, BATMON (battery monitoring unit) and DCDC control logic.

BATMON monitors both the VDDS supply voltage and the temperature through an on-chip temperature sensor, outputs the voltage-dependent control signals to the I/O pads, gives a coarse temperature measure, and provides an SW interface for accessing battery state and temperature measurements. When enabled, the battery and temperature monitor module is operational in all operation modes except the lowest power mode, shutdown. When the device is in standby, the measurements of the battery monitor module is limited to recharge cycles. At least two measurements are performed in each recharge cycle.

The battery monitor provides voltage and temperature information to several modules. This is done to enable the correct operation and the lowest power consumption. Therefore, the recommendation is to not modify any settings in the battery monitor or turn the battery monitor off.

DCDC outputs the control signals for DCDC switches, measures battery voltage, and also takes care of turning off GLDO when not required.

14.2 Functional Description

14.2.1 BATMON

The battery monitor is a 7-bit SAR-like ADC running at 125kHz that performs alternate measurements of the supply voltage and the temperature. When the battery monitor has settled on the first measurement, the ADC stops working in SAR mode and starts linear tracking of voltage and temperature. A small digital core transforms these measurements to voltage and temperature in °C, which are read directly from the PMUD:BAT and PMUD:TEMP registers.

When a change in supply voltage or temperature is detected, the battery monitor solely tracks the voltage until the voltage has settled on a new constant level. The resolution of the ADC and the 125 kHz clock speed limits the battery monitor's capability of measuring voltage spikes. Due to the battery monitor not only alternating between temperature and battery voltage but also between checking if there has been a positive or negative change since the last read, there can be a delay of 6 clock cycles between a voltage dip and the time when the ADC can detect that the temperature or voltage has changed. Due to the prioritization of voltage tracking upon detection of voltage changes, temperature changes can be detected with more delays if the voltage is also changing at the same time. This is important to keep in mind because the battery monitor is designed to measure the battery voltage; the battery monitor is not designed to measure voltage spurs due to short periods of higher current consumption.

The module also includes an event register, PMUD.EVENT, which includes six event bits:

- PMUD.EVENT[5] TEMP_UPDATE bit: indicates that the temperature has changed.
- PMUD.EVENT[4] BATT_UPDATE bit: indicates that the voltage has changed.
- PMUD.EVENT[3] TEMP_BELOW_LL bit: indicates that the temperature is below the lower limit value that is set in the PMUD.TEMPLL register.
- PMUD.EVENT[2] TEMP_OVER_UL bit: indicates that the temperature is over the upper limit value that is set in the PMUD.TEMPUL register.
- PMUD.EVENT[1] BATT_BELOW_LL bit: indicates that the voltage is below the lower limit value that is set in the PMUD:BATTLL register.
- PMUD.EVENT[0] BATT_OVER_UL bit: indicates that the voltage is over the upper limit value that is set in the PMUD.BATTUL register.

These events must be cleared by writing to the PMUD:EVENT register. The events are asserted again if the conditions for the events are met (assertion of the new events takes precedence over the clearing of the events). In addition to the individual events listed previously, the battery monitor module has a combined event that is connected to the CPU as an interrupt line. The mask register, PMUD.EVENTMASK, can be used to select which of the events in PMUD.EVENT contribute to the combined event. This combined event is connected to the AON event fabric. For details, see [Section 4.3](#page-116-0).

14.2.2 DCDC

DCDC buck converter is a switch mode power supply that generates regulated output voltage from a higher unregulated supply. Compared to linear regulators, DCDC has a higher power efficiency which reduces total energy consumption of the SoC.

DCDC is connected in parallel with a linear regulator (GLDO), in the CC23xx implementation.

DCDC supports a maximum load current of around 45mA when configured to the maximum value. GLDO can support a peak load current of up to approximately 55mA. In applications where higher load current needs are to be met, GLDO is enabled automatically preventing VDDR output from going low. The best possible power efficiency is achieved across load variations with the parallel operation of DCDC and GLDO.

The input supply of DCDC can range from 2.2V to 3.8V. DCDC regulates the output to 1.5V. But for GLDO, the supply can range from 1.71V to 3.8V to generate a regulated output of 1.5V. DCDC hardware is designed so that when the supply voltage drops below 2.2V, DCDC automatically shuts off and only GLDO generates the regulated VDDR.

GLDO can operate independently, but DCDC needs GLDO to support driving a higher load above the DCDC limit.

DCDC hardware implements these features to provide smooth and parallel operation of DCDC and GLDO:

- Load meter
- GLDO enable toggle logic
- Adaptive peak current control

Load meter:

The load meter is used to measure the load on DCDC output as a percentage of maximum load support by DCDC. Load meter can be enabled by PMUD.DCDCCFG.LM EN and the output is available on the status register PMUD.DCDCSTAT.LOAD. After the load meter feature is enabled, it takes approximately 500µs to generate the first output, and for any subsequent load change, it can take approximately 250µs to update the register to the accurate load level.

GLDO enable toggle logic:

GLDO enable toggle logic is used for parallel operation of DCDC and GLDO. As the load increases on VDDR above DCDC load support, GLDO is enabled by the analog circuit almost instantly. This feature is used prevent undesirable and repeated enable and disable toggles of GLDO when the load on VDDR is close to maximum DCDC load support, which can result in a higher VDDR ripple.

This feature also enables the load meter. Once GLDO is enabled due to a higher VDDR load, load meter output is continuously compared with an internally programmed DCDC load threshold. Once the load on DCDC is less than the threshold, GLDO is safely disabled. The hardware also provides a minimum enable window for GLDO to reduce the ripples on VDDR.

Adaptive peak current control:

DCDC has a programmable peak current to vary the maximum load support. To support higher load, DCDC can be programmed to higher peak current setting, but then DCDC operates on a reduced power efficiency. With lower peak current DCDC works with higher efficiency but with lower maximum load support. So, for given load on VDDR, there is an optimum peak current setting for DCDC which provides the best power efficiency. Adaptive peak current control is an algorithm that updates peak current dynamically until the optimum value is reached.

For the operation of Adaptive peak current control, load meter output is continuously monitored against two programmable DCDC load thresholds (high threshold and low threshold). If the load on DCDC is more than the high threshold, the algorithm increments the peak current value programmed. If the load on DCDC drops below the low threshold, the programmed peak current value is decremented. For a given load on VDDR, after a few increments and decrements, the final peak current value reaches the optimum setting for the best power efficiency. Each increment or decrement operation can have a delay of up to 250µs, and to reach the optimum peak current setting, the adaptive peak current control algorithm can take up to 1ms.

Registers used for Adaptive peak current control:

- 1. DCDCCFG.ADP_IPEAK_EN: Enables Adaptive peak current control hardware algorithm.
- 2. DCDCCFG.LM_HIGHTH: DCDC load meter high threshold value. DCDC load meter output is in a percentage scale so the valid values are 'd1 to 'd100. Values from 'd101 to 'd127 are invalid and are not to be used. The recommended value is 'd80.
- 3. DCDCCFG.LM_LOWTH: DCDC load meter low threshold value. The recommended value is 'd50.
- 4. SYS0.TMUTE4.IPEAK: This field can be used to program the maximum current that has to be supported by DCDC from 'd0 (approximately 14mA) to 'd7 (approximately 45mA). When the adaptive algorithm is enabled, then this value acts as the limit up to which the algorithm can increment the DCDC peak current.
- 5. DCDCSTAT.IPEAK: DCDC peak current value programmed within the SYS0.TMUTE4.IPEAK register when this algorithm is not enabled. When this is enabled, this register outputs the peak current value being driven by the algorithm.

14.3 PMUD Registers

Table 14-1 lists the memory-mapped registers for the PMUD registers. All register offset addresses not listed in Table 14-1 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 14-2 shows the codes that are used for access types in this section.

Table 14-2. PMUD Access Type Codes

14.3.1 CTL Register (Offset = 0h) [Reset = 00000004h]

CTL is shown in Table 14-3.

Return to the [Summary Table.](#page-780-0)

Control

General Configuration of BATMON

Table 14-3. CTL Register Field Descriptions

14.3.2 MEASCFG Register (Offset = 4h) [Reset = 00000000h]

MEASCFG is shown in Table 14-4.

Return to the [Summary Table.](#page-780-0)

Internal. Only to be used through TI provided API.

Table 14-4. MEASCFG Register Field Descriptions

14.3.3 BAT Register (Offset = 28h) [Reset = 00000000h]

BAT is shown in Table 14-5.

Return to the [Summary Table.](#page-780-0)

Last Measured Battery Voltage

This register should be read when BATUPD.STA = 1

Table 14-5. BAT Register Field Descriptions

14.3.4 BATUPD Register (Offset = 2Ch) [Reset = 00000000h]

BATUPD is shown in Table 14-6.

Return to the [Summary Table.](#page-780-0)

Battery Update Indicates BAT Updates

Table 14-6. BATUPD Register Field Descriptions

14.3.5 TEMP Register (Offset = 30h) [Reset = 00000000h]

TEMP is shown in Table 14-7.

Return to the [Summary Table.](#page-780-0)

Last measured Temperature in Degree Celsius This register should be read when TEMPUPD.STA = 1.

Table 14-7. TEMP Register Field Descriptions

14.3.6 TEMPUPD Register (Offset = 34h) [Reset = 00000000h]

TEMPUPD is shown in Table 14-8.

Return to the [Summary Table.](#page-780-0)

Temperature Update Indicates TEMP Updates

Table 14-8. TEMPUPD Register Field Descriptions

14.3.7 EVENTMASK Register (Offset = 48h) [Reset = 00000000h]

EVENTMASK is shown in Table 14-9.

Return to the [Summary Table.](#page-780-0)

Event Mask

Table 14-9. EVENTMASK Register Field Descriptions

14.3.8 EVENT Register (Offset = 4Ch) [Reset = 00000000h]

EVENT is shown in Table 14-10.

Return to the [Summary Table.](#page-780-0)

Event

Table 14-10. EVENT Register Field Descriptions

14.3.9 BATTUL Register (Offset = 50h) [Reset = 000007FFh]

BATTUL is shown in Table 14-11.

Return to the [Summary Table.](#page-780-0)

Battery Upper Limit Total battery voltage = INT + FRAC It is a sum of integer and fractional parts

14.3.10 BATTLL Register (Offset = 54h) [Reset = 00000000h]

BATTLL is shown in Table 14-12.

Return to the [Summary Table.](#page-780-0)

Battery Lower Limit Total battery voltage = INT + FRAC It is a sum of integer and fractional parts

Table 14-12. BATTLL Register Field Descriptions

14.3.11 TEMPUL Register (Offset = 58h) [Reset = 0000FFC0h]

TEMPUL is shown in Table 14-13.

Return to the [Summary Table.](#page-780-0)

Temperature Upper Limit

Table 14-13. TEMPUL Register Field Descriptions

14.3.12 TEMPLL Register (Offset = 5Ch) [Reset = 00010000h]

TEMPLL is shown in Table 14-14.

Return to the [Summary Table.](#page-780-0)

Temperature Lower Limit

Table 14-14. TEMPLL Register Field Descriptions

14.3.13 PREG0 Register (Offset = 90h) [Reset = 00000000h]

PREG0 is shown in Table 14-15.

Return to the [Summary Table.](#page-780-0)

Internal. Only to be used through TI provided API.

Table 14-15. PREG0 Register Field Descriptions

14.3.14 PREG1 Register (Offset = 94h) [Reset = 00000000h]

PREG1 is shown in Table 14-16.

Return to the [Summary Table.](#page-780-0)

Internal. Only to be used through TI provided API.

Table 14-16. PREG1 Register Field Descriptions

14.3.15 PREG2 Register (Offset = 98h) [Reset = 00000000h]

PREG2 is shown in Table 14-17.

Return to the [Summary Table.](#page-780-0)

Internal. Only to be used through TI provided API.

Table 14-17. PREG2 Register Field Descriptions

14.3.16 DCDCCFG Register (Offset = 9Ch) [Reset = 00000000h]

DCDCCFG is shown in Table 14-18.

Return to the [Summary Table.](#page-780-0)

DCDC configuration register

Table 14-18. DCDCCFG Register Field Descriptions

14.3.17 DCDCSTAT Register (Offset = A0h) [Reset = 00000000h]

DCDCSTAT is shown in Table 14-19.

Return to the [Summary Table.](#page-780-0)

DCDC status register

Table 14-19. DCDCSTAT Register Field Descriptions

Chapter 15 Micro Direct Memory Access (µDMA)

TEXAS INSTRUMENTS

This chapter describes the direct memory access (DMA) controller, known as μDMA.

15.1 Introduction

The CC23xx includes a direct memory access (DMA) controller, known as μDMA. The μDMA controller provides a way to offload data transfer tasks from the Arm® Cortex®-M0+ processor, allowing for more efficient use of the processor and the available bus bandwidth. The μDMA controller can perform transfers between memory and peripherals. The controller has dedicated channels for each supported on-chip module, and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The μDMA controller provides the following features:

- 8-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes:
	- Basic for simple transfer scenarios
	- Ping-pong for continuous data flow
	- Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation:
	- Independently configured and operated channels
	- Dedicated channels for supported on-chip modules
	- Primary and secondary channel assignments
	- Flexible channel assignments
	- One channel each for receive and transmit paths for bidirectional modules
	- Dedicated channel for software-initiated transfers
	- Per-channel configurable priority scheme
	- Optional software-initiated requests for any channel
- Two levels of priority
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, halfword, word, or no increment
- Maskable peripheral requests
- Interrupt on transfer completion with a separate interrupt per channel

15.2 Block Diagram

Figure 15-1. µDMA Block Diagram

15.3 Functional Description

The μDMA controller is a flexible and highly configurable DMA controller designed to work efficiently with the Arm Cortex-M0+ processor core of the microcontroller. The controller supports multiple data sizes and address increment schemes, multiple levels of priority among DMA channels, and several transfer modes to allow for sophisticated programmed data transfers.

Each supported peripheral function has a dedicated channel on the μDMA controller that can be configured independently. The μDMA controller implements a configuration method using channel control structures maintained in system memory by the processor. While simple transfer modes are supported, it is also possible to build up sophisticated task lists in memory that allow the μDMA controller to perform arbitrary-sized transfers to and from arbitrary locations as part of a single transfer request. The μDMA controller also supports the use of ping-pong buffering to accommodate constant streaming of data to or from a peripheral.

Each channel also has a configurable arbitration size. The arbitration size is the number of items that are transferred in a burst before the μDMA controller requests channel priority. Using the arbitration size, it is possible to control exactly how many items are transferred to or from a peripheral every time a μDMA service request is made.

15.3.1 Channel Assignments

Table 15-1 lists µDMA channel assignments to peripherals.

Table 15-1. Channel Assignments

(1) The dedicated µDMA Channel (DCH) type can only be connected to peripherals with a dedicated µDMA interface.

(2) Event Publisher Channel (ECH) type can only be connected to publishers.

(3) For DTB output, only SREQ and REQ is considered.

15.3.2 Priority

The μDMA controller assigns priority to each channel based on the channel number and the priority-level bit for the channel. Channel 0 has the highest priority, and as the channel number increases, the priority of a channel decreases. Each channel has a priority-level bit to provide two levels of priority: default priority and high priority. If the priority-level bit is set, then that channel has a higher priority than all other channels at default priority. If multiple channels are set for high priority, then the channel number is used to determine relative priority among all the high-priority channels.

The priority bit for a channel can be set using the DMA.SETCHNLPRIORITY register and cleared with the DMA.CLEARCHNLPRIORITY register.

15.3.3 Arbitration Size

When a μDMA channel requests a transfer, the μDMA controller arbitrates among all the channels making a request and services the μDMA channel with the highest priority. Once a transfer begins, it continues for a selectable number of transfers before re-arbitrating among the requesting channels. The arbitration size can be configured for each channel, ranging from 1 to 1024 item transfers. After the μDMA controller transfers the number of items specified by the arbitration size, the controller then checks among all the channels making a request, and services the channel with the highest priority.

If a lower-priority μDMA channel uses a large arbitration size, the latency for higher-priority channels is increased because the μDMA controller completes the lower-priority burst before checking for higher-priority requests. Therefore, lower-priority channels must not use a large arbitration size for best response on highpriority channels.

The arbitration size can also be thought of as burst size. Arbitration size is the maximum number of items that are transferred at any one time in a burst. Here, the term *arbitration* refers to the determination of the μDMA channel priority, not arbitration for the bus. When the μDMA controller arbitrates for the bus, the processor always takes priority. Furthermore, the μDMA controller is delayed whenever the processor must perform a bus transaction on the same bus, even in the middle of a burst transfer.

15.3.4 Request Types

The μDMA controller responds to two types of requests from a peripheral: single request or burst request. Each peripheral can support either or both types of requests. A single request means that the peripheral is ready to transfer one item, while a burst request means that the peripheral is ready to transfer multiple items.

The μDMA controller responds differently depending on whether the peripheral is making a single request or a burst request. If both types of requests are asserted and the μDMA channel has been set up for a burst transfer, then the burst request takes precedence. Table 15-2 lists how each peripheral supports the two request types.

Table 15-2. Request Type Support

15.3.4.1 Single Request

When a single request is detected (not a burst request), the μDMA controller transfers one item and then stops to wait for another request.

15.3.4.2 Burst Request

When a burst request is detected, the μDMA controller transfers the number of items that is the lesser of the arbitration size or the number of items remaining in the transfer. Therefore, the arbitration size must be the same as the number of data items that the peripheral can accommodate when making a burst request. For example, the UART and SPI, which use a mix of single or burst requests, could generate a burst request based on the FIFO trigger level. In this case, the arbitration size must be set to the amount of data that the FIFO can transfer when the trigger level is reached. A burst transfer runs to completion once it starts and cannot be interrupted, even by a higher-priority channel. Burst transfers complete in a shorter time than the same number of non-burst transfers.

It may be desirable to use only burst transfers and not allow single transfers (for example, when the nature of the data is such that it only makes sense when transferred together as a single unit rather than one piece at a time). The single request can be disabled in the DMA.SETBURST register. By setting the bit for a channel in this register, the μDMA controller responds only to burst requests for that channel.

15.3.5 Channel Configuration

The μDMA controller uses an area of system memory to store a set of channel control structures in a table. The control table can have one or two entries for each μDMA channel. Each entry in the table structure contains

source and destination pointers, transfer size, and transfer mode. The control table can be located anywhere in system memory, but the control table must be contiguous and aligned on a 256-byte boundary.

Table 15-3 describes the memory layout of the channel control table. Each channel can have one or two control structures in the control table—a primary control structure and an optional, alternate control structure. The table is organized with all of the primary entries in the first half of the table, and with all the alternate structures in the second half of the table. The primary entry is used for simple transfer modes where transfers can be reconfigured and restarted after each transfer completes. In this case, the alternate control structures are not used and only the first half of the table must be allocated in memory. The rest of the memory can be used for something else. If a more complex transfer mode is used, such as ping-pong or scatter-gather, then the alternate control structure is also used and memory space must be allocated for the entire table.

Any unused memory in the control table can be used by the application, which includes the control structures for any channels that are unused by the application, as well as the unused control word for each channel.

Table 15-3. Control Structure Memory Map

Table 15-4 describes an individual control-structure entry in the control table. Each entry is aligned on a 16-byte boundary. The entry contains four 4-byte long words: the source end pointer, the destination end pointer, the control word, and an unused entry. The inclusive end pointers point to the ending address of the transfer. If the source or destination is non-incrementing (as for a peripheral register), then the pointer must point to the transfer address.

Table 15-4. Channel Control Structure

The control word contains the following fields:

- Source and destination data sizes
- Source and destination address increment size
- Number of transfers before bus arbitration
- Total number of items to transfer
- Useburst flag
- Transfer mode

The control parameters for a channel can be set using the driver library function:

void uDMAChannelControlSet();

The μDMA controller updates the transfer size and transfer mode fields as the transfer is performed. At the end of a transfer, the transfer size indicates 0, and the transfer mode indicates stopped. Because the control word is

modified by the μDMA controller, the control word must be reconfigured before each new transfer. The source and destination end pointers are not modified, so the source and destination end pointers can be left unchanged if the source or destination addresses remain the same.

Before starting a transfer, a μDMA channel must be enabled by setting the appropriate bit in the DMA.SETCHANNELEN register. A channel can be disabled by setting the channel bit in the DMA.CLEARCHANNELEN register. At the end of a complete μDMA transfer, the controller automatically disables the channel.

15.3.6 Transfer Modes

The μDMA controller supports several transfer modes. Two of the modes support simple, one-time transfers. Several complex modes support a continuous flow of data.

15.3.6.1 Stop Mode

While stop mode is not a transfer mode, stop is a valid value for the *mode* field of the control word. When the mode field has the *stop* value, the μDMA controller does not perform any transfers and disables the channel if enabled. The μDMA controller updates the control word to set the mode to stop at the end of a transfer. This mode can be useful in scatter-gather operations.

15.3.6.2 Basic Mode

In basic mode, the μDMA controller performs transfers as long as there are more items to transfer, and a transfer request is present. This mode is used with peripherals that assert a μDMA request signal whenever the peripheral is ready for a data transfer. Basic mode must not be used in any situation where the request is not present during the entire transfer.

The μDMA controller sets the mode for that channel to stop when all of the items have been transferred using basic mode.

15.3.6.3 Auto Mode

Auto mode is similar to basic mode, except when a transfer request is received, the transfer completes, even if the μDMA request is removed. This mode is suitable for software-triggered transfers. Generally, auto mode is not used with a peripheral.

The μDMA controller sets the mode for that channel to stop when all the items have been transferred using auto mode.

15.3.6.4 Ping-Pong Mode

Ping-pong mode supports a continuous data flow to or from a peripheral. Both the primary and alternate data structures must be implemented to use ping-pong mode. Both structures are set up by the processor for data transfer between memory and a peripheral. The transfer is started using the primary control structure.

When the transfer using the primary control structure completes, the μDMA controller reads the alternate control structure for that channel to continue the transfer. Each time this occurs, an interrupt is generated, and the processor can reload the control structure for the just-completed transfer. Data flow can continue indefinitely this way, using the primary and alternate control structures to switch between buffers as the data flows to or from the peripheral.

[Figure 15-2](#page-804-0) shows an example operation in ping-pong mode.

Figure 15-2. Example of Ping-Pong µDMA Transaction

15.3.6.5 Memory Scatter-Gather Mode

Memory scatter-gather mode is a complex mode used when data must be transferred to or from varied locations in memory instead of a set of contiguous locations in a memory buffer. For example, a gather μDMA operation could be used to selectively read the payload of several stored packets of a communication protocol, and store them together in sequence in a memory buffer.

In memory scatter-gather mode, the primary control structure is used to program the alternate control structure from a table in memory. The table is set up by the processor software and contains a list of control structures, each containing the source and destination end pointers, and the control word for a specific transfer. The mode of each control word must be set to memory scatter-gather mode. Each entry in the table is, in turn, copied to the alternate structure where it is then executed. The μDMA controller alternates between using the primary control structure to copy the next transfer instruction from the list, and then executing the new transfer instruction. The end of the list is marked by programming the control word for the last entry to use auto-transfer mode. When the last transfer is performed using auto mode, the μDMA controller stops. A completion interrupt is generated only after the last transfer.

It is possible to loop the list by having the last entry copy the primary control structure to point back to the beginning of the list (or to a new list). It is also possible to trigger a set of other channels to perform a transfer, either directly, by programming a write to the software trigger for another channel, or indirectly, by causing a peripheral action that results in a μDMA request.

By programming the μDMA controller using this method, a set of arbitrary transfers can be performed based on a single μDMA request.

[Figure 15-3](#page-806-0) shows an example of operation in memory scatter-gather mode. This example shows a gather operation, where data in three separate buffers in memory is copied together into one buffer. [Figure 15-3](#page-806-0) shows how the application sets up a μDMA task list in memory, which is then used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel used for the operation is configured to copy from the task list to the alternate control structure.

[Figure 15-4](#page-807-0) shows the sequence as the μDMA controller performs the three sets of copy operations. First, using the primary control structure, the μDMA controller loads the alternate control structure with Task A. The μDMA controller then performs the copy operation specified by Task A, copying the data from the source buffer A to the destination buffer. Next, the μDMA controller again uses the primary control structure to load Task B into the alternate control structure and then performs the B operation with the alternate control structure. The process is repeated for Task C.

Figure 15-3. Memory Scatter-Gather, Setup, and Configuration

Micro Direct Memory Access (µDMA) www.ti.com

Using the primary control structure of the channel, the µDMA controller copies task C configuration to the alternate control structure of the channel.

Then, using the alternate control structure of the channel, the µDMA controller copies data from source buffer C to destination buffer.

Figure 15-4. Memory Scatter-Gather, µDMA Copy Sequence

15.3.6.6 Peripheral Scatter-Gather Mode

Peripheral scatter-gather mode is similar to memory scatter-gather mode, except that the transfers are controlled by a peripheral making a μDMA request. When the μDMA controller detects a request from the peripheral, the μDMA controller uses the primary control structure to copy one entry from the list to the alternate control structure and then performs the transfer. At the end of this transfer, the next transfer is started only if the peripheral again asserts a μDMA request. The μDMA controller continues to perform transfers from the list only when the peripheral makes a request until the last transfer completes. A completion interrupt is generated only after the last transfer.

Using this method, the μDMA controller can transfer data to or from a peripheral from a set of arbitrary locations whenever the peripheral is ready to transfer data.

Figure 15-5 shows an example of operation in peripheral scatter-gather mode. This example shows a gather operation where data from three separate buffers in memory is copied to a single peripheral data register. Figure 15-5 shows how the application sets up a µDMA task list in memory, which is then used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel used for the operation is configured to copy from the task list to the alternate control structure.

[Figure 15-6](#page-809-0) shows the sequence as the µDMA controller performs the three sets of copy operations. First, using the primary control structure, the µDMA controller loads the alternate control structure with Task A. The µDMA controller then performs the copy operation specified by Task A, copying the data from the source buffer A to the peripheral data register. Next, the µDMA controller again uses the primary control structure to load Task B into the alternate control structure and then performs the B operation with the alternate control structure. The process is repeated for Task C.

Figure 15-5. Peripheral Scatter-Gather, Setup, and Configuration

Micro Direct Memory Access (µDMA) www.ti.com

Figure 15-6. Peripheral Scatter-Gather, µDMA Copy Sequence

15.3.7 Transfer Size and Increments

The μDMA controller supports transfer data sizes of 8, 16, or 32 bits. The source and destination data size must be the same for any given transfer. The source and destination address can be automatically incremented by bytes, half-words, words, or set to no increment. The source and destination address increment values can be set independently; it is not necessary for the address increment to match the data size, as long as the increment is the same or larger than the data size. For example, it is possible to perform a transfer using 8-bit data size

by using an address increment of full words (4 bytes). The data to be transferred must be aligned in memory according to the data size (8, 16, or 32 bits).

Table 15-5 provides the configuration to read from a peripheral that supplies 8-bit data.

15.3.8 Peripheral Interface

Each peripheral that supports μDMA has a single request or burst request signal that is asserted when the peripheral is ready to transfer data (see [Table 15-2\)](#page-801-0). The request signal can be disabled or enabled using the DMA.SETREQMASK and DMA.CLEARREQMASK registers, respectively. The μDMA request signal is disabled or masked when the channel request mask bit is set. When the request is not masked and the μDMA channel is configured correctly and enabled, the peripheral asserts the request signal and the μDMA controller begins the transfer.

Note

The peripheral must disable all interrupts to the event fabric when using µDMA to transfer data to and from a peripheral.

When a μDMA transfer is complete, the μDMA controller generates an interrupt; for more information, see Section 15.3.10.

For more information on how a specific peripheral interacts with the μDMA controller, refer to the DMA Operation section in the chapter that discusses that peripheral.

15.3.9 Software Request

Channels can be set up to perform software transfers through the DMA.SOFTREQ register. If the channel used for software is also tied to a specific peripheral, the dma_done/interrupt signal is provided directly to the Arm Cortex-M0+ CPU instead of sending the signal to the peripheral. The interrupt used is a combined interrupt, number 46 – software µDMA interrupt, for all software transfers.

If software uses a μDMA channel of the peripheral to initiate a request, then the completion interrupt occurs on the interrupt vector for the peripheral instead of occurring on the software interrupt vector.

Note DMA software requests are specified on DMA channels 7 and 8.

15.3.10 Interrupts and Errors

The μDMA controller generates a completion interrupt on the interrupt vector of the peripheral when a μDMA transfer completes. Therefore, if μDMA is used to transfer data for a peripheral and interrupts are used, then the

interrupt handler for that peripheral must be designed to handle the μDMA transfer completion interrupt. If the transfer uses the software μDMA channel, then the completion interrupt occurs on the dedicated software μDMA interrupt vector (see Table 15-6).

When μDMA is enabled for a peripheral, the μDMA controller stops the normal transfer interrupts for a peripheral from reaching the interrupt controller (INTC). The interrupts are still reported in the interrupt registers of the peripheral. Thus, when a large amount of data is transferred using μDMA, instead of receiving multiple interrupts from the peripheral as data flows, the INTC receives only one interrupt when the transfer completes. Unmasked peripheral error interrupts continue to be sent to the INTC.

When a μDMA channel generates a completion interrupt, the CHNLS bit corresponding to the peripheral channel is set in the DMA Channel Request Done register, DMA.REQDONE. This register can be used by the interrupt handler code of the peripheral to determine if the interrupt was caused by the μDMA channel or an error event reported by the interrupt registers of the peripheral. The completion interrupt request from the μDMA controller is automatically cleared when the interrupt handler is activated.

If the μDMA controller encounters a bus or memory protection error when trying to perform a data transfer, the controller disables the μDMA channel that caused the error and generates an interrupt on the μDMA error interrupt vector. The processor can read the DMA Clear Bus Error register, DMA.ERROR[0] STATUS bit to determine if an error is pending. The STATUS bit is set if an error occurs. The error can be cleared by setting the STATUS bit to 1.

Note

The µDMA error event is connected as an interrupt to Arm Cortex-M0+ processor through the event fabric.

Table 15-6 lists the dedicated interrupt assignments for the μDMA controller.

Table 15-6. µDMA Interrupt Assignments

15.3.11 Initialization and Configuration

15.3.11.1 Module Initialization

The µDMA controller resides in the peripheral domain, which must be powered up to enable the µDMA controller. The following steps are necessary:

1. Enable the µDMA controller by setting the CLKCTL.CLKENSET0[17] DMA bit or by using the driver library function:

Power_enable_DMA()

- 2. Enable the µDMA controller by setting the DMA Configuration register, DMA.CFG[0] MASTERENABLE bit.
- 3. Program the location of the channel control table by writing the base address of the table to the DMA Channel Control Base Pointer register, DMA.CTRL. The base address must be aligned on a 256-byte boundary.

15.3.11.2 Configuring a Memory-to-Memory Transfer

The μDMA channels 6 and 7 are dedicated for software-initiated transfers. This specific example uses channel 6. No attributes must be set for a software-based transfer. The attributes are cleared by default, but are explicitly cleared as shown in the following sections.

15.3.11.3 Configure the Channel Attributes

Configure the channel attributes as follows, or use the following driver library function:

uDMAChannelAttributeDisable(uint32_t ui32Base, uint32_t ui32ChannelNum, uint32_t ui32Attr)

- 1. Program bit 0 of the DMA Set Channel Priority register, DMA.SETCHNLPRIORITY, or the DMA Clear Channel Priority register, DMA.CLEARCHNLPRIORITY, to set the channel to high priority or default priority.
- 2. Set bit 6 of the DMA Clear Channel Primary Alternate register, DMA.CLEARCHNLPRIALT, to select the primary channel control structure for this transfer.
- 3. Set bit 6 of the DMA Channel Clear Useburst register, DMA.CLEARBURST, to allow the μDMA controller to respond to single requests and burst requests.
- 4. Set bit 6 of the DMA Clear Channel Request Mask register, DMA.CLEARREQMASK, to allow the μDMA controller to recognize requests for this channel.

15.3.11.4 Configure the Channel Control Structure

This example transfers 256 words from one memory buffer to another. Channel 6 is used for a software transfer, and the control structure for channel 6 must be configured to transfer 8-bit data with source and destination increments in bytes and byte-wise buffer copy. A bus arbitration size of eight can be used here.

The transfer buffer and transfer size are now configured. The transfer uses auto mode, which means that the transfer automatically runs to completion after the first request.

15.3.11.5 Start the Transfer

Finally, the channel must be enabled. A request must also be made because this is a software-initiated transfer. The request starts the transfer.

1. Enable global interrupts:

IntMasterEnable()

and enable interrupt for µDMA:

IntEnable(uint32_t ui32Interrupt)

- 2. Enable the channel by setting bit 0 of the µDMA Set Channel Enable register, DMA.SETCHANNELEN.
- 3. Issue a transfer request by setting bit 0 of the µDMA Channel Software Request register, DMA.SOFTREQ.
- 4. The μDMA transfer begins. If the interrupt is enabled, then the processor is notified by an interrupt when the transfer completes.

If needed, the status can be checked by reading the DMA.SETCHANNELEN register bit 0. This bit is automatically cleared when the transfer completes.

15.3.11.6 Software Considerations

The µDMA driver should not disable µDMA when it has active transactions. The behavior when µDMA starts up again is not defined and by the time µDMA is reenabled, peripheral state and memory contents might have changed.

Software must also ensure that all µDMA channels from peripherals are disabled before entering standby, so no new requests are generated when µDMA is being disabled.

If the software doesn't take care of turning off µDMA only after all ongoing µDMA transactions are completed, and instead turns the clocks off in the middle of a transfer sequence—µDMA only ensures that the current transaction is cleanly terminated and the bus does not hang—but it does not wait until all transactions within the ongoing sequence are completed (which might take an arbitrarily large amount of time).

15.4 DMA Registers

Table 15-7 lists the memory-mapped registers for the DMA registers. All register offset addresses not listed in Table 15-7 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 15-8 shows the codes that are used for access types in this section.

Table 15-8. DMA Access Type Codes

15.4.1 STATUS Register (Offset = 0h) [Reset = 00070000h]

STATUS is shown in Table 15-9.

Return to the [Summary Table.](#page-813-0)

Status Register.

Table 15-9. STATUS Register Field Descriptions

15.4.2 CFG Register (Offset = 4h) [Reset = 00000000h]

CFG is shown in Table 15-10.

Return to the [Summary Table.](#page-813-0)

Configuration Register.

Table 15-10. CFG Register Field Descriptions

15.4.3 CTRL Register (Offset = 8h) [Reset = 00000000h]

CTRL is shown in Table 15-11.

Return to the [Summary Table.](#page-813-0)

Channel Control Data Base Pointer Register.

Table 15-11. CTRL Register Field Descriptions

15.4.4 ALTCTRL Register (Offset = Ch) [Reset = 00000080h]

ALTCTRL is shown in Table 15-12.

Return to the [Summary Table.](#page-813-0)

Channel Alternate Control Data Base Pointer Register.

Table 15-12. ALTCTRL Register Field Descriptions

15.4.5 WAITONREQ Register (Offset = 10h) [Reset = 000000FFh]

WAITONREQ is shown in Table 15-13.

Return to the [Summary Table.](#page-813-0)

Channel Wait On Request Status Register.

Table 15-13. WAITONREQ Register Field Descriptions

15.4.6 SOFTREQ Register (Offset = 14h) [Reset = 00000000h]

SOFTREQ is shown in Table 15-14.

Return to the [Summary Table.](#page-813-0)

Channel Software Request Register.

Table 15-14. SOFTREQ Register Field Descriptions

15.4.7 SETBURST Register (Offset = 18h) [Reset = 00000000h]

SETBURST is shown in Table 15-15.

Return to the [Summary Table.](#page-813-0)

Channel Set UseBurst Register.

Table 15-15. SETBURST Register Field Descriptions

15.4.8 CLEARBURST Register (Offset = 1Ch) [Reset = 00000000h]

CLEARBURST is shown in Table 15-16.

Return to the [Summary Table.](#page-813-0)

Channel Clear UseBurst Register.

Table 15-16. CLEARBURST Register Field Descriptions

15.4.9 SETREQMASK Register (Offset = 20h) [Reset = 00000000h]

SETREQMASK is shown in Table 15-17.

Return to the [Summary Table.](#page-813-0)

Channel Set Request Mask Register.

Table 15-17. SETREQMASK Register Field Descriptions

15.4.10 CLEARREQMASK Register (Offset = 24h) [Reset = 00000000h]

CLEARREQMASK is shown in Table 15-18.

Return to the [Summary Table.](#page-813-0)

Clear Channel Request Mask Register.

Table 15-18. CLEARREQMASK Register Field Descriptions

15.4.11 SETCHANNELEN Register (Offset = 28h) [Reset = 00000000h]

SETCHANNELEN is shown in Table 15-19.

Return to the [Summary Table.](#page-813-0)

Set Channel Enable Register.

Table 15-19. SETCHANNELEN Register Field Descriptions

15.4.12 CLEARCHANNELEN Register (Offset = 2Ch) [Reset = 00000000h]

CLEARCHANNELEN is shown in Table 15-20.

Return to the [Summary Table.](#page-813-0)

Clear Channel Enable Register.

Table 15-20. CLEARCHANNELEN Register Field Descriptions

15.4.13 SETCHNLPRIALT Register (Offset = 30h) [Reset = 00000000h]

SETCHNLPRIALT is shown in Table 15-21.

Return to the [Summary Table.](#page-813-0)

Channel Set Primary-Alternate Register.

Table 15-21. SETCHNLPRIALT Register Field Descriptions

15.4.14 CLEARCHNLPRIALT Register (Offset = 34h) [Reset = 00000000h]

CLEARCHNLPRIALT is shown in Table 15-22.

Return to the [Summary Table.](#page-813-0)

Channel Clear Primary-Alternate Register.

Table 15-22. CLEARCHNLPRIALT Register Field Descriptions

15.4.15 SETCHNLPRIORITY Register (Offset = 38h) [Reset = 00000000h]

SETCHNLPRIORITY is shown in Table 15-23.

Return to the [Summary Table.](#page-813-0)

Set Channel Priority Register.

Table 15-23. SETCHNLPRIORITY Register Field Descriptions

15.4.16 CLEARCHNLPRIORITY Register (Offset = 3Ch) [Reset = 00000000h]

CLEARCHNLPRIORITY is shown in Table 15-24.

Return to the [Summary Table.](#page-813-0)

Clear Channel Priority Register.

Table 15-24. CLEARCHNLPRIORITY Register Field Descriptions

15.4.17 ERROR Register (Offset = 4Ch) [Reset = 00000000h]

ERROR is shown in Table 15-25.

Return to the [Summary Table.](#page-813-0)

Error Status and Clear Register.

Table 15-25. ERROR Register Field Descriptions

15.4.18 REQDONE Register (Offset = 504h) [Reset = 00000000h]

REQDONE is shown in Table 15-26.

Return to the [Summary Table.](#page-813-0)

Channel Request Done Register.

Table 15-26. REQDONE Register Field Descriptions

15.4.19 DONEMASK Register (Offset = 520h) [Reset = 00000000h]

DONEMASK is shown in Table 15-27.

Return to the [Summary Table.](#page-813-0)

Channel Request Done Mask Register.

Table 15-27. DONEMASK Register Field Descriptions

Chapter 16 Advanced Encryption Standard (AES)

TEXAS INSTRUMENTS

This chapter describes the functionality of the advanced encryption standard (AES) system.

16.1 Introduction

The AES accelerator module performs encryption and decryption of 128-bit data blocks with a 128-bit key in hardware according to the Advanced Encryption Standard (AES). AES is a symmetric-key block cipher algorithm specified in FIPS PUB 197. Encryption converts data to an unintelligible form called ciphertext. Decryption converts the ciphertext back into the original form called plaintext.

Features

- The AES supports AES-128 block cipher encryption.
- The AES supports the following cipher modes for encryption: ECB, CBC-MAC, CBC, CTR, CFB, OFB, and PCBC.
- CCM can also be accelerated by the software configuring CBC-MAC and CTR modes accordingly.
- Cipher mode decryption is supported, except for ECB, CBC, and PCBC.
- The module supports AES CTR-DRBG acceleration.
- Data can be routed to and from the module through CPU and µDMA.
- The µDMA interface includes two channels to enable parallel execution of writing and reading data.
- µDMA is capable of feeding the module in all listed cipher modes.
- Capable of completing 256 B CCM using the AES module within 60µs.
- Completes a single AES-128 ECB encryption within 23 CLKSVT clock cycles (approximately 50us).
- The AES implements hardware features to minimize bus traffic and disturbances to running code.
- The AES key is stored within the AES module, avoiding the need to reload the key for every encryption operation.
- Implements hardware acceleration and configurable increment option for AES-CTR modes
- Supports writing the next block of plaintext during ongoing encryption, which enables parallel processing

16.1.1 AES Performance

The finite State machine (FSM) processes the data in a column-fashioned way, processing two columns/cycle, completing 10 rounds in 20 cycles. With three cycles of preprocessing, the execution/encryption time is 23 cycles or 5.56 bits a cycle.

16.2 Functional Description

The AES accelerator consists of the register interface and the finite state machine (FSM).

The register bank provides various options to the user to configure the plaintext source, encryption triggers, µDMA channel triggers, counter size, endianness, alignment, and actions that clear status events and IRQs. In addition to the key storage register, there are registers for plaintext and buffer. Users can also configure side effects such as XORing, clearing of events or IRQs, and generation of µDMA and AES triggers. Due to these options, external intervention by the CPU or µDMA is kept to a minimum, thereby significantly increasing throughput.

The FSM operates on the input block, performing the required substitution, shift, and mix operations. A new subkey is generated and XORed with the data each round. Round keys are generated on the fly and parallel to data processing. To accommodate CTR cipher mode, the IP offers a 128-bit register acting either as a counter in CTR cipher mode or as a pipeline buffer to enable the update of the next plaintext/ciphertext while AES-128 encryption is ongoing.

Data blocks can be transferred to and from AES through µDMA or CPU.

16.2.1 Reset Considerations

A hardware reset will reset all the registers. After reset, KEY, µDMA, and AUTOCFG registers should be reinitialized.

16.2.2 Interrupt and Event Support

16.2.2.1 Interrupt Events and Requests

The following are the interrupt sources

- Channel A µDMA done
- Channel B µDMA done
- Start of AES operation
- End of AES operation

16.2.2.2 Connection to Event Fabric

The combined OR of the AES.MIS register bits generates an event, which is connected to the SVT/MCU Event Fabric module. See [Chapter 4](#page-111-0) for more information.

16.2.3 µDMA

µDMA channel numbers four and five are assigned to AES Channels A and B. Each channel has an interface consisting of µDMA request and µDMA done signals. Configure µDMA channels to specify the total transfers. For multi-block encryption, specify the total transfers required for all the blocks. The µDMA request signal is generated by AES to alert µDMA for data transfer. The µDMA done signal from the µDMA indicates the completion of all data transfers.

16.2.3.1 µDMA Example

Consider AES encryption has to be performed on 4 blocks of 128-bit plaintext which is stored in SRAM. The primary control structure of µDMA Channel 4 which is assigned to AES channel A, can be configured as below, to transfer the plaintext from SRAM to AES.

µDMA channel 5 which is assigned to AES channel B, can be configured as below, to transfer ciphertext from AES to SRAM

Note

The address pointed by [DMA.DMACHA] and [DMA.DMACHB] is automatically incremented within the design after every transfer. Thus, the Destination Increment and Source Increment for AES channel A and channel B, respectively, is configured as None.

Refer to [Chapter 15](#page-798-0) for more details on configuring µDMA channels.

16.3 Encryption and Decryption Configuration

Each of the following modes can be accelerated either through µDMA or CPU. This section provides sequence of operations which includes initialization and separate steps for µDMA and CPU data transfer.

16.3.1 CBC-MAC (Cipher Block Chaining-Message Authentication Code)

The fastest way to accelerate CBC-MAC is to upload the next plaintext during the current encryption.

Assuming initialization from reset state and denoting plaintext as an array, m[1:x]:

Initialization:

- Write KEY0-KEY3
- AUTOCFG:
	- AESSRC = TXTXBUF
	- TRGAES = WRBUF3 (Write to BUF3 triggers AES)
	- BUSHALT = EN
- Write 0 to TXT0-TXT3

Cipher mode with µDMA:

- µDMA channel A moves m[1:x] into BUF when a new AES operation starts:
	- $-$ ADRCHA = BUF0
	- TRGCHA = AESSTART
- START: CPU writes 0x1 to TRG.DMACHA to start CBC-MAC
- END : CPU waits for uDMA done and STA.STATE = IDLE, then reads result/TAG/MIC from TXT0-TXT3

Cipher mode with CPU:

- for $i = 1$; $i \le x$, increment i:
	- Write m[i] to BUF
- Wait until STA.STATE = IDLE
- Read result/TAG/MIC from TXT0-TXT3

16.3.2 CBC (Cipher Block Chaining) Encryption

The fastest way to accelerate this cipher mode is to upload the next plaintext during the current encryption.

An Initialization Vector (IV) is used to randomize the encryption so that distinct ciphertexts are produced even if the same plaintext is encrypted multiple times. Assuming initialization from reset state and denoting plaintext as an array, m[1:x]:

Initialization:

- Write KFY0-KFY3
- AUTOCFG
	- AESSRC = TXTXBUF
	- TRGAES = RDTXT3 | WRBUF3S (the first encryption starts by writing BUF3, the successive ones by reading TXT3)
- Write IV to TXT0-TXT3

Cipher mode with µDMA:

Assumes CHA has written new plaintext to BUF before reading ciphertext.

- µDMA channel A moves m[1:x] into BUF when a new encryption starts
	- $-$ ADRCHA = BUF0
	- TRGCHA = AESSTART
	- DONEACT = GATE_TRGAES_ON_CHA_DEL (to avoid spurious last AES operation).In case of single block encryption, configure DONEACT = GATE_TRGAES_ON_CHA
- µDMA channel B moves ciphertext[1:x] to memory when AES completes

- $-$ ADRCHB = TXT0
- TRGCHB = AESDONE
- START: CPU writes 0x1 to TRG.DMACHA to start CBC encryption. µDMA moves N x 16B.
- END : CPU waits for µDMA to signal 'done' and STA.STATE = IDLE, then reads result/TAG/MIC from TXT0-TXT3.

Cipher mode with CPU:

- Writes m[1] to BUF (triggers AES)
- for $i = 1$; i<x, increment i:
	- Prepares m[i+1]
	- Wait until STA.STATE = BUSY || use interrupt (This can be skipped since AES is immediately triggered)
	- Writes m[i+1] to BUF
	- Waits for STA.STATE = IDLE || use interrupt
	- Reads ciphertext[i] from TXT
- Last $m(x)$:
	- Set AUTOCFG.TRGAES = DISABLE
	- $-$ Waits for STA.STATE = IDLE \parallel use interrupt
	- Reads ciphertext[x] from TXT

Note

The loop can run over i=1:x, but then an additional AES encryption is triggered on the last read of TXT3. This can be aborted immediately after completing the x-th iteration of the for-loop.

16.3.3 CBC Decryption

CBC decryption is not supported.

16.3.4 CTR (Counter) Encryption/Decryption

Assuming initialization from reset state and denoting plaintext as an array, m[1:x]:

Initialization:

- Write KEY0-KEY3
- AUTOCFG
	- AESSRC = BUF
	- TRGAES = RDTXT3 | WRBUF3S (the first encryption starts by writing BUF3, the successive ones by reading TXT3)
	- CTRSIZE = CTR8/CTR16/CTR32/CTR64/CTR128

Cipher mode with µDMA:

- µDMA channel A moves m[1:x] into TXTX when AES completes
	- ADRCHA = TXTX0
	- TRGCHA = AESDONE
	- DONEACT = GATE_TRGAES_ON_CHA (to avoid spurious last AES using µDMA)
- µDMA channel B moves ciphertext[1:x] to memory after channel A has written TXTX3
	- $-$ ADRCHB = TXT0
	- TRGCHB = WRTXT3
- START: SW initializes BUF with data corresponding to nonce, flags, and counter. This triggers first AES operation
- END : CPU waits for µDMA to signal 'done'

Cipher mode with CPU:

- Initializes BUF with data corresponding to nonce, flags, and counter. This triggers first AES operation
- for i=1; i<x; increment i:
	- Waits for STA.STATE = IDLE || use interrupt

- Writes plaintext[i] to TXTX0-TXTX3
- Reads ciphertext[i]
- Set AUTOCFG.TRGAES =DISABLE
- Waits for STA.STATE = IDLE || use interrupt
- Writes plaintext[i] to TXTX0-TXTX3
- Reads ciphertext[i]

Note

The loop can run over i=1:x, but then an additional AES operation is triggered on the last read of TXT3. This can be aborted immediately after completing the x-th iteration of the for-loop.

16.3.5 ECB (Electronic Code Book) Encryption

Assuming initialization from reset state and that CHA has written new plaintext to BUF before reading ciphertext, denoting plaintext as an array, m[1:x]:

Initialization:

- Write KEY0-KEY3
- Set AUTOCFG:
	- AESSRC = BUF
	- TRGAES = RDTXT3 | WRBUF3S

Cipher mode with µDMA:

- µDMA channel A moves m[1:x] into BUF when AES operation starts
	- $-$ ADRCHA = BUF0
	- TRGCHA = AESSTART
	- DONEACT = GATE_TRGAES_ON_CHA_DEL (to avoid spurious last AES operation). In case of single block encryption, configure DONEACT = GATE_TRGAES_ON_CHA.
- µDMA channel B moves ciphertext[1:x] to memory when AES completes.
	- $-$ ADRCHB = TXT0
	- TRGCHB = AESDONE
- START: CPU writes 0x1 to TRG.DMACHA
- END : CPU waits for µDMA 'done'

Cipher mode with CPU:

- Writes m[1] to BUF (triggers AES operation)
- for $i = 1$; $i < x$, increment i:
	- Prepares m[i+1]
	- Wait until STA.STATE = BUSY || use interrupt (This can be skipped since AES is immediately triggered)
	- Writes m[i+1] to BUF
	- Waits for STA.STATE = IDLE || use interrupt
	- Reads ciphertext[i] from TXT
- Last m(x):
	- Set AUTOCFG.TRGAES = DISABLE
	- Waits for STA.STATE = IDLE || use interrupt
	- Reads ciphertext[x] from TXT

Note

The loop can run over $i=1:x$, but then an additional AES operation is triggered on the last read of TXT3. This can be aborted immediately after completing the x-th iteration of the for-loop.

16.3.6 ECB Decryption

ECB decryption is not supported.

16.3.7 CFB (Cipher Feedback) Encryption

Below are the steps for CFB encryption with 16-byte block size.

Assuming initialization from reset state and denoting plaintext as an array, m[1:x]:

Initialization:

- Write KEY0-KEY3
- SW initializes TXT with (Initialization Vector) IV
- AUTOCFG
	- AESSRC = TXT
	- TRGAES = RDTXT3 (reading TXTXBUF3 also causes trigger, see register information)
	- TRGTXT = RDTXTXBUF3

Cipher mode with µDMA:

Assumes CHA has written new plaintext to BUF before reading ciphertext:

- µDMA channel A moves m[1:x] into BUF when AES starts
	- $-$ ADRCHA = BUF0
	- TRGCHA = AESSTART
	- DONEACT = GATE_TRGAES_ON_CHA(to avoid spurious last AES using µDMA)
- µDMA channel B gets ciphertext[1:x] by reading TXTXBUF when AES completes.
	- ADRCHB = TXTXBUF0
	- TRGCHB = AESDONE
- START: CPU writes 'TXT' to TRG.OP to start first AES.
- END: CPU waits for µDMA to signal 'done'.

Cipher mode with CPU:

- Writes 'TXT' to TRG.OP to start first AES.
- for $i = 1$; i $\leq x$, increment i:
	- Waits until STA.STATE = BUSY || use interrupt (This can be skipped since AES is immediately triggered)
	- Writes m[i] to BUF
	- Waits for STA.STATE = IDLE || use interrupt
	- Reads ciphertext[i] from TXTXBUF (TXT <= TXT XOR BUF (what was just read), triggers new encryption)
- Last $m(x)$:
	- Set AUTOCFG.TRGAES = DISABLE
	- Waits until STA.STATE = BUSY || use interrupt (This can be skipped since AES is immediately triggered)
	- Writes m[i] to BUF
	- Waits for STA.STATE = IDLE || use interrupt
	- Reads ciphertext[x] from TXTXBUF

Note

The loop can run over i=1:x, but then an additional AES encryption is triggered on the last read of TXT3. This can be aborted immediately after completing the x-th iteration of the for-loop.

16.3.8 CFB Decryption

Below are the steps for CFB decryption with 16-byte block size.

Assuming initialization from reset state and denoting plaintext as an array, m[1:x]:

Initialization:

- Write KEY0-KEY3
- SW initializes TXT
- AUTOCFG
	- AESSRC = BUF (automatically triggered AES operations use the BUF content as plaintext)

IEXAS

– TRGAES = RDTXT3 (reading TXTXBUF3 also causes trigger, see register information)

Cipher mode with µDMA:

Assumes CHA has written new plaintext to BUF before reading ciphertext:

- µDMA channel A moves m[1:x] into BUF when AES starts
	- $-$ ADRCHA = BUF0
	- TRGCHA = AESSTART
	- DONEACT = GATE_TRGAES_ON_CHA (to avoid spurious last AES using µDMA)
- µDMA channel B gets ciphertext[1:x] by reading TXTXBUF when AES completes
- ADRCHB = TXTXBUF0
	- TRGCHB = AESDONE
- START: CPU write 'TXT' to TRG.AESOP to trigger first AES(K,TXT)
- END:
	- CPU waits for µDMA to signal 'done'
	- CPU optionally aborts the spurious AES by writing 0x1 to ABORT.AES

Cipher mode with CPU:

CPU implements the µDMA behavior. CPU needs to wait for STA.STATE = BUSY before CPU can update BUF with ciphertext[i].

16.3.9 OFB (Open Feedback) Encryption

Assuming initialization from reset state and denoting plaintext as an array, m[1:x]:

Initialization:

- Write KEY0-KEY3
- SW initializes TXT with IV
- AUTOCFG
	- AESSRC = TXT
	- TRGAES = RDTXT3

Cipher mode with µDMA:

Assumes CHA has written new plaintext to BUF before reading ciphertext:

- µDMA channel A moves m[1:x] into BUF when AES starts
	- $-$ ADRCHA = BUF0
	- TRGCHA = AESSTART
	- DONEACT = GATE_TRGAES_ON_CHA (to avoid spurious last AES using µDMA)
- µDMA channel B gets ciphertext[1:x] by reading TXTXBUF when AES completes
	- ADRCHB = TXTXBUF0
	- TRGCHB = AESDONE
- START: SW write 'TXT' to TRG.AESOP to trigger first AES(K,TXT)
- END :
	- CPU waits for µDMA to signal 'done'
	- CPU optionally aborts the spurious AES by writing 0x1 to ABORT.AES

Cipher mode with CPU:

CPU implements the µDMA behavior. CPU needs to wait for STA.STATE = BUSY before CPU can update BUF with ciphertext[i].

16.3.10 OFB Decryption

Assuming initialization from reset state and denoting plaintext as an array, m[1:x].

The same steps are carried out as for encryption, with the exception that plaintext and ciphertext are swapped.

16.3.11 PCBC (Propagating Cipher Block Chaining) Encryption

Assuming initialization from reset state and denoting plaintext as an array, m[1:x]:

Initialization:

- Write KEY0-KEY3
- AUTOCFG
	- AESSRC = TXTXBUF
	- TRGAES = WRBUF3
	- TRGTXT = RDTXT3
- Write IV to TXT

Cipher mode with µDMA:

- µDMA channel A moves m[1:x] into BUF on TXT3 read.
	- $-$ ADRCHA = BUF0
	- TRGCHA = RDTXT3
	- DONEACT = GATE_TRGAES_ON_CHA (to avoid spurious last AES using µDMA)
- µDMA channel B gets ciphertext[1:x] by reading TXT when AES completes.
	- ADRCHB = TXT0
	- TRGCHB = AESDONE (Completion of each burst updates TXT <= TXT XOR BUF, and triggers channel A)
- START: SW starts the process by writing 0x1 to TRG.DMACHA
- END: SW waits for µDMA to signal 'done'.

Cipher mode with CPU:

- for $i = 1$; $i < x$, increment i:
	- Write m[i] to BUF
	- Waits for STA.STATE = IDLE || use interrupt
	- Reads ciphertext[i] from TXT
- Last m(x):
	- Set AUTOCFG.TRGAES = DISABLE
	- Writes m[x] to BUF
	- Waits for STA.STATE = IDLE || use interrupt
	- Reads ciphertext[x] from TXT

Note

The loop can run over i=1:x, but then an additional AES encryption is triggered on the last read of TXT3. This can be aborted immediately after completing the x-th iteration of the for-loop.

16.3.12 PCBC Decryption

PCBC decryption is not supported.

16.3.13 CTR-DRBG (Counter-Deterministic Random Bit Generator)

Assuming initialization from reset state and denoting plaintext as an array, m[1:x]:

Initialization:

- Write KEY0-KEY3
- Write BUF with data corresponding to nonce, flags, and counter.

Cipher mode with µDMA:

The following can be useful if many random numbers need to be generated and stored:

- AUTOCFG
	- CTRSIZE = CTR8/CTR16/CTR32/CTR64/CTR128

- µDMA channel A triggers blockcipher.
	- µDMA configuration: µDMA CH A shall write TRG.AESOP = BUF all the times, single transfer per arbitration cycle, R=0.
	- TRGCHA = RDTXT3
- µDMA channel B moves ciphertext[1:x]/random numbers to memory after channel A has triggered AES.
	- $-$ ADRCHB = TXT0
	- TRGCHB = AESDONE
- START: CPU writes 1 to TRG.DMACHA
- END: CPU waits for RIS.CHBDONE

Cipher mode with CPU:

The following is useful if a single or few random numbers are needed:

Initialization:

AUTOCFG

• CTRSIZE = CTR8/CTR16/CTR32/CTR64/CTR128

Operation:

- CPU writes 1 to TRG.AESOP = BUF
- CPU waits for AES to complete.
- CPU reads the result

16.3.14 CCM

CCM can be realized using 16 + 2(Nonce + Packet and Payload header) blocks of CBC-MAC to calculate authentication block and 16 + 1(Authentication Tag) blocks of CTR to perform encryption/decryption. CTR uses the same 16 blocks of plaintext as CBC-MAC.

16.4 AES Registers

Table 16-1 lists the memory-mapped registers for the AES registers. All register offset addresses not listed in Table 16-1 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. [Table 16-2](#page-844-0) shows the codes that are used for access types in this section.

Table 16-2. AES Access Type Codes

16.4.1 DESC Register (Offset = 0h) [Reset = 6B424010h]

DESC is shown in Table 16-3.

Return to the [Summary Table.](#page-843-0)

Description Register.

This register provides IP module ID, revision information, instance index and standard MMR registers offset.

Table 16-3. DESC Register Field Descriptions

16.4.2 TRG Register (Offset = 10h) [Reset = 00000000h]

TRG is shown in Table 16-4.

Return to the [Summary Table.](#page-843-0)

Trigger

This register is used to manually trigger operations.

Table 16-4. TRG Register Field Descriptions

16.4.3 ABORT Register (Offset = 14h) [Reset = 00000000h]

ABORT is shown in Table 16-5.

Return to the [Summary Table.](#page-843-0)

Abort

This register is used to abort current AES operation.

Table 16-5. ABORT Register Field Descriptions

16.4.4 CLR Register (Offset = 18h) [Reset = 00000000h]

CLR is shown in Table 16-6.

Return to the [Summary Table.](#page-843-0)

Clear

This register is used to clear contents of TXT and BUF when STA.STATE = IDLE. If condition is not met, the contents remain unchanged.

Table 16-6. CLR Register Field Descriptions

16.4.5 STA Register (Offset = 1Ch) [Reset = 00000000h]

STA is shown in Table 16-7.

Return to the [Summary Table.](#page-843-0)

Status

This register provides information on AES accellerator state and BUF status.

Table 16-7. STA Register Field Descriptions

16.4.6 DMA Register (Offset = 20h) [Reset = 00000000h]

DMA is shown in Table 16-8.

Return to the [Summary Table.](#page-843-0)

Direct Memory Access

This register controls the conditions that will generate burst requests on each DMA channel.

Table 16-8. DMA Register Field Descriptions (continued)

16.4.7 DMACHA Register (Offset = 24h) [Reset = 00000000h]

DMACHA is shown in Table 16-9.

Return to the [Summary Table.](#page-843-0)

DMA Channel A data transfer

DMA accesses this register to read or write contents from sequential addresses specifed by DMA.ADRCHA.

Table 16-9. DMACHA Register Field Descriptions

16.4.8 DMACHB Register (Offset = 28h) [Reset = 00000000h]

DMACHB is shown in Table 16-10.

Return to the [Summary Table.](#page-843-0)

DMA Channel B data transfer

DMA accesses this register to read or write contents from sequential addresses specifed by DMA.ADRCHB.

Table 16-10. DMACHB Register Field Descriptions

16.4.9 AUTOCFG Register (Offset = 2Ch) [Reset = 00000000h]

AUTOCFG is shown in Table 16-11.

Return to the [Summary Table.](#page-843-0)

Automatic Configuration

This register configures automatic hardware updates to TXT and BUF. Configure this register to reduce software overhead during cipher modes.

Table 16-11. AUTOCFG Register Field Descriptions (continued)

16.4.10 KEY0 Register (Offset = 50h) [Reset = 00000000h]

KEY0 is shown in Table 16-12.

Return to the [Summary Table.](#page-843-0)

Key Word 0

Write KEY0 through KEY3 to populate the 128-bit key. The key is not consumed by the hardware. It is hence not required to reload the key for subsequent block encryptions/decryptions unless required by the application.

Table 16-12. KEY0 Register Field Descriptions

16.4.11 KEY1 Register (Offset = 54h) [Reset = 00000000h]

KEY1 is shown in Table 16-13.

Return to the [Summary Table.](#page-843-0)

Key Word 1

Write KEY0 through KEY3 to populate the 128-bit key. The key is not consumed by the hardware. It is hence not required to reload the key for subsequent block encryptions/decryptions unless required by the application.

Table 16-13. KEY1 Register Field Descriptions

16.4.12 KEY2 Register (Offset = 58h) [Reset = 00000000h]

KEY2 is shown in Table 16-14.

Return to the [Summary Table.](#page-843-0)

Key Word 2

Write KEY0 through KEY3 to populate the 128-bit key. The key is not consumed by the hardware. It is hence not required to reload the key for subsequent block encryptions/decryptions unless required by the application.

Table 16-14. KEY2 Register Field Descriptions

16.4.13 KEY3 Register (Offset = 5Ch) [Reset = 00000000h]

KEY3 is shown in Table 16-15.

Return to the [Summary Table.](#page-843-0)

Key Word 3

Write KEY0 through KEY3 to populate the 128-bit key. The key is not consumed by the hardware. It is hence not required to reload the key for subsequent block encryptions/decryptions unless required by the application.

Table 16-15. KEY3 Register Field Descriptions

16.4.14 TXT0 Register (Offset = 70h) [Reset = 00000000h]

TXT0 is shown in Table 16-16.

Return to the [Summary Table.](#page-843-0)

Text Word 0

TXT is the 128-bit buffer, the AES-128 algorithm performs its operations on. AES input can be written to TXT, and ciphertext can be read from TXT.

Table 16-16. TXT0 Register Field Descriptions

16.4.15 TXT1 Register (Offset = 74h) [Reset = 00000000h]

TXT1 is shown in Table 16-17.

Return to the [Summary Table.](#page-843-0)

Text Word 1

TXT is the 128-bit buffer, the AES-128 algorithm performs its operations on. AES input can be written to TXT, and ciphertext can be read from TXT.

Table 16-17. TXT1 Register Field Descriptions

16.4.16 TXT2 Register (Offset = 78h) [Reset = 00000000h]

TXT2 is shown in Table 16-18.

Return to the [Summary Table.](#page-843-0)

Text Word 2

TXT is the 128-bit buffer, the AES-128 algorithm performs its operations on. AES input can be written to TXT, and ciphertext can be read from TXT.

Table 16-18. TXT2 Register Field Descriptions

16.4.17 TXT3 Register (Offset = 7Ch) [Reset = 00000000h]

TXT3 is shown in Table 16-19.

Return to the [Summary Table.](#page-843-0)

Text Word 3

TXT is the 128-bit buffer, the AES-128 algorithm performs its operations on. AES input can be written to TXT, and ciphertext can be read from TXT.

Table 16-19. TXT3 Register Field Descriptions

16.4.18 TXTX0 Register (Offset = 80h) [Reset = 00000000h]

TXTX0 is shown in Table 16-20.

Return to the [Summary Table.](#page-843-0)

Text Word 0 XOR

Write data to this register to XOR data with contents in TXT0.VAL.

Table 16-20. TXTX0 Register Field Descriptions

16.4.19 TXTX1 Register (Offset = 84h) [Reset = 00000000h]

TXTX1 is shown in Table 16-21.

Return to the [Summary Table.](#page-843-0)

Text Word 1 XOR

Write data to this register to XOR data with contents in TXT1.VAL.

Table 16-21. TXTX1 Register Field Descriptions

16.4.20 TXTX2 Register (Offset = 88h) [Reset = 00000000h]

TXTX2 is shown in Table 16-22.

Return to the [Summary Table.](#page-843-0)

Text Word 2 XOR

Write data to this register to XOR data with contents in TXT2.VAL.

Table 16-22. TXTX2 Register Field Descriptions

16.4.21 TXTX3 Register (Offset = 8Ch) [Reset = 00000000h]

TXTX3 is shown in Table 16-23.

Return to the [Summary Table.](#page-843-0)

Text Word 3 XOR

Write data to this register to XOR data with contents in TXT3.VAL.

AUTOCFG.TRGAES decides if a write to or a read of this field triggers an AES operation.

Table 16-23. TXTX3 Register Field Descriptions

16.4.22 BUF0 Register (Offset = 90h) [Reset = 00000000h]

BUF0 is shown in Table 16-24.

Return to the [Summary Table.](#page-843-0)

Buffer Word 0

BUF is a 128-bit auxiliary register that functions as a buffer, counter, or storage of operations in cipher modes.

Table 16-24. BUF0 Register Field Descriptions

16.4.23 BUF1 Register (Offset = 94h) [Reset = 00000000h]

BUF1 is shown in Table 16-25.

Return to the [Summary Table.](#page-843-0)

Buffer Word 1

BUF is a 128-bit auxiliary register that functions as a buffer, counter, or storage of operations in cipher modes.

Table 16-25. BUF1 Register Field Descriptions

16.4.24 BUF2 Register (Offset = 98h) [Reset = 00000000h]

BUF2 is shown in Table 16-26.

Return to the [Summary Table.](#page-843-0)

Buffer Word 2

BUF is a 128-bit auxiliary register that functions as a buffer, counter, or storage of operations in cipher modes.

Table 16-26. BUF2 Register Field Descriptions

16.4.25 BUF3 Register (Offset = 9Ch) [Reset = 00000000h]

BUF3 is shown in Table 16-27.

Return to the [Summary Table.](#page-843-0)

Buffer Word 3

BUF is a 128-bit auxiliary register that functions as a buffer, counter, or storage of operations in cipher modes. AUTOCFG.TRGAES decides if a write to this field triggers an AES operation.

Table 16-27. BUF3 Register Field Descriptions

16.4.26 TXTXBUF0 Register (Offset = A0h) [Reset = 00000000h]

TXTXBUF0 is shown in Table 16-28.

Return to the [Summary Table.](#page-843-0)

Text Word 0 XOR Buffer Word 0

Read this register to obtain plaintext during CFB decryption.

Table 16-28. TXTXBUF0 Register Field Descriptions

16.4.27 TXTXBUF1 Register (Offset = A4h) [Reset = 00000000h]

TXTXBUF1 is shown in Table 16-29.

Return to the [Summary Table.](#page-843-0)

Text Word 1 XOR Buffer Word 1

Read this register to obtain plaintext during CFB decryption.

Table 16-29. TXTXBUF1 Register Field Descriptions

16.4.28 TXTXBUF2 Register (Offset = A8h) [Reset = 00000000h]

TXTXBUF2 is shown in Table 16-30.

Return to the [Summary Table.](#page-843-0)

Text Word 2 XOR Buffer Word 2

Read this register to obtain plaintext during CFB decryption.

Table 16-30. TXTXBUF2 Register Field Descriptions

16.4.29 TXTXBUF3 Register (Offset = ACh) [Reset = 00000000h]

TXTXBUF3 is shown in Table 16-31.

Return to the [Summary Table.](#page-843-0)

Text Word 3 XOR Buffer Word3

Read this register to obtain plaintext during CFB decryption.

Table 16-31. TXTXBUF3 Register Field Descriptions

16.4.30 IMASK Register (Offset = 104h) [Reset = 00000000h]

IMASK is shown in Table 16-32.

Return to the [Summary Table.](#page-843-0)

Interrupt Mask register

Table 16-32. IMASK Register Field Descriptions

16.4.31 RIS Register (Offset = 108h) [Reset = 00000000h]

RIS is shown in Table 16-33.

Return to the [Summary Table.](#page-843-0)

Raw Interrupt Status register

Table 16-33. RIS Register Field Descriptions

16.4.32 MIS Register (Offset = 10Ch) [Reset = 00000000h]

MIS is shown in Table 16-34.

Return to the [Summary Table.](#page-843-0)

Masked Interrupt Status register

Table 16-34. MIS Register Field Descriptions

16.4.33 ISET Register (Offset = 110h) [Reset = 00000000h]

ISET is shown in Table 16-35.

Return to the [Summary Table.](#page-843-0)

Interrupt Set register

Table 16-35. ISET Register Field Descriptions

16.4.34 ICLR Register (Offset = 114h) [Reset = 00000000h]

ICLR is shown in Table 16-36.

Return to the [Summary Table.](#page-843-0)

Interrupt Clear register

Table 16-36. ICLR Register Field Descriptions

16.4.35 IMSET Register (Offset = 118h) [Reset = 00000000h]

IMSET is shown in Table 16-37.

Return to the [Summary Table.](#page-843-0)

Interrupt Mask Set register

Table 16-37. IMSET Register Field Descriptions

16.4.36 IMCLR Register (Offset = 11Ch) [Reset = 00000000h]

IMCLR is shown in Table 16-38.

Return to the [Summary Table.](#page-843-0)

Interrupt Mask Clear register

Table 16-38. IMCLR Register Field Descriptions

Chapter 17 Analog to Digital Converter (ADC)

TEXAS INSTRUMENTS

This chapter describes the functionality of the analog-to-digital converter (ADC) module.

17.1 Overview

The purpose of the ADC is to measure analog signals and convert them to a digital representation with minimal CPU intervention providing for lower power and greater task integration.

The ADC supports fast 12-, 10-, and 8-bit analog-to-digital conversions. The ADC implements a 12-bit Successive Approximation Register (SAR) core, sample/conversion mode control, and up to 4 independent conversion-and-control buffers. This means the ADC allows up to four independent analog-to-digital converter (ADC) samples to be converted and stored without any CPU intervention.

ADC features include:

- 1Msps conversion rate at a resolution of 12 bits when reference is external or supply (VDDS)
- 200ksps sampling rate with internal reference
- Full scale ADC operating voltage range
- 12-bit max resolution with support for 10-bit and 8-bit lower resolution modes
- Sample-and-hold with programmable sampling periods controlled by software or timers
- Two sampling trigger sources: software trigger and event trigger
- Software-selectable on-chip reference voltage of 1.4V or 2.5V
- Configurable ADC reference source: VDDS, internal reference (VREF), or external reference (VREF+/-)
- Up to 16 individually configurable analog input channels
- Internal conversion channels for temperature sensing, supply monitoring, and analog signal chain (see device-specific data sheet for availability and channel mapping)
- Configurable ADC clock source
- Different conversion modes: Single-channel, repeat-single-channel, sequence, repeat-sequence, and software requested ad-hoc single conversion modes
- Four 16-bit conversion-result storage registers (MEMRES0:3)
- Support for FIFO and non-FIFO modes for CPU and µDMA
- Data compaction within FIFO for 32-bit reads
- Window comparator with provision to configure low and high threshold values for low-power monitoring of input signals from conversion-result registers
- µDMA support with interrupt event generation on completion of transfer
- Automatic and manual power down schemes
- Unsigned binary and two's complement data format
- 10-bit sample timer with two independent sample time compare registers
- Sample time compare value selection in each memory control register
- Provision to enable window comparator in each memory control register
- Auto-next or trigger-next configuration for sequence or repeated sequence of channels operation
- Different event sources with single event output
- µDMA trigger logic and interface to work with µDMA

[Figure 17-1](#page-885-0) shows the functional block diagram of the ADC peripheral.

17.2 Block Diagram

Figure 17-1. ADC Block Diagram

17.3 Functional Description

The ADC is configured with user software. The following sections describe the setup and operation of the ADC.

17.3.1 ADC Core

The ADC core converts an analog input to a digital representation. The core uses two voltage levels (V_{R+} and V_{R}) to define the upper and lower limits of the conversion. The digital output (N_{ADC}) is full scale when the input signal is equal to or higher than V_{R+} , and is zero when the input signal is equal to or lower than V_{R-} . The input channel and the positive reference voltage level (V_{R+}) are defined in the conversion-control memory.

Equation 1 shows the conversion formula for the ADC result, N_{ADC} , for n-bit resolution mode.

$$
N_{ADC} = (2^n - 1) \times \frac{(V_{in} + 0.5LSB) - V_R -}{V_R + -V_R -} \qquad \text{Where } LSB = \frac{V_R + -V_R -}{2^n} \tag{1}
$$

Given that V_{R-} is 0 V in this ADC, the equation for N_{ADC} becomes:

$$
N_{ADC} = (2n - 1) \times \frac{V_{in} + 0.5LSB}{V_{R} +}
$$
, where $LSB = \frac{V_{R} + 2}{2^{n}}$ (2)

Equation 3 describes the input voltage at which the ADC output saturates:

$$
V_{in} = V_{R+} - 1.5LSB
$$
\n⁽³⁾

Note

The ADC is not functional in standby or shutdown modes.

17.3.2 Voltage Reference Options

The ADC voltage reference (V_{R+}) can be configured through the VRSEL bits in the MEMCTL register. Different reference sources can be selected for conversion on different channels. There are three options available for supplying a reference voltage to the ADC:

- 1. External reference supplied to the ADC through the AREF+/- pins
- 2. Supply voltage (VDDS)
- 3. Configurable internal reference voltage of 1.4V and 2.5V (VREF)

When supplying an external reference to the ADC, the AREF+ pin is connected to the reference source with a 2.2µF decoupling capacitor and the AREF- pin is connected to ground.

17.3.3 Resolution Modes

The ADC supports operation in 12-bit (default), 10-bit, and 8-bit resolution modes. The resolution mode is configured using the ADC.CTL2[2:1] RES bit field.

- When 12-bit mode is selected, the conversion phase requires a total of 14 conversion clock cycles.
- When 10-bit mode is selected, the conversion phase requires a total of 12 conversion clock cycles.
- When 8-bit mode is selected, the conversion phase requires a total of nine conversion clock cycles.

The conversion window is based on the resolution mode and the frequency of ADCCLK. For more details, refer to [Figure 17-2](#page-887-0) and [Figure 17-3](#page-888-0).

17.3.4 ADC Clocking

The ADC peripheral clock (ADCCLK) is provided by CKMD and is used for the sampling clock (SAMPCLK). CLKSVT and HFXT are the clock sources available for ADCCLK, which can support up to 48MHz. Refer to the device-specific data sheet for supported ADCCLK frequencies. Using CLKSVT, which is the bus clock for all peripherals, is very useful for the deterministic start of sampling and simultaneous sampling. Using the HFXT as the clock source for ADCCLK is useful for when a very accurate, low-jitter, sampling period is needed. The ADC clock source can be selected by writing the CKMD.ADCCLKSEL[1:0] SRC bit field. The conversion clock is sourced from the selected ADCCLK within the digital hardware.

17.3.5 Power-Down Behavior

To save power, disable the ADC when not in use. The PWRDN bit in the CTL0 register selects the ADC power-down policy between AUTO and MANUAL.

Configure PWRDN based on the max ADC sampling rate required and the operational needs in different power modes.

The reset value of PWRDN is '0,' which has the default behavior of automatic power down of the ADC peripheral at the end of a conversion and when the next sample signal is not required to be asserted immediately. When the PWRDN bit is set to '1' the bit selects manual power-down behavior. In this setting, the ADC is not powered down at the end of a conversion and remains enabled.

Refer to the device-specific data sheet for specifications on the ADC wakeup and enable time.

17.3.6 Sampling Trigger Sources and Sampling Modes

Sample Triggers

There are two sampling trigger sources available that can be selected through the TRIGSRC bit in the CTL1 register; one is a software trigger and the other is an event trigger.

When the software trigger is selected as the source, the application software can set the Start Conversion (SC) bit in the CTL1 register to initiate the sample phase. When the event trigger is selected as the source, a rising edge on the selected event from the event manager initiates the sample phase. An event is always edge-triggered.

Sampling Modes

There are two sampling modes available, AUTO and MANUAL, which are selected through the SAMPMODE bit in the CTL1 register.

17.3.6.1 AUTO Sampling Mode

In AUTO mode, the sample signal is generated synchronous to the sampling clock (SAMPCLK) and can be programmed using an internal sampling timer to determine the duration of the sampling window. The sample timer is 10-bit wide and there are two sample time compare registers (SCOMPx) available to account for various source impedances to measure signals from. One of these two SCOMP registers can be selected using the STIME bit in the MEMCTL register.

Figure 17-2 shows the ADC sample and conversion timing diagram when the ADC is configured in AUTO sampling mode.

Figure 17-2. AUTO Sampling Mode—ADC Sample and Conversion Timing Diagram

Note

When the reset value of PWRDN is set as '0,' which has the default behavior of automatic power down, the ADC wake-up time must be considered in each sample window. Refer to the device-specific data sheet for specifications on the ADC wake-up time. For example, if the maximum ADC wake-up time is 5µs, then the duration set by SCOMPx is $>$ (5µs + duration for the sample window).

17.3.6.2 MANUAL Sampling Mode

In MANUAL mode, the sample signal is generated when the SC bit is set, which can be asynchronous to the sampling clock. The duration of the sampling window is controlled by software by holding the SC bit high.

Because an event is always edge-triggered, manual mode with event trigger is not supported for any of the conversion modes. Software trigger with manual sampling mode is supported only for single channel single conversion mode and is not supported for any of the other three conversion modes.

There is a 2-3 cycle synchronization latency from when the sample window ends to when the conversion window begins.

Figure 17-3 shows the ADC sample and conversion timing diagram when the ADC is configured in MANUAL sampling mode:

Figure 17-3. MANUAL Sampling Mode—ADC Sample and Conversion Timing Diagram

Note When the reset value of PWRDN is set as '0,' which has the default behavior of automatic power down, ADC wake-up time must be considered before the sample window. Refer to the device-specific data sheet for specifications on the ADC wake-up time.

17.3.7 Sampling Period

The sampling clock source is selected in the CKMD module using the SRC bits in the ADCCLKSEL register.

The desired sampling period for ADC operation can be generated using the internal clock divider and (or) the sample timer, which applies to AUTO sampling mode. The internal clock divider is configured using the SCLKDIV bits in the CTL0 register and has divide options of 1, 2, 4, 8, 16, 24, 32, and 48.

The duration of the sampling period can be programmed to one of two user-defined values set by the SCOMP0 and SCOMP1 sample timer registers. The value in SCOMPx configures the sampling period by defining the number of sample time clocks to set the sample window to. The default SCOMPx sample timer value translates to 1 cycle-wide sample pulse, which allows the sampling period to be solely based on the sample clock and SCLKDIV. In general, there are three parameters that can be used to control the sample period: SCOMPx, SCLKDIV, and the source of the sample clock.

When AUTO power down mode is selected using PWRDN=0, the module enable signal to the ADC peripheral is generated one sampling clock cycle after the sample signal is asserted. This should be considered by the user in the sample window calculation in addition to the ADC power time or settling time needs of other analog modules such as the temperature sensor, VREF, and so on.

17.3.8 Conversion Modes

There are four conversion modes available in the ADC:

- 1. Single channel single conversion
	- The channel can be selected using MEMCTL.
	- The selected channel is sampled and converted only once.
- 2. Repeat single-channel conversion
	- The channel can be selected using MEMCTL.
	- The selected channel is repeatedly sampled and converted until ENC is cleared by software.
- 3. Sequence of channel conversion
	- Groups of channels can be formed using STARTADD, ENDADD, and MEMCTL registers.
	- Each of the channels in the group is sampled and converted only once.
	- The sequence completes even if ENC is cleared in the middle of the sequence.
- 4. Repeat the sequence of channels conversion
	- Groups of channels can be formed using STARTADD, ENDADD, and MEMCTL registers.
	- The group of channels is sampled and converted repeatedly until ENC is cleared by software.
	- When ENC is cleared the operation stops at the end of the ongoing sequence.

The following steps outline the recommended process for configuring the ADC for a desired conversion mode:

- 1. Use the CONSEQ bits in the CTL1 register to select the desired ADC conversion mode.
- 2. Use the STARTADD bits in the CTL2 register to select which MEMCTLx is used for single conversion or as the first MEMCTL for a sequence mode.
- 3. If using a sequence mode, use the ENDADD bits in the CTL2 register to select which MEMCTLx is used for the last conversion of the sequence.
- 4. Assign an ADC input channel to the appropriate MEMCTLx register using the CHANSEL bits.
	- For sequence modes, the ADC input channel must be assigned for each MEMCTLx that is part of the configured sequence.
- 5. Select EVENT or SOFTWARE trigger using the TRIGSRC bit in the CTL1 register.
- 6. Select AUTO or MANUAL sampling mode using the SAMPMODE bit in the CTL1 register.
	- If using AUTO mode, program the desired sample timer value in the SCOMPx register and use the STIME bits in the MEMCTLx register to select the appropriate sample timer source (SCOMP0 or SCOMP1).
- 7. If using repeat single channel or sequence conversion modes, program the TRIG bit in each MEMCTLx register to indicate if a trigger is needed to step to the next MEMCTL in the sequence.
- 8. Set the ENC bit in the CTL1 register to enable ADC conversions.
- 9. [Table 17-1](#page-890-0) depicts the next step of ADC configuration and usage based on the selected trigger and sampling modes:

Table 17-1. Trigger and Sample Mode ADC Usage Matrix

- 10. The ADC results are stored in the MEMRES register of the associated MEMCTL (for example, the MEMCTL0 result is stored in MEMRES0).
	- For repeat conversion modes, the result in MEMRES is updated after every associated MEMCTL conversion.
- 11. For repeated conversion modes, clear the ENC bit to stop the ADC operation.

Note In case a hardware event is being used as the sample trigger source, software must ensure that the event trigger is disabled first before clearing the ENC bit to stop ADC operations.

17.3.9 ADC Data Format

The ADC supports two data formats—unsigned binary and 2's complement signed binary. Unsigned binary results are stored right-justified in the MEMRES register or FIFO. Signed binary results are stored left-justified in the MEMRES register or FIFO.

17.3.10 Status Register

The ADC status register, STA, contains two bits—ASCACT and BUSY.

- BUSY equaling '1' indicates that the ADC is busy performing a sample or conversion operation.
	- For **single channel single conversion**, BUSY signals that a trigger has been received and sample or conversion is ongoing. BUSY is cleared when the conversion completes.

- For **repeat single conversion**, BUSY signals that repeat single operation has begun and has not ended. BUSY is cleared when ENC is written '0' and the last conversion completes.
- For **sequence of channels conversion**, BUSY signals that the sequence of channels conversion has started. BUSY is cleared at the end of the sequence
- For **repeat sequence of channels conversion**, BUSY signals the repeat sequence is ongoing. BUSY is cleared when ENC is written '0' and the last conversion in the sequence completes.

Note

In case an ADC start of conversion is issued by the software through the SC bit, the software must wait for at least nine CLKSVT clock cycles if polling for the BUSY status bit in the program code. This is to account for internal clock synchronization latencies before the ADC status bit is updated.

17.3.11 ADC Events

The ADC peripheral contains three event publishers and one event subscriber.

One event publisher (INT_EVENT0) manages ADC interrupt requests (IRQs) to the CPU subsystem through a static event route. The second event publisher (INT_EVENT1) can be used to publish ADC events to a subscriber through a generic event route channel. The third event publisher (INT_EVENT2) can be used as an ADC to µDMA trigger to send ADC events directly to the µDMA.

The event subscriber can be used to subscribe to events that are published to the event fabric through a generic event route channel.

The ADC events are summarized in Table 17-3.

Table 17-3. ADC Events

17.3.11.1 CPU Interrupt Event Publisher (INT_EVENT0)

The ADC peripheral provides many interrupt sources that can be configured to source a CPU interrupt event. The CPU interrupt events from the ADC are given in Table 17-4.

Table 17-4. ADC CPU Interrupt Event Conditions (INT_EVENT0)

Table 17-4. ADC CPU Interrupt Event Conditions (INT_EVENT0) (continued)

The CPU interrupt event configuration is managed with the INT_EVENT0 event management registers. Interrupt (RIS) flags are cleared upon software writing to the respective ICLR register bits.

17.3.11.2 Generic Event Publisher (INT_EVENT1)

The ADC peripheral provides four interrupt sources, one of which can be configured to publish an event as a generic ADC event. Table 17-5 lists these interrupt sources.

Table 17-5. ADC Generic Event Publisher Conditions (INT_EVENT1)

The generic event publisher configuration is managed with the INT_EVENT1 event management registers.

17.3.11.3 DMA Trigger Event Publisher (INT_EVENT2)

The ADC module provides many interrupt sources which can be configured to source the DMA trigger. In order of decreasing interrupt priority, the DMA trigger events from the ADC are given in [Table 17-6](#page-893-0). When the DMA channel is needed by the ADC, the DMA trigger is unmasked in the IMASK register of INT_EVENT2, and the DMA is configured as needed to support the ADC operation.

Table 17-6. ADC DMA Trigger Event Conditions (INT_EVENT2)

The DMA trigger event configuration is managed with the INT_EVENT2 event management registers. The interrupt (RIS) flags are cleared based on ACK from DMA.

17.3.11.4 Generic Event Subscriber

The ADC peripheral supports receiving events routed through a generic channel from other peripherals through the EVTSVT.ADCTRGSEL register.

17.4 Advanced Features

The following sections describe the additional features and benefits provided with the ADC peripheral and how to leverage them in an application.

17.4.1 Window Comparator

There is one window comparator unit available in the ADC which can be used to check if the input signal is within predefined threshold values set by software. The ADC result that goes into MEMRES or FIFO is checked against the threshold values of the window comparator.

Based on the comparison the window comparator can generate 3 interrupt conditions:

- 1. LOWIFG—Conversion result is below the low threshold (WCLOW).
- 2. HIGHIFG—Conversion result is above the high threshold (WCHIGH).
- 3. INIFG—Conversion result is in between or equal to the Low and High thresholds.

The window comparator low and high threshold values are global for all channels and the window comparison feature can be enabled for each channel as needed using the WINCOMP bit in the MEMCTL register.

When the ADC result data format (CTL2.DF) or resolution (CTL2.RES) configuration is changed, the window comparator threshold values are not reset by hardware and are retained as-is. The software application is expected to reconfigure the threshold values as appropriate after changing the data format and (or) resolution configuration.

17.4.2 DMA and FIFO Operation

The ADC has a dedicated interface for communicating with the µDMA. This interface is useful to offload work from the CPU by using the µDMA to store ADC results to memory automatically.

The DMAEN bit in the CTL2 register is used to enable the µDMA for ADC data transfer. The DMAEN bit is cleared by ADC hardware when the µDMA "DONE" status signal is asserted. Software is expected to reenable the µDMA using DMAEN to arm the ADC to generate the next µDMA trigger.

The ADC also incorporates an optional first-in-first-out buffer to provide a way for ADC results to be stored for future use, such as transferring to memory by the µDMA. Either the CPU or the µDMA can be used to move data from the ADC regardless of whether the FIFO is enabled or disabled. The memory result flags in the RIS register of the third event publisher serve as the FIFO threshold and can be unmasked to generate the µDMA trigger.

The following sections explain the details of using the ADC with µDMA or CPU in various conversion modes and with the FIFO enabled or disabled.

17.4.2.1 DMA/CPU Operation in Non-FIFO Mode (FIFOEN=0)

- Single Conversion and Repeat Single Conversion
	- Configure STARTADD bits to select the desired MEMCTLx register.
		- MEMCTLx **is correlated to** MEMRESx.
		- MEMRESx **is correlated to** MEMRESIFGx.
	- Configure MEMCTL CHANSEL bits to select the desired ADC channel.

- Conversion data is available in MEMRESx.
- MEMRESIFGx can be set to generate a CPU interrupt or the DMA trigger.
- The conversion overflow flag is set when the ADC updates MEMRESx before the previous sample is read by the CPU or DMA.
- The conversion underflow flag is set when the CPU or DMA reads the MEMRESx register before the next conversion result is available.
- Sequence Conversion and Repeat Sequence Conversion
	- Configure STARTADD bits to select the first MEMCTL in the sequence.
	- Configure ENDADD bits to select the last MEMCTL in the sequence.
		- MEMCTLx **is correlated to** MEMRESIFGx.
	- Configure each MEMCTLx CHANSEL bits to select the desired ADC channels.
	- Conversion data is available in MEMRESx.
	- MEMRESIFGx can be set to generate a CPU interrupt or the DMA trigger.
	- The conversion overflow flag is set when the ADC updates MEMRESx before the previous sample is read by the CPU or DMA.
	- The conversion underflow flag is set when the CPU or DMA reads the MEMRESx register before the next conversion result is available.

Note

For DMA based operation, the MEMCTL start address should be smaller than the end address for single sequence conversion as DMA source does not roll back. Repeat sequence conversion mode does not support DMA based data transfer because the DMA does not support circular addressing mode.

17.4.2.2 DMA/CPU Operation in FIFO Mode (FIFOEN=1)

- Single Conversion and Repeat Single Conversion
	- Configure STARTADD bits to select the desired MEMCTLx register.
		- MEMCTLx **is NOT correlated to** MEMRESx.
		- MEMRESx **is correlated to** MEMRESIFGx.
	- Configure MEMCTL CHANSEL bits to select the desired ADC channel.
	- Conversion data is loaded sequentially into MEMRES0,1,2,….N (organized as a FIFO).
	- The CPU or DMA must read ADC samples from the dedicated FIFODATA register and not from MEMRES registers directly.
		- Data in the FIFO is always compacted with two samples and provided as 32-bit data upon a FIFODATA read by CPU or DMA.
	- MEMRESIFGx can be used as a threshold condition to generate a CPU interrupt or DMA trigger.
		- For full use of the FIFO, the last MEMRESIFG can be used.
	- The conversion overflow flag is set when the ADC updates MEMRESx before the previous sample is read by the CPU or DMA.
	- The conversion underflow flag is set when the CPU or DMA reads the FIFODATA register before the conversion result is available in the MEMRESx registers.

Note

Single conversion mode with FIFO enabled is not recommended for CPU or DMA-based operation. This leads to underflow conditions and unwanted 16-bit data has to be discarded by software.

- Sequence Conversion and Repeat Sequence Conversion
	- Configure STARTADD bits to select the first MEMCTL in the sequence.
	- Configure ENDADD bits to select the last MEMCTL in the sequence.
		- MEMCTLx **is NOT correlated to** MEMRESx.
		- MEMRESx **is correlated to** MEMRESIFGx.
	- Configure each MEMCTLx CHANSEL bit to select the desired ADC channels
	- Conversion data is loaded sequentially into MEMRES0,1,2,….N (organized as a FIFO).
- The CPU or DMA must read ADC samples from the dedicated FIFODATA register and not from MEMRES registers directly.
	- Data in the FIFO is always compacted with two samples and provided as 32-bit data upon a FIFODATA read by CPU or DMA.
- MEMRESIFGx can be used as a threshold condition to generate a CPU interrupt or DMA trigger.
	- For full use of the FIFO, the last MEMRESIFG can be used.
- The conversion overflow flag is set when the ADC updates MEMRESx before the previous sample is read by the CPU or DMA.

17.4.2.3 DMA/CPU Operation Summary Matrix

Table 17-7. DMA/CPU Operation Summary Matrix

17.4.3 Ad-Hoc Single Conversion

A mechanism to allow ADC to perform ad-hoc single conversions (ASC) without affecting the scheduled conversions is provided. The ADC sequencer slots the ASC request at a time when it finds an idle window in the middle of scheduled conversions without affecting the timing integrity of the scheduled conversions.

This is requested through the CTL3 register, which has fields for specifying the ADC channel number, voltage reference option, and sample period for conversion. Any write to this register is treated as ad-hoc single conversion request by the sequencer. There is a separate result register available to store the data for ad-hoc single conversion (ASCRES). This is a dedicated register for ad-hoc single conversion operation which is different than result registers/FIFO available to store results from conversion on sensor channels.

Once software writes into the ASC configuration register for ad-hoc single conversion there is a status bit that indicates the ASC is active (ASCACT) and goes low once the ASC operation is completed.

When the ASC operation is completed, an interrupt flag ASC done (ASCDONE) is set that can be unmasked by the software to read the ASC result in the interrupt service routine.

The software can write into the ASC configuration register at any time in an ad-hoc manner and that request is registered by the sequencer and serviced at a suitable time.

[Figure 17-4](#page-896-0) shows the ADC sequencer state-machine for ASC operation.

Figure 17-4. ADC Sequencer State-Machine for ASC Operation

Repeat Single Channel Mode and ASC Request

- When the sequencer operates in a repeat single channel with sample trigger policy as auto-next, then the selected sensor channel is converted back to back continuously and the ASC request is pended by the sequencer and taken up and serviced only when the software stops repeat single channel conversion. When the sample trigger policy is trigger-next, then upon ASC request, the sequencer tries to schedule the ASC operation at the end of ongoing conversion (end of conversion [EOC]).
- It starts ASC operation and will complete it successfully if the scheduled trigger on the sensor channel does not arrive in between.
- If the scheduled trigger is received in the middle of the ASC operation, then ASC conversion is aborted immediately and scheduled conversion is performed.
- If the sequencer is not successful in completing ASC operation in the middle of scheduled conversions, then it will be serviced only when the software stops repeat single-channel conversions.

Sequence of Channels mode and ASC Request

- In the case of a sequence of channels operation with a sample trigger policy as auto-next for all channels in the sequence, the ASC request will be slotted at the end of the sequence and completed.
- If the sample trigger policy is trigger-next for one or more channels in the sequence, then the sequencer tries to schedule the ASC operation at the EOC of the channel with trigger next policy set.
- If it cannot complete ASC conversion successfully due to the arrival of the scheduled trigger then ASC operation is taken up and completed at the end after the conversion of all channels in the sequence are completed.

Repeat Sequence of Channels Mode and ASC Request

• In the case of a repeat sequence of channels operation with the sample trigger policy as auto-next for all channels in the sequence, the ASC request will be slotted and completed when the repeat sequence operation is stopped by the software.

- If the sample trigger policy is trigger-next for one or more channels in the sequence, then the sequencer tries to schedule the ASC operation at the EOC of the channel with the trigger-next policy set.
- If it can't complete ASC conversion successfully due to the arrival of the scheduled trigger then ASC operation is taken up and completed when the repeat sequence operation is stopped by software.

ASC Operation Abort Due to Scheduled Trigger

- When the scheduled trigger arrives during the sample phase of ASC operation then the sequencer pulls the sample signal low immediately, and applies reset to ADC SAR logic, and then generates a sample trigger for the scheduled conversion.
- When the scheduled trigger arrives during the conversion phase of ASC operation then sequencer applies reset to ADC SAR logic and then generates a sample trigger for the scheduled conversion.
- When the ASC operation gets aborted due to the arrival of the scheduled trigger, the sequencer attempts to perform the ASC operation automatically at the next earliest idle slot without software requiring to reissue ASC request.
- ASC request is not pipelined which means software has to issue ASC request only when ASC active status is low.
- If an ASC request is raised while the previous ASC operation is not completed then that ASC request is ignored and the software has to reissue the ASC request when the ASC active is low.

17.5 ADC Registers

Table 17-8 lists the memory-mapped registers for the ADC registers. All register offset addresses not listed in Table 17-8 should be considered as reserved locations and the register contents should not be modified.

Table 17-8. ADC Registers (continued) Offset Acronym Register Name Section $\overline{}$

Complex bit access types are encoded to fit into small table cells. Table 17-9 shows the codes that are used for access types in this section.

Table 17-9. ADC Access Type Codes

17.5.1 IMASK0 Register (Offset = 28h) [Reset = 00000000h]

IMASK0 is shown in Table 17-10.

Return to the [Summary Table.](#page-898-0)

Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS0 to MIS0 when the corresponding bit-fields are set to 1.

17.5.2 RIS0 Register (Offset = 30h) [Reset = 00000000h]

RIS0 is shown in Table 17-11.

Return to the [Summary Table.](#page-898-0)

Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR0 register bit.

Table 17-11. RIS0 Register Field Descriptions

Table 17-11. RIS0 Register Field Descriptions (continued)

17.5.3 MIS0 Register (Offset = 38h) [Reset = 00000000h]

MIS0 is shown in Table 17-12.

Return to the [Summary Table.](#page-898-0)

Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

17.5.4 ISET0 Register (Offset = 40h) [Reset = 00000000h]

ISET0 is shown in Table 17-13.

Return to the [Summary Table.](#page-898-0)

Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 17-13. ISET0 Register Field Descriptions

17.5.5 ICLR0 Register (Offset = 48h) [Reset = 00000000h]

ICLR0 is shown in Table 17-14.

Return to the [Summary Table.](#page-898-0)

Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 17-14. ICLR0 Register Field Descriptions

17.5.6 IMASK1 Register (Offset = 58h) [Reset = 00000000h]

IMASK1 is shown in Table 17-15.

Return to the [Summary Table.](#page-898-0)

Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS0 to MIS0 when the corresponding bit-fields are set to 1.

17.5.7 RIS1 Register (Offset = 60h) [Reset = 00000000h]

RIS1 is shown in Table 17-16.

Return to the [Summary Table.](#page-898-0)

Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR0 register bit.

Table 17-16. RIS1 Register Field Descriptions

17.5.8 MIS1 Register (Offset = 68h) [Reset = 00000000h]

MIS1 is shown in Table 17-17.

Return to the [Summary Table.](#page-898-0)

Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

17.5.9 ISET1 Register (Offset = 70h) [Reset = 00000000h]

ISET1 is shown in Table 17-18.

Return to the [Summary Table.](#page-898-0)

Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 17-18. ISET1 Register Field Descriptions

17.5.10 ICLR1 Register (Offset = 78h) [Reset = 00000000h]

ICLR1 is shown in Table 17-19.

Return to the [Summary Table.](#page-898-0)

Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 17-19. ICLR1 Register Field Descriptions

17.5.11 IMASK2 Register (Offset = 88h) [Reset = 00000000h]

IMASK2 is shown in Table 17-20.

Return to the [Summary Table.](#page-898-0)

Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS0 to MIS0 when the corresponding bit-fields are set to 1.

Table 17-20. IMASK2 Register Field Descriptions

17.5.12 RIS2 Register (Offset = 90h) [Reset = 00000000h]

RIS2 is shown in Table 17-21.

Return to the [Summary Table.](#page-898-0)

Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR0 register bit.

Table 17-21. RIS2 Register Field Descriptions

17.5.13 MIS2 Register (Offset = 98h) [Reset = 00000000h]

MIS2 is shown in Table 17-22.

Return to the [Summary Table.](#page-898-0)

Extension of Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

17.5.14 ISET2 Register (Offset = A0h) [Reset = 00000000h]

ISET2 is shown in Table 17-23.

Return to the [Summary Table.](#page-898-0)

Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 17-23. ISET2 Register Field Descriptions

17.5.15 ICLR2 Register (Offset = A8h) [Reset = 00000000h]

ICLR2 is shown in Table 17-24.

Return to the [Summary Table.](#page-898-0)

Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 17-24. ICLR2 Register Field Descriptions

17.5.16 CTL0 Register (Offset = 100h) [Reset = 00000000h]

CTL0 is shown in Table 17-25.

Return to the [Summary Table.](#page-898-0)

Control Register 0

Table 17-25. CTL0 Register Field Descriptions

17.5.17 CTL1 Register (Offset = 104h) [Reset = 00000000h]

CTL1 is shown in Table 17-26.

Return to the [Summary Table.](#page-898-0)

Control Register 1

Table 17-26. CTL1 Register Field Descriptions

17.5.18 CTL2 Register (Offset = 108h) [Reset = 00000000h]

CTL2 is shown in Table 17-27.

Return to the [Summary Table.](#page-898-0)

Control Register 2

Table 17-27. CTL2 Register Field Descriptions

17.5.19 CTL3 Register (Offset = 10Ch) [Reset = 00000000h]

CTL3 is shown in Table 17-28.

Return to the [Summary Table.](#page-898-0)

Control Register 3. This register is used to configure ADC for ad-hoc single conversion.

Table 17-28. CTL3 Register Field Descriptions

17.5.20 SCOMP0 Register (Offset = 114h) [Reset = 00000000h]

SCOMP0 is shown in Table 17-29.

Return to the [Summary Table.](#page-898-0)

Sample time compare 0 register. Specifies the sample time, in number of ADC sample clock cycles. CTL0.ENC must be set to 0 to write to this register.

Table 17-29. SCOMP0 Register Field Descriptions

17.5.21 SCOMP1 Register (Offset = 118h) [Reset = 00000000h]

SCOMP1 is shown in Table 17-30.

Return to the [Summary Table.](#page-898-0)

Sample time compare 1 register. Specifies the sample time, in number of ADC sample clock cycles. CTL0.ENC must be set to 0 to write to this register.

Table 17-30. SCOMP1 Register Field Descriptions

17.5.22 REFCFG Register (Offset = 11Ch) [Reset = 00000000h]

REFCFG is shown in Table 17-31.

Return to the [Summary Table.](#page-898-0)

Reference buffer configuration register

Table 17-31. REFCFG Register Field Descriptions

17.5.23 WCLOW Register (Offset = 148h) [Reset = 00000000h]

WCLOW is shown in Table 17-32.

Return to the [Summary Table.](#page-898-0)

Window Comparator Low Threshold Register.

The data format that is used to write and read WCLOW depends on the value of DF bit in CTL2 register.

CTL0.ENC must be 0 to write to this register.

Note: Change in ADC data format or resolution does not reset WCLOW.

Table 17-32. WCLOW Register Field Descriptions

17.5.24 WCHIGH Register (Offset = 150h) [Reset = 00000000h]

WCHIGH is shown in Table 17-33.

Return to the [Summary Table.](#page-898-0)

Window Comparator High Threshold Register.

The data format that is used to write and read WCHIGH depends on the value of DF bit in CTL2 register.

CTL0.ENC must be 0 to write to this register.

Note: Change in ADC data format or resolution does not reset WCHIGH.

Table 17-33. WCHIGH Register Field Descriptions

17.5.25 FIFODATA Register (Offset = 160h) [Reset = 00000000h]

FIFODATA is shown in Table 17-34.

Return to the [Summary Table.](#page-898-0)

FIFO data register. This is a virtual register used to read from FIFO.

Table 17-34. FIFODATA Register Field Descriptions

17.5.26 ASCRES Register (Offset = 170h) [Reset = 00000000h]

ASCRES is shown in Table 17-35.

Return to the [Summary Table.](#page-898-0)

ASC result register

Table 17-35. ASCRES Register Field Descriptions

17.5.27 MEMCTL0 Register (Offset = 180h) [Reset = 00000000h]

MEMCTL0 is shown in Table 17-36.

Return to the [Summary Table.](#page-898-0)

Conversion Memory Control Register 0. CTL0.ENC must be set to 0 to write to this register.

Table 17-36. MEMCTL0 Register Field Descriptions

17.5.28 MEMCTL1 Register (Offset = 184h) [Reset = 00000000h]

MEMCTL1 is shown in Table 17-37.

Return to the [Summary Table.](#page-898-0)

Conversion Memory Control Register 1. CTL0.ENC must be set to 0 to write to this register.

Table 17-37. MEMCTL1 Register Field Descriptions

17.5.29 MEMCTL2 Register (Offset = 188h) [Reset = 00000000h]

MEMCTL2 is shown in Table 17-38.

Return to the [Summary Table.](#page-898-0)

Conversion Memory Control Register 2. CTL0.ENC must be set to 0 to write to this register.

Table 17-38. MEMCTL2 Register Field Descriptions

17.5.30 MEMCTL3 Register (Offset = 18Ch) [Reset = 00000000h]

MEMCTL3 is shown in Table 17-39.

Return to the [Summary Table.](#page-898-0)

Conversion Memory Control Register 3. CTL0.ENC must be set to 0 to write to this register.

Table 17-39. MEMCTL3 Register Field Descriptions

17.5.31 MEMRES0 Register (Offset = 280h) [Reset = 00000000h]

MEMRES0 is shown in Table 17-40.

Return to the [Summary Table.](#page-898-0)

Memory Result Register 0

Table 17-40. MEMRES0 Register Field Descriptions

17.5.32 MEMRES1 Register (Offset = 284h) [Reset = 00000000h]

MEMRES1 is shown in Table 17-41.

Return to the [Summary Table.](#page-898-0)

Memory Result Register 1

Table 17-41. MEMRES1 Register Field Descriptions

17.5.33 MEMRES2 Register (Offset = 288h) [Reset = 00000000h]

MEMRES2 is shown in Table 17-42.

Return to the [Summary Table.](#page-898-0)

Memory Result Register 2

Table 17-42. MEMRES2 Register Field Descriptions

17.5.34 MEMRES3 Register (Offset = 28Ch) [Reset = 00000000h]

MEMRES3 is shown in Table 17-43.

Return to the [Summary Table.](#page-898-0)

Memory Result Register 3

Table 17-43. MEMRES3 Register Field Descriptions

17.5.35 STA Register (Offset = 340h) [Reset = 00000000h]

STA is shown in Table 17-44.

Return to the [Summary Table.](#page-898-0)

Status Register

Table 17-44. STA Register Field Descriptions

17.5.36 TEST0 Register (Offset = E00h) [Reset = 00000000h]

TEST0 is shown in Table 17-45.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-45. TEST0 Register Field Descriptions

17.5.37 TEST2 Register (Offset = E08h) [Reset = 00000000h]

TEST2 is shown in Table 17-46.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-46. TEST2 Register Field Descriptions

17.5.38 TEST3 Register (Offset = E0Ch) [Reset = 00000000h]

TEST3 is shown in Table 17-47.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-47. TEST3 Register Field Descriptions

17.5.39 TEST4 Register (Offset = E10h) [Reset = 00000000h]

TEST4 is shown in Table 17-48.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-48. TEST4 Register Field Descriptions

17.5.40 TEST5 Register (Offset = E14h) [Reset = 00000000h]

TEST5 is shown in Table 17-49.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-49. TEST5 Register Field Descriptions

17.5.41 TEST6 Register (Offset = E18h) [Reset = 00000000h]

TEST6 is shown in Table 17-50.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-50. TEST6 Register Field Descriptions

17.5.42 DEBUG1 Register (Offset = E20h) [Reset = 00801000h]

DEBUG1 is shown in Table 17-51.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-51. DEBUG1 Register Field Descriptions

17.5.43 DEBUG2 Register (Offset = E24h) [Reset = 00000000h]

DEBUG2 is shown in Table 17-52.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-52. DEBUG2 Register Field Descriptions

17.5.44 DEBUG3 Register (Offset = E28h) [Reset = 00000000h]

DEBUG3 is shown in Table 17-53.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-53. DEBUG3 Register Field Descriptions

17.5.45 DEBUG4 Register (Offset = E2Ch) [Reset = 00000000h]

DEBUG4 is shown in Table 17-54.

Return to the [Summary Table.](#page-898-0)

Internal. Only to be used through TI provided API.

Table 17-54. DEBUG4 Register Field Descriptions

Chapter 18 I/O Controller (IOC)

TEXAS INSTRUMENTS

This chapter describes the input/output controller (IOC) and the general-purpose inputs and outputs (GPIOs).

18.1 Introduction

The I/O controller configures I/O pins and maps peripheral signals to physical pins (DIOx). This chapter explains the I/O controller functions and gives examples on how to map peripheral functions to the pins chosen by the user.

- Each pin can be mapped to a specific set of peripherals.
- GPIO is the base function where the IOC.IOC*n*[2:0] PORTCFG bit field is set to 0x0.
- DIOn (DIO0 to DIO25) are the logical names of the different I/O pins on the specific package, see the device-specific data sheet for more information on package pin designation.
- 12 of these DIOs also have analog capabilities.
- Pins can also be mapped to the digital test bus (DTB) to bring out clocks or physical signals like interrupts.
- The device-specific data sheet provides:
	- Mapping between DIOn and pins for the different packages
	- Peripheral pin mapping

18.2 Block Diagram

Figure 18-1. IOC Simplified Block Diagram

18.3 I/O Mapping and Configuration

Each peripheral with pin functions can be mapped to a specific set of pins. Refer to the device specific data sheet for the possible mappings.

18.3.1 Basic I/O Mapping

To map a peripheral function to a DIOn, where n can range from 0 to 25, set IOC:IOCn.PORTCFG to the value that represents the target function. For example, to set DIO0 to the base function (GPIO) set IOC:IOC0.PORTCFG = 0x0.

18.3.2 Radio GPO

There are eight data output signals from the device radio named LRFDn where n is from 0 to 7. After selecting the IOC function for these signals, configure the LRFDDBELL registers GPOSEL0 or GPOSEL1 to select the source for those signals. See [Chapter 22](#page-1164-0) for more information.

For example:

- Configure DIO3 for LRFD0 by setting IOC.IOC3[2:0] PORTCFG = 0x3 (See Pin Mapping .)
- Select source for LRFD0 by setting LRFDDBELL.GPOSEL0[0:4] SRC0 bit field.

18.3.3 Pin Mapping

See the device specific data sheet for peripheral and I/O mapping and capability.

18.3.4 DTB Muxing

Internal clocks and interrupts can be brought out to I/O pins through the digital test bus (DTB). For more information on configuring the DTB for clock or interrupt signals see [Chapter 6](#page-258-0) and [Chapter 4](#page-111-0).

Note

Due to the way data is latched into the DTBSTAT register, a single read is not always accurate. The value of DTBSTAT can only be relied on if two subsequent register reads indicate the same value.

Note

When observing clocks using the DTB the first clock cycle can have an incorrect duty cycle. This can also occur if the clocks that are being observed are switched, or if the internal clock divider values are updated.

Figure 18-2. DTB Multiplexing

Table 18-1. MCU/SVT Signals Select (continued)

Table 18-2. AON/ULL Signals Select

18.4 Edge Detection

The IOC supports detecting rising, falling, or both rising and falling edges.

When an edge is detected on a DIO, the IOC publishes an event to the AON event fabric if IOC.EVTCFG is configured to publish the event. Only one DIOn can be selected to generate an event on the AON event fabric. The event flag is cleared by the user by clearing IOC.EVTCFG[8] EVTIFG.

The IOC can also generate a wake-up from standby signal to PMCTL on edge detection by setting IOC.IOC*n*[18] WUENSB. Any or all DIOn can be selected to generate a wake-up from standby on edge detection.

Note

Care must be taken to ensure that spurious edges are not generated while configuring the edge detection feature. The general recommendation is to first disable the event/interrupt enable setting, then configure the IP as needed, clear the event/interrupt flag, and set the event/interrupt enable.

18.5 GPIO

The MCU GPIO is a general-purpose input/output module that allows software to write to and read from the DIOs. GPIO supports up to 26 programmable I/O pins. These pins are configured by the IOC module. To modify

a single GPIO output value, use the GPIO.DOUT *n* registers. The following describes the necessary steps to set up DIO1 as a GPIO output and toggle the bit.

TI recommends using the GPIO driver in the SimpleLink™ CC23xx Software Development Kit (SDK) when managing general purpose I/Os.

- 1. Map DIO1 as a GPIO output by setting the IOC.IOC1[2:0] PORTCFG bit field to 0 (Base function GPIO).
- 2. Set DIO1 as output by clearing the IOC.IOC1[29] INPEN bit. More port configurations can also be set in the IOC.IOC1 register (for more details, see Section 18.6).
- 3. Set the data output enable bit for DIO1 in the GPIO.DOE31_0[1] DIO1 bit field by issuing a read-modify-write operation.
- 4. Toggle the DIO1 output by writing a 1 to the GPIO.DOUTTGL31_0[1] DIO1 bit.

18.6 I/O Pins

The IOC allows software to configure the pins based on the requirements of the application. The software can configure different characteristic settings for any or all of the I/O pins. All of the following features are controlled in the IOC:IOCn registers:

- **Drive Strength**(IOC:IOCFGn.IOSTR)
	- Configures the output drive strength of an I/O pin. By setting the IOC:IOCn IOSTR bit to 0x0, the drive strength is automatically updated based on inputs from the battery monitor, BATMON, to maintain current output across the VDDS range.
- **Drive Current**(IOC.IOCFGn[11:10] IOCURR)
	- Configures the maximum current of an I/O pin. See the device-specific data sheet for individual I/O current capability.
- **Pull Control**(IOC:IOCn.PULLCTL)
	- Configures a weak pull on an I/O pin. The following can be set: pullup, pulldown, or no pull. See the data sheet for specific pullup and pulldown current.
- **Slew Control** (IOC:IOCn.SLEWRED)
	- Sets normal or reduced slew rate on an I/O pin
- **Hysteresis** (IOC:IOCFGn.HYSTEN)
	- Enables or disables input hysteresis on an I/O pin
- **Open-Source or Open-Drain Configuration** (IOC:IOCn.IOMODE)
	- Configures the pin as normal, open source, or open drain. All of these configurations can be set to either inverted or normal (non-inverted).
- **Edge Detection** (IOC:IOCn.EDGEDET)
	- Enables edge detection on I/O pin. The following modes are supported:
		- Rising edge
		- Falling edge
		- Trigger on both rising and falling
		- No edge detection
	- Edge detection can be used for event generation on the AON event fabric and a wake from standby signal to PMCTL.
- **Wake from Shutdown** (IOC:IOCn.WUCFGSD)
	- Enables wake-up from shutdown. The following modes are supported:
		- Wake on low, wake-up triggered when the pin level is low.
		- Wake on high, wake-up triggered when the pin level is high.
- **Input Driver** (IOC:IOCn.INPEN)
	- Enables or disables the I/O input driver
- **Pin Configuration** (IOC.IOCn[2:0] PORTCFG)
	- Selects the function of the pin. See the device specific data sheet for available functionality per I/O pin.

18.7 Unused Pins

By default, the I/O driver (output) and input buffer (input) are disabled (tri-state mode) at power on or reset, and thus the I/O pin can safely be left unconnected (floating). If the I/O pin is in a tri-state condition and connected to a node with a different voltage potential, a small leakage current can go through the pin. The same applies to an I/O pin configured as input, where the pin is connected to a voltage source (for example VDD/2). The input is then an undefined value of either 0 or 1.

18.8 Debug Configuration

When the DBGSS.DBGCTL[5] SWDCEN bit is set, DIOs corresponding to the SWDIO and SWCLK pads are connected to the IceMelter wakeup circuit. SWDCEN is set to enable a debug connection. See [Chapter 5](#page-228-0) for more information on the Debug Subsystem.

When using SWD debug, configure the IOC. IOC*n*[2:0] PORTCFG bit field of the DIOs corresponding to SWDIO and SWCLK to a value 0x0 (GPIO) before setting the DBGSS.DBGCTL[5] SWDCEN bit and do not write to GPIO.DOUT*n* and GPIO.DOE*n* registers. This prevents data from IOC interfering with IceMelter operation and SWDIO and SWCLK data from interfering with peripherals.

When DBGSS.DBGCTL[5] SWDCEN is cleared, DIOs corresponding to pads SWDIO and SWCLK are connected to IOC (instead of Icemelter). Always clear SWDCEN before using the DIOs corresponding to SWDIO and SWCLK for non-debug purposes, to avoid possible timing violations within IceMelter.

18.9 IOC Registers

Table 18-3 lists the memory-mapped registers for the IOC registers. All register offset addresses not listed in Table 18-3 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 18-4 shows the codes that are used for access types in this section.

Table 18-4. IOC Access Type Codes

Table 18-4. IOC Access Type Codes (continued)

18.9.1 DESC Register (Offset = 0h) [Reset = D4401010h]

DESC is shown in Table 18-5.

Return to the [Summary Table.](#page-952-0)

Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.

18.9.2 DESCEX Register (Offset = 4h) [Reset = 0000F2D9h]

DESCEX is shown in Table 18-6.

Return to the [Summary Table.](#page-952-0)

Extended Description Register. This register provides configuration details of the IP to software drivers and end users.

18.9.3 IOC0 Register (Offset = 100h) [Reset = 00000000h]

IOC0 is shown in Table 18-7.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO0

Table 18-7. IOC0 Register Field Descriptions

18.9.4 IOC1 Register (Offset = 104h) [Reset = 00000000h]

IOC1 is shown in Table 18-8.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO1

Table 18-8. IOC1 Register Field Descriptions

18.9.5 IOC2 Register (Offset = 108h) [Reset = 00000000h]

IOC2 is shown in Table 18-9.

Return to the [Summary Table.](#page-952-0)

Selects usage of DIO2

Table 18-9. IOC2 Register Field Descriptions

18.9.6 IOC3 Register (Offset = 10Ch) [Reset = 00000000h]

IOC3 is shown in Table 18-10.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO3

Table 18-10. IOC3 Register Field Descriptions

18.9.7 IOC4 Register (Offset = 110h) [Reset = 00000000h]

IOC4 is shown in Table 18-11.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO4

Table 18-11. IOC4 Register Field Descriptions

18.9.8 IOC5 Register (Offset = 114h) [Reset = 00000000h]

IOC5 is shown in Table 18-12.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO5

Table 18-12. IOC5 Register Field Descriptions

18.9.9 IOC6 Register (Offset = 118h) [Reset = 00000000h]

IOC6 is shown in Table 18-13.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO6

Table 18-13. IOC6 Register Field Descriptions

18.9.10 IOC7 Register (Offset = 11Ch) [Reset = 00000000h]

IOC7 is shown in Table 18-14.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO7

Table 18-14. IOC7 Register Field Descriptions

18.9.11 IOC8 Register (Offset = 120h) [Reset = 00000000h]

IOC8 is shown in Table 18-15.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO8

Table 18-15. IOC8 Register Field Descriptions

18.9.12 IOC9 Register (Offset = 124h) [Reset = 00000000h]

IOC9 is shown in Table 18-16.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO9

Table 18-16. IOC9 Register Field Descriptions

18.9.13 IOC10 Register (Offset = 128h) [Reset = 00000000h]

IOC10 is shown in Table 18-17.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO10

Table 18-17. IOC10 Register Field Descriptions

18.9.14 IOC11 Register (Offset = 12Ch) [Reset = 00000000h]

IOC11 is shown in Table 18-18.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO11

Table 18-18. IOC11 Register Field Descriptions

18.9.15 IOC12 Register (Offset = 130h) [Reset = 00000000h]

IOC12 is shown in Table 18-19.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO12

Table 18-19. IOC12 Register Field Descriptions

I/O Controller (IOC) www.ti.com

Table 18-19. IOC12 Register Field Descriptions (continued)

18.9.16 IOC13 Register (Offset = 134h) [Reset = 00000000h]

IOC13 is shown in Table 18-20.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO13

Table 18-20. IOC13 Register Field Descriptions

18.9.17 IOC14 Register (Offset = 138h) [Reset = 00000000h]

IOC14 is shown in Table 18-21.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO14

Table 18-21. IOC14 Register Field Descriptions

18.9.18 IOC15 Register (Offset = 13Ch) [Reset = 00000000h]

IOC15 is shown in Table 18-22.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO15

Table 18-22. IOC15 Register Field Descriptions

18.9.19 IOC16 Register (Offset = 140h) [Reset = 00004000h]

IOC16 is shown in Table 18-23.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO16

Table 18-23. IOC16 Register Field Descriptions

Table 18-23. IOC16 Register Field Descriptions (continued)

18.9.20 IOC17 Register (Offset = 144h) [Reset = 00002000h]

IOC17 is shown in Table 18-24.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO17

Table 18-24. IOC17 Register Field Descriptions

Table 18-24. IOC17 Register Field Descriptions (continued)

18.9.21 IOC18 Register (Offset = 148h) [Reset = 00000000h]

IOC18 is shown in Table 18-25.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO18

Table 18-25. IOC18 Register Field Descriptions

Table 18-25. IOC18 Register Field Descriptions (continued)

18.9.22 IOC19 Register (Offset = 14Ch) [Reset = 00000000h]

IOC19 is shown in Table 18-26.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO19

Table 18-26. IOC19 Register Field Descriptions

Table 18-26. IOC19 Register Field Descriptions (continued)

18.9.23 IOC20 Register (Offset = 150h) [Reset = 00000000h]

IOC20 is shown in Table 18-27.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO20

Table 18-27. IOC20 Register Field Descriptions

18.9.24 IOC21 Register (Offset = 154h) [Reset = 00000000h]

IOC21 is shown in Table 18-28.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO21

Table 18-28. IOC21 Register Field Descriptions

18.9.25 IOC22 Register (Offset = 158h) [Reset = 00000000h]

IOC22 is shown in Table 18-29.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO22

Table 18-29. IOC22 Register Field Descriptions

18.9.26 IOC23 Register (Offset = 15Ch) [Reset = 00000000h]

IOC23 is shown in Table 18-30.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO23

Table 18-30. IOC23 Register Field Descriptions

18.9.27 IOC24 Register (Offset = 160h) [Reset = 00000000h]

IOC24 is shown in Table 18-31.

Return to the [Summary Table.](#page-952-0)

Configuration of DIO24

Table 18-31. IOC24 Register Field Descriptions

Table 18-31. IOC24 Register Field Descriptions (continued)

18.9.28 IOC25 Register (Offset = 164h) [Reset = 00000000h]

IOC25 is shown in Table 18-32.

Return to the [Summary Table.](#page-952-0)

Selects usage of DIO25

Table 18-32. IOC25 Register Field Descriptions

18.9.29 DTBCFG Register (Offset = C00h) [Reset = 00000000h]

DTBCFG is shown in Table 18-33.

Return to the [Summary Table.](#page-952-0)

DTB configuration

Table 18-33. DTBCFG Register Field Descriptions

18.9.30 DTBOE Register (Offset = C04h) [Reset = 00000000h]

DTBOE is shown in Table 18-34.

Return to the [Summary Table.](#page-952-0)

DTB output enable

Table 18-34. DTBOE Register Field Descriptions

18.9.31 EVTCFG Register (Offset = C08h) [Reset = 00000000h]

EVTCFG is shown in Table 18-35.

Return to the [Summary Table.](#page-952-0)

Event configuration. This register is used to select DIO for IOC to publish event on ULL event fabric. It also contains enable bit that is used to mask the event and event flag bit.

Table 18-35. EVTCFG Register Field Descriptions

18.9.32 TEST Register (Offset = C0Ch) [Reset = 00000000h]

TEST is shown in Table 18-36.

Return to the [Summary Table.](#page-952-0)

Test register.

Table 18-36. TEST Register Field Descriptions

18.9.33 DTBSTAT Register (Offset = C10h) [Reset = 00000000h]

DTBSTAT is shown in Table 18-37.

Return to the [Summary Table.](#page-952-0)

DTB status register.

Table 18-37. DTBSTAT Register Field Descriptions

18.10 GPIO Registers

Table 18-38 lists the memory-mapped registers for the GPIO registers. All register offset addresses not listed in Table 18-38 should be considered as reserved locations and the register contents should not be modified.

Table 18-38. GPIO Registers (continued)

Complex bit access types are encoded to fit into small table cells. Table 18-39 shows the codes that are used for access types in this section.

18.10.1 DESC Register (Offset = 0h) [Reset = 7C491010h]

DESC is shown in Table 18-40.

Return to the [Summary Table.](#page-993-0)

Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.

18.10.2 DESCEX Register (Offset = 4h) [Reset = 00000019h]

DESCEX is shown in Table 18-41.

Return to the [Summary Table.](#page-993-0)

Extended Description Register. This register provides configuration details of the IP to software drivers and end users.

Table 18-41. DESCEX Register Field Descriptions

18.10.3 IMASK Register (Offset = 44h) [Reset = 00000000h]

IMASK is shown in Table 18-42.

Return to the [Summary Table.](#page-993-0)

Interrupt mask for DIO pins

Table 18-42. IMASK Register Field Descriptions

Table 18-42. IMASK Register Field Descriptions (continued)

18.10.4 RIS Register (Offset = 4Ch) [Reset = 00000000h]

RIS is shown in Table 18-43.

Return to the [Summary Table.](#page-993-0)

Raw interrupt flag for DIO pins

Table 18-43. RIS Register Field Descriptions

Table 18-43. RIS Register Field Descriptions (continued)

18.10.5 MIS Register (Offset = 54h) [Reset = 00000000h]

MIS is shown in Table 18-44.

Return to the [Summary Table.](#page-993-0)

Masked interrupt flag for DIO pins

Table 18-44. MIS Register Field Descriptions

Table 18-44. MIS Register Field Descriptions (continued)

18.10.6 ISET Register (Offset = 5Ch) [Reset = 00000000h]

ISET is shown in Table 18-45.

Return to the [Summary Table.](#page-993-0)

Set interrupt flag in RIS by writing a one

Table 18-45. ISET Register Field Descriptions

Table 18-45. ISET Register Field Descriptions (continued)

18.10.7 ICLR Register (Offset = 64h) [Reset = 00000000h]

ICLR is shown in Table 18-46.

Return to the [Summary Table.](#page-993-0)

Clear interrupt flag in RIS by writing a one

Table 18-46. ICLR Register Field Descriptions

Table 18-46. ICLR Register Field Descriptions (continued)

18.10.8 IMSET Register (Offset = 6Ch) [Reset = 00000000h]

IMSET is shown in Table 18-47.

Return to the [Summary Table.](#page-993-0)

Set interrupt mask in IMASK by writing a one

Table 18-47. IMSET Register Field Descriptions

Table 18-47. IMSET Register Field Descriptions (continued)

18.10.9 IMCLR Register (Offset = 74h) [Reset = 00000000h]

IMCLR is shown in Table 18-48.

Return to the [Summary Table.](#page-993-0)

Clear interrupt mask in IMASK by writing a one

Table 18-48. IMCLR Register Field Descriptions

Table 18-48. IMCLR Register Field Descriptions (continued)

18.10.10 DOUT3_0 Register (Offset = 100h) [Reset = 00000000h]

DOUT3_0 is shown in Table 18-49.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[3:0] bits.

Table 18-49. DOUT3_0 Register Field Descriptions

18.10.11 DOUT7_4 Register (Offset = 104h) [Reset = 00000000h]

DOUT7_4 is shown in Table 18-50.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[7:4] bits

Table 18-50. DOUT7_4 Register Field Descriptions

18.10.12 DOUT11_8 Register (Offset = 108h) [Reset = 00000000h]

DOUT11_8 is shown in Table 18-51.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[11:8] bits

Table 18-51. DOUT11_8 Register Field Descriptions

18.10.13 DOUT15_12 Register (Offset = 10Ch) [Reset = 00000000h]

DOUT15_12 is shown in Table 18-52.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[15:12] bits

Table 18-52. DOUT15_12 Register Field Descriptions

18.10.14 DOUT19_16 Register (Offset = 110h) [Reset = 00000000h]

DOUT19_16 is shown in Table 18-53.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[19:16] bits

Table 18-53. DOUT19_16 Register Field Descriptions

18.10.15 DOUT23_20 Register (Offset = 114h) [Reset = 00000000h]

DOUT23_20 is shown in Table 18-54.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[23:20] bits

Table 18-54. DOUT23_20 Register Field Descriptions

18.10.16 DOUT27_24 Register (Offset = 118h) [Reset = 00000000h]

DOUT27_24 is shown in Table 18-55.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[27:24] bits

Table 18-55. DOUT27_24 Register Field Descriptions

18.10.17 DOUT31_0 Register (Offset = 200h) [Reset = 00000000h]

DOUT31_0 is shown in Table 18-56.

Return to the [Summary Table.](#page-993-0)

Data Output for DIO 31 to 0 pins.

Table 18-56. DOUT31_0 Register Field Descriptions

Table 18-56. DOUT31_0 Register Field Descriptions (continued)

18.10.18 DOUTSET31_0 Register (Offset = 210h) [Reset = 00000000h]

DOUTSET31_0 is shown in Table 18-57.

Return to the [Summary Table.](#page-993-0)

Alias regiser to set the corresponding bits of DOUT31_0 register.

Table 18-57. DOUTSET31_0 Register Field Descriptions

Table 18-57. DOUTSET31_0 Register Field Descriptions (continued)

18.10.19 DOUTCLR31_0 Register (Offset = 220h) [Reset = 00000000h]

DOUTCLR31_0 is shown in Table 18-58.

Return to the [Summary Table.](#page-993-0)

Alias regiser to clear the corresponding bits of DOUT31_0 register.

Table 18-58. DOUTCLR31_0 Register Field Descriptions

Table 18-58. DOUTCLR31_0 Register Field Descriptions (continued)

18.10.20 DOUTTGL31_0 Register (Offset = 230h) [Reset = 00000000h]

DOUTTGL31_0 is shown in Table 18-59.

Return to the [Summary Table.](#page-993-0)

Alias regiser to toggle the corresponding bits of DOUT31_0 register.

Table 18-59. DOUTTGL31_0 Register Field Descriptions

Table 18-59. DOUTTGL31_0 Register Field Descriptions (continued)

18.10.21 DOUTTGL3_0 Register (Offset = 300h) [Reset = 00000000h]

DOUTTGL3_0 is shown in Table 18-60.

Return to the [Summary Table.](#page-993-0)

Alias regiser to toggle the corresponding bits of DOUT31_0[3:0] register.

Table 18-60. DOUTTGL3_0 Register Field Descriptions

18.10.22 DOUTTGL7_4 Register (Offset = 304h) [Reset = 00000000h]

DOUTTGL7_4 is shown in Table 18-61.

Return to the [Summary Table.](#page-993-0)

Alias regiser to toggle the corresponding bits of DOUT31_0[7:4] register.

Table 18-61. DOUTTGL7_4 Register Field Descriptions

18.10.23 DOUTTGL11_8 Register (Offset = 308h) [Reset = 00000000h]

DOUTTGL11_8 is shown in Table 18-62.

Return to the [Summary Table.](#page-993-0)

Alias regiser to toggle the corresponding bits of DOUT31_0[11:8] register.

Table 18-62. DOUTTGL11_8 Register Field Descriptions

18.10.24 DOUTTGL15_12 Register (Offset = 30Ch) [Reset = 00000000h]

DOUTTGL15_12 is shown in Table 18-63.

Return to the [Summary Table.](#page-993-0)

Alias regiser to toggle the corresponding bits of DOUT31_0[15:12] register.

Table 18-63. DOUTTGL15_12 Register Field Descriptions

18.10.25 DOUTTGL19_16 Register (Offset = 310h) [Reset = 00000000h]

DOUTTGL19_16 is shown in Table 18-64.

Return to the [Summary Table.](#page-993-0)

Alias regiser to toggle the corresponding bits of DOUT31_0[19:16] register.

Table 18-64. DOUTTGL19_16 Register Field Descriptions

18.10.26 DOUTTGL23_20 Register (Offset = 314h) [Reset = 00000000h]

DOUTTGL23_20 is shown in Table 18-65.

Return to the [Summary Table.](#page-993-0)

Alias regiser to toggle the corresponding bits of DOUT31_0[23:20] register.

Table 18-65. DOUTTGL23_20 Register Field Descriptions

18.10.27 DOUTTGL27_24 Register (Offset = 318h) [Reset = 00000000h]

DOUTTGL27_24 is shown in Table 18-66.

Return to the [Summary Table.](#page-993-0)

Alias regiser to toggle the corresponding bits of DOUT31_0[27:24] register.

Table 18-66. DOUTTGL27_24 Register Field Descriptions

18.10.28 DOE3_0 Register (Offset = 400h) [Reset = 00000000h]

DOE3_0 is shown in Table 18-67.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOE31_0[3:0] bits.

Table 18-67. DOE3_0 Register Field Descriptions

18.10.29 DOE7_4 Register (Offset = 404h) [Reset = 00000000h]

DOE7_4 is shown in Table 18-68.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[7:4] bits.

Table 18-68. DOE7_4 Register Field Descriptions

18.10.30 DOE11_8 Register (Offset = 408h) [Reset = 00000000h]

DOE11_8 is shown in Table 18-69.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[11:8] bits.

Table 18-69. DOE11_8 Register Field Descriptions

18.10.31 DOE15_12 Register (Offset = 40Ch) [Reset = 00000000h]

DOE15_12 is shown in Table 18-70.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[15:12] bits.

Table 18-70. DOE15_12 Register Field Descriptions

18.10.32 DOE19_16 Register (Offset = 410h) [Reset = 00000000h]

DOE19_16 is shown in Table 18-71.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[19:16] bits.

Table 18-71. DOE19_16 Register Field Descriptions

18.10.33 DOE23_20 Register (Offset = 414h) [Reset = 00000000h]

DOE23_20 is shown in Table 18-72.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[23:20] bits.

Table 18-72. DOE23_20 Register Field Descriptions

18.10.34 DOE27_24 Register (Offset = 418h) [Reset = 00000000h]

DOE27_24 is shown in Table 18-73.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DOUT31_0[27:24] bits.

Table 18-73. DOE27_24 Register Field Descriptions

18.10.35 DOE31_0 Register (Offset = 500h) [Reset = 00000000h]

DOE31_0 is shown in Table 18-74.

Return to the [Summary Table.](#page-993-0)

Data output control for DIO 31 to 0 pins.

Table 18-74. DOE31_0 Register Field Descriptions

Table 18-74. DOE31_0 Register Field Descriptions (continued)

18.10.36 DOESET31_0 Register (Offset = 510h) [Reset = 00000000h]

DOESET31_0 is shown in Table 18-75.

Return to the [Summary Table.](#page-993-0)

Alias regiser to set the corresponding bits of DOE31_0 register.

Table 18-75. DOESET31_0 Register Field Descriptions

Table 18-75. DOESET31_0 Register Field Descriptions (continued)

18.10.37 DOECLR31_0 Register (Offset = 520h) [Reset = 00000000h]

DOECLR31_0 is shown in Table 18-76.

Return to the [Summary Table.](#page-993-0)

Alias regiser to clear the corresponding bits of DOE31_0 register.

Table 18-76. DOECLR31_0 Register Field Descriptions

Table 18-76. DOECLR31_0 Register Field Descriptions (continued)

18.10.38 DOETGL31_0 Register (Offset = 530h) [Reset = 00000000h]

DOETGL31_0 is shown in Table 18-77.

Return to the [Summary Table.](#page-993-0)

Alias regiser to toggle the corresponding bits of DOE31_0 register.

Table 18-77. DOETGL31_0 Register Field Descriptions

Table 18-77. DOETGL31_0 Register Field Descriptions (continued)

18.10.39 DIN3_0 Register (Offset = 600h) [Reset = 00000000h]

DIN3_0 is shown in Table 18-78.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DIN31_0[3:0] bits.

Table 18-78. DIN3_0 Register Field Descriptions

18.10.40 DIN7_4 Register (Offset = 604h) [Reset = 00000000h]

DIN7_4 is shown in Table 18-79.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DIN31_0[7:4] bits.

Table 18-79. DIN7_4 Register Field Descriptions

18.10.41 DIN11_8 Register (Offset = 608h) [Reset = 00000000h]

DIN11_8 is shown in Table 18-80.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DIN31_0[11:8] bits.

Table 18-80. DIN11_8 Register Field Descriptions

18.10.42 DIN15_12 Register (Offset = 60Ch) [Reset = 00000000h]

DIN15_12 is shown in Table 18-81.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DIN31_0[15:12] bits.

Table 18-81. DIN15_12 Register Field Descriptions

18.10.43 DIN19_16 Register (Offset = 610h) [Reset = 00000000h]

DIN19_16 is shown in Table 18-82.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DIN31_0[19:16] bits.

Table 18-82. DIN19_16 Register Field Descriptions

18.10.44 DIN23_20 Register (Offset = 614h) [Reset = 00000000h]

DIN23_20 is shown in Table 18-83.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DIN31_0[23:20] bits.

Table 18-83. DIN23_20 Register Field Descriptions

18.10.45 DIN27_24 Register (Offset = 618h) [Reset = 00000000h]

DIN27_24 is shown in Table 18-84.

Return to the [Summary Table.](#page-993-0)

Alias register for byte access to DIN31_0[27:24] bits.

Table 18-84. DIN27_24 Register Field Descriptions

18.10.46 DIN31_0 Register (Offset = 700h) [Reset = 00000000h]

DIN31_0 is shown in Table 18-85.

Return to the [Summary Table.](#page-993-0)

Data input from DIO 31 to 0 pins.

Table 18-85. DIN31_0 Register Field Descriptions

Table 18-85. DIN31_0 Register Field Descriptions (continued)

18.10.47 EVTCFG Register (Offset = 800h) [Reset = 00000000h]

EVTCFG is shown in Table 18-86.

Return to the [Summary Table.](#page-993-0)

Event configuration. This register is used to select DIO for GPIO to publish event on SVT event fabric (EVTSVT). It also contains enable bit that is used to mask the event.

Table 18-86. EVTCFG Register Field Descriptions

Chapter 19 Universal Asynchronous Receiver/Transmitter (UART)

TEXAS INSTRUMENTS

This chapter describes the features and functions of the Universal Asynchronous Receiver/Transmitter (UART).

19.1 Introduction

The UART supports the following features:

- Programmable baud rate generator allowing speeds up to 3Mbps
- Separate 8 × 8 transmit (TX) and 8 × 12 receive (RX) first-in first-out (FIFO) buffers to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$.
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics:
	- $-5, 6, 7, or 8$ data bits
	- Even, odd, stick, or no parity bit generation and detection
	- 1 or 2 stop-bit generation
- FIFO, RX FIFO RX time-out, modem status, and error conditions
- Standard FIFO-level and end-of-transmission interrupts
- Efficient transfers using micro direct memory access controller (μDMA):
	- Separate channels for transmit and receive.
	- Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level.
	- Transmit single request is asserted when there is space in the FIFO; burst request is asserted at programmed FIFO level.
- Programmable hardware flow control
- Support for standard IrDA and low power IrDA modes.
- Provision to combine both TX and RX FIFOs in transmit mode

19.2 Block Diagram

Figure 19-1. UART Block Diagram

19.3 Functional Description

The CC23xx UART performs the functions of parallel-to-serial and serial-to-parallel conversions. The CC23xx UART is similar in functionality to a 16C550 UART, but is not register compatible. The UART is configured for transmit and receive through the UART Control Register (UART:CTL) TXE and RXE bits. Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UART:CTL UARTEN register bit. If the UART is disabled during a transmit or receive operation, the current transaction completes before the UART stops.

19.3.1 Transmit and Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the TX FIFO. The control logic outputs the serial bit stream beginning with a start bit and followed by the data bits (LSB first), parity bit, and the stop bits, according to the programmed configuration in the control registers. For details, see Figure 19-2

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse is detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data written to the RX FIFO.

Figure 19-2. UART Character Frame

19.3.2 Baud Rate Generation

The baud rate divisor (BRD) is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud rate generator to determine the bit period. Having a fractional baud rate divider allows the UART to generate all standard baud rates.

The 16-bit integer is loaded through the UART Integer Baud Rate Divisor Register (UART.IBRD), and the 6-bit fractional part is loaded with the UART Fractional Baud Rate Divisor Register (UART.FBRD).

Equation 4 shows the relationship of the BRD and the system clock.

$$
BRD = BRDI + BRDF = CLKSVT / (CIKDiv × Baud Rate)
$$
\n(4)

where:

- BRDI is the integer part of the BRD.
- BRDF is the fractional part, separated by a decimal place.
- CLKSVT is the system clock connected to the UART.
- ClkDiv is 16.

The 6-bit fractional number that is loaded into the UART:FBRD.DIVFRAC bit field can be calculated by taking the fractional part of the baud rate divisor, multiplying by 64, and adding 0.5 to account for rounding errors, as shown by Equation 5

$$
UART.FBRD[5:0] DIVFRAC = integer (BRDF × 64 + 0.5)
$$
\n
$$
(5)
$$

Along with the UART Line Control High Byte Register (UART.LCRH), the UART.IBRD and the UART.FBRD registers form an internal 30-bit register. This internal register is updated only when a write operation to the UART.LCRH register is performed, so a write to the UART.LCRH register must follow any changes to the BRD for the changes to take effect.

The four possible sequences to update the baud-rate registers are as follows:

- UART.IBRD write, UART.FBRD write, and UART.LCRH write
- UART.FBRD write, UART.IBRD write, and UART.LCRH write
- UART.IBRD write and UART.LCRH write
- UART.FBRD write and UART.LCRH write

For an example calculation see [Section 19.5](#page-1066-0).

19.3.3 FIFO Operation

The UART has two 8-entry FIFOs. One FIFO for transmit and one FIFO for receive. Both FIFOs are accessed through the UART Data Register, UART.DR. Read operations of the UART.DR register returns a 12-bit value consisting of 8 data bits and 4 error flags, while write operations place 8-bit data in the TX FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the UART.LCRH[4] FEN bit.

FIFO status can be monitored through the UART Flag Register, UART.FR and the UART Receive Status Register, UART.RSR_ECR. Hardware monitors empty, full, and overrun conditions. The UART.FR register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits), and the UART.RSR_ECR register shows overrun status through the OE bit. If the FIFOs are disabled, the empty and full flags are set according to the status of the 1-byte deep holding registers.

The trigger points at which the FIFOs generate interrupts are controlled through the UART Interrupt FIFO Level Select Register (UART:IFLS). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include $\frac{1}{4}$, $\frac{1}{2}$, and $\frac{3}{4}$. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

19.3.3.1 FIFO Remapping

The UART supports the concatenation of TX and RX FIFOs in TX only mode—leading to 16 TX entries. Remapping and concatenation for RX only mode is not supported. This mode is enabled by setting the UART.CTL[6] FCEN bit to 1.

19.3.4 Data Transmission

Data received or transmitted is stored in two FIFOs, though the RX FIFO has an extra 4 bits per character for status information. For transmission, data is written into the TX FIFO. If the UART is enabled, a data frame starts transmitting with the parameters indicated in the UART.LCRH register. Data transmission continues until no data is left in the TX FIFO. The UART Flag Register (UART.FR) BUSY bit is asserted as soon as data is written to the TX FIFO (that is, if the FIFO is not empty), and remains asserted while data is transmitting. The BUSY bit is negated only when the TX FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even if the UART is no longer enabled.

When the receiver is idle (the UARTRXD signal is continuously 1), and the data input goes low (a start bit was received), the receive counter begins running and data is sampled.

The start bit is valid and recognized if the UARTRXD signal is still low on the eighth cycle of the baud rate clock otherwise the start bit is ignored. After a valid start bit is detected, successive data bits are sampled every sixteenth cycle of the baud rate clock. The parity bit is then checked if parity mode is enabled. Data length and parity are defined in the UART:LCRH register.

Lastly, a valid stop bit is confirmed if the UARTRXD signal is high; otherwise, a framing error has occurred. When a full word is received, the data is stored in the receive FIFO with any error bits associated with that word.

19.3.5 Flow Control

Flow control can be accomplished by hardware and the following sections describe the implementation method. Hardware flow control between two devices is accomplished by connecting the RTS (request-to-send) output to the CTS (clear-to-send) input on the receiving device and connecting the RTS output on the receiving device to the CTS input. The RTS output signal is low active, the CTS input expects a low signal on a send request, as shown in [Figure 19-3](#page-1062-0).

Figure 19-3. UART Flow Control

The CTS input controls the transmitter, the Device 0 and Device 1 transmitter can only transmit data when their CTS input is asserted low. When RTS flow control is enabled, the RTS output signal indicates the state of the receive FIFO. For example, the CTS of the Device 1 remains asserted low until the preprogrammed RX FIFO level of Device 0 is reached, indicating that the receive FIFO of Device 0 has no space to store additional characters.

The UART:CTL register bits CTSEN and RTSEN specify the flow control mode as shown in the following table.

When RTSEN is set to 1, the value of the UART:CTL.RTS bit is ignored and the RTS output signal is generated by the hardware trigger levels as described below. When RTSEN bit is cleared, the RTS signal output is controlled by the UART:CTL.RTS bit for SW control.

RTS Flow Control

The RTS flow control logic is linked to the programmable receive FIFO trigger levels. The trigger level can be configured using the UART.IFLS register. When RTS flow control is enabled, the RTS is asserted (low) until the receive FIFO is filled up to the trigger level. When the receive FIFO trigger level is reached, the RTS signal is deasserted (high), indicating that there is no more room to receive any more data. The transmission of data is expected to cease after the current character has been transmitted. The RTS signal is reasserted (low) when data has been read out of the receive FIFO so that the FIFO is filled to less than the trigger level. If RTS flow control is disabled and the UART is still enabled, then data is received until the receive FIFO is full, or no more data is transmitted.

The RTS signal is deasserted when the FIFO trigger level is reached by putting the last received character into the FIFO. This means that on a back-to-back transmit, another character transfer can already be started by the sender prior to the RTS signal being deasserted. In such cases, the trigger level needs to be set to one level lower so that all data can be received and added into the FIFO.

CTS Flow Control

If CTS flow control is enabled, then the transmitter checks the CTS signal before transmitting the next byte. If the CTS signal is asserted (low), it transmits the byte otherwise transmission does not occur. The data continues to be transmitted while CTS is asserted (low), and the transmit FIFO is not empty. If the transmit FIFO is empty and the CTS signal is asserted (low) no data is transmitted. If the CTS signal is deasserted (high) and CTS flow control is enabled, then the current character transmission is completed before stopping. If CTS flow control is disabled and the UART is enabled, then the data continues to be transmitted until the transmit FIFO is empty.

Software Flow Control

Software flow control between two devices is accomplished by using interrupts to indicate the status of the UART. Interrupts can be generated for the CTS signal by setting the UART.IMSC[1] CTSMIM bit. The raw and masked interrupt status can be checked using the UART.RIS and UART.MIS registers. These interrupts can be cleared using the UART.ICR register.

19.3.6 IrDA Encoding and Decoding

When the UART.CTL[1] SIREN bit is set, the IrDA (SIR) encoder and decoder are enabled and provide hardware bit shaping for IrDA communication. In this protocol, from the transmitter perspective, a zero logic level is transmitted as a high pulse of 3/16th duration of the selected baud rate bit period, while logic one levels are transmitted as a static LOW signal.

The SIR decoder converts the IrDA-compliant receive signal into a bit stream for the UART core. The SIR receive logic interprets a high state as a logic one and low pulses as logic zeros.

Setting the UART.CTL SIRLP[2] bit enables low power mode. In the low-power mode, the width of the pulse is set to three times the time period of the IrLPBaud16 signal. The IrLPBaud16 signal is generated by dividing down CLKSVT (48MHz) according to the low-power divisor value written to the UART.UARTILPR register. The low-power divisor value is calculated as follows:

low-power divisor (ILPDVSR) = (CLKSVT / (FIrLPBaud16)) (6)

where FIrLPBaud16 is nominally 1.8432MHz.

The divisor must be selected such that 1.42MHz < FIrLPBaud16 < 2.12MHz, which results in a low-power pulse duration of 1.41-2.11μs (three times the period of IrLPBaud16).

Regardless of whether low-power mode is used or not UART.UARTILPR must be configured to generate IrLPBaud16 at the correct frequency to allow a normal-mode UART to receive data from a low-power mode UART, which can transmit pulses as small as 1.41μs. If reception from a low-power mode UART is not required then UART.UARTILPR can be left unconfigured.

Note

In low-power IrDA mode, the UART rejects random noise on the received serial data input by ignoring SIRIN pulses that are less than three periods of IrLPBaud16.

The maximum supported bit-rate for IrDA is 115.2Kbps.

19.3.7 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun error
- Break error
- Parity error
- Framing error
- Receive time-out
- Transmit (when the condition defined in the UART:IFLS TXSEL register bit is met)
- Receive (when the condition defined in the UART:IFLS RXSEL register bit is met)
- End of transmission (when no data on the TX line and TX FIFO underflow
- RX DMA Done
- TX DMA Done

All of the interrupt events are ORed together before being sent to the MCU event fabric, so the UART can only generate a single interrupt request at any given time. The software can service multiple interrupt events in a single interrupt service routine (ISR) by reading the UART Masked Interrupt Status Register (UART.MIS).

The interrupt events that can trigger a controller-level interrupt are defined in the UART Interrupt Mask Register (UART.IMSC) by setting the corresponding bits. If interrupts are not used, the raw interrupt status is always visible through the UART Raw Interrupt Status Register (UART.RIS).

Interrupts can be cleared (for the UART.MIS and UART.RIS registers) by setting the corresponding bit in the UART Interrupt Clear Register (UART.ICR).

The receive time-out interrupt is asserted when the RX FIFO is not empty, and no further data is received over a 32-bit period. The receive time-out interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when the corresponding bit in the UART.ICR register is set.

The UART module provides the possibility of setting and clearing masks for every individual interrupt source using the UART Interrupt Mask Set/Clear Register (UART.IMSC). The five events that can cause combined interrupts to CPU are:

- RX: The receive interrupt changes state when one of the following events occurs:
	- If the FIFOs are enabled and the receive FIFO reaches the programmed trigger level. When this happens, the receive interrupt is asserted high. The receive interrupt is cleared by reading data from the receive FIFO until it becomes less than the trigger level, or by clearing the interrupt.
	- If the FIFOs are disabled (have a depth of one location) and data is received, thereby filling the location, the receive interrupt is asserted high. The receive interrupt is cleared by performing a single read of the receive FIFO, or by clearing the interrupt.
- TX: The transmit interrupt changes state when one of the following events occurs:
	- If the FIFOs are enabled and the transmit FIFO is equal to or lower than the programmed trigger level, then the transmit interrupt is asserted high. The transmit interrupt is cleared by writing data to the transmit FIFO until it becomes greater than the trigger level, or by clearing the interrupt.
	- If the FIFOs are disabled (have a depth of one location) and there is no data present in the transmitter's single location, the transmit interrupt is asserted high. The interrupt is cleared by performing a single write to the transmit FIFO, or by clearing the interrupt.
- RX time-out: The receive time-out interrupt is asserted when the receive FIFO is not empty, and no more data is received during a 32-bit period. The receive time-out interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when 1 is written to the corresponding bit of the Interrupt Clear Register (UART:ICR).
- Modem status: The modem status interrupt is asserted if the modem status signal CTS toggles. It can be cleared using the corresponding clear bit in the UART.ICR register.
- Error: The error interrupt is asserted when an error occurs in the reception of data by the UART. The interrupt can be caused by a number of different error conditions:
	- framing
	- parity
	- break
	- overrun

The cause of the interrupt can be determined by reading the UART.RIS register or the UART.MIS register. The interrupt can be cleared by writing to the relevant bits of the UART.ICR register.

In addition to the five events produced by the UART module, two additional events are ORed to the interrupt line:

- RX DMA done: Indicates that the receiver µDMA task is completed. This is a level interrupt provided by the µDMA module.
- TX DMA done: Indicates that the transmit μ DMA task is completed. This is a level interrupt provided by the µDMA module.

19.3.8 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work by setting the UART:CTL.LBE register bit. In loopback mode, data transmitted on the UARTTXD output is received on the UARTRXD input. The LBE bit must be set before the UART is enabled.

19.4 Interface to µDMA

This UART provide an interface to connect to the µDMA controller. Figure 19-4 shows the interface between the µDMA and UART.

- This interface contains four µDMA requests as outputs (UART0_RX_DMASREQ, UART0_RX_DMABREQ, UART0_TX_DMASREQ, and UART0_TX_DMABREQ). The µDMA interface also has two µDMA request clears as inputs (for clearing TX and RX µDMA requests).
- Each µDMA request signal remains asserted until the relevant µDMA clear signal is asserted. After the µDMA clear signal is deasserted, a request signal can become active again, if conditions are setup correctly. The µDMA clear signal must be connected to the µDMA active signal from the µDMA module. This signal is asserted when µDMA is granted access and is active. The µDMA active signal is deasserted when the µDMA transfer completes. Connecting the µDMA active signal from µDMA to the µDMA request clear input of the UART module ensures that no requests are generated by the UART module while the µDMA is active.
- The burst transfer and single transfer request signals are not mutually exclusive, and both can be asserted at the same time. For example, when there is more data than the watermark level in the receive FIFO, the burst transfer request and the single transfer request are asserted.
- The single and burst requests cannot be masked separately by the UART module and if corresponding µDMA (RX or TX) is enabled, both of these requests are sent to the µDMA.
- All request signals are deasserted if the UART is disabled or if the relevant µDMA enable bit (TXDMAE or RXDMAE) in the µDMA Control Register (UART:DMACTL) is cleared.

When the UART is in the FIFO enabled mode, data transfers can be made by either single or burst transfers depending on the programmed watermark level and the amount of data in the FIFO. Table 19-1 lists the trigger points for the transmit and receive FIFOs. In addition, if the UART.DMACTL[2] DMAONERR bit is set, the µDMA receive request outputs (for single and burst requests) are disabled when the UART error interrupt is asserted (more specifically if any of the error interrupts in the RIS register, PERIS, BERIS, FERIS or OERIS are asserted). The µDMA receive request outputs remain inactive until the error bit is cleared. The µDMA transmit request outputs are unaffected.

Table 19-1. µDMA Trigger Points for the Transmit and Receive FIFOs

Sequence for Using µDMA Triggers

- Configure the EVTSVT.DMACH2SEL[2:0] IPID bit field for selecting UARTTXD as trigger source for µDMA.
- Configure the EVTSVT.DMACH3SEL[2:0] IPID bit field for selecting UARTRXD as trigger source for µDMA.
- Enable Transmit and Receive µDMA Enable by setting the UART.DMACTL TXDMAE[1] bit and UART.DMACTL[0] RXDMA to 1.
- Enable the µDMA clock by setting CLKCTL.CLKENSET0[17] µDMA bit to 1.
- Configure the dedicated µDMA channels for UARTTXD and UARTRXD through µDMA registers for setting the Source and Destination addresses, Arbitration size and Data size (see [Chapter 15](#page-798-0) for more details).
- Set the µDMA.CFG[0] MASTERENABLE bit.
- Configure the UART.IMSC[12] TXDMADONEIM bit and UART:IMSC[13] RXDMADONEIM bit to trigger the interrupts for µDMA Done.

Enable the UART by setting the UART.CTL[0] UARTEN bit.

19.5 Initialization and Configuration

The UART module provides four I/O signals to be routed to the DIOs. The following signals are selected through the IOCFGn registers in the IOC module.

- Inputs: RXD, CTS
- Outputs: TXD, RTS

CTS and RTS lines are active low.

Note

IOC must be configured before enabling the UART to avoid unwanted transitions on the input being processed as UART signals. When IOC is configured as UART-specific I/Os (RXD, CTS, TXD, or RTS), IOC sets static output driver enable to the DIO (output driver enable = 1 for output TXD and RTS and output driver enable = 0 for inputs RXD and CTS).

To enable and initialize the UART, use the following steps:

- 1. Enable the UART module in the CLKCTRL module by writing to the CLKCTRL.CLKENSET0[2] UART0 bit to 1. This enables the clock to UART.
- 2. Configure the IOC module to map UART signals to the correct GPIO pins. For more information on pin connections, see [Chapter 18.](#page-946-0)

This section discusses the steps required to use a UART module. For this example, the UART clock is assumed to be 48 MHz, and the desired UART configuration is the following:

- Baud rate: 115 200
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the BRD because the UART.IBRD and UART.FBRD registers must be written before the UART.LCRH register. The BRD can be calculated using the equation described in [Section 19.3.2](#page-1060-0)

 $BRD = 48 000 000 / (16 \times 115 200) = 26.0416$ (7)

The result of the previous equation indicates that the UART.IBRD[15:0] DIVINT bit field must be set to 26 decimal or 0x1A.

UART.FBRD[5:0] DIVFRAC = integer $(0.0416 \times 64 + 0.5) = 3$ (8)

the previous equation calculates the value to be loaded into the UART.FBRD register.

With the BRD values available, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UART.CTL[0] UARTEN bit.
- 2. Write the integer portion of the BRD to the UART.IBRD register.
- 3. Write the fractional portion of the BRD to the UART.FBRD register.
- 4. Write the desired serial parameters to the UART.LCRH register (in this case, a value of 0x0000 0060).
- 5. Enable the UART by setting the UART.CTL[0] UARTEN bit.

19.6 UART Registers

Table 19-2 lists the memory-mapped registers for the UART registers. All register offset addresses not listed in Table 19-2 should be considered as reserved locations and the register contents should not be modified.

Table 19-2. UART Registers

Complex bit access types are encoded to fit into small table cells. Table 19-3 shows the codes that are used for access types in this section.

Table 19-3. UART Access Type Codes

DR is shown in Table 19-4.

Return to the [Summary Table.](#page-1068-0)

Data

For words to be transmitted:

- if the FIFOs are enabled (LCRH.FEN = 1), data written to this location is pushed onto the transmit FIFO - if the FIFOs are not enabled (LCRH.FEN = 0), data is stored in the transmitter holding register (the bottom word of the transmit FIFO).

The write operation initiates transmission from the UART. The data is prefixed with a start bit, appended with the appropriate parity bit (if parity is enabled), and a stop bit.

The resultant word is then transmitted.

For received words:

- if the FIFOs are enabled (LCRH.FEN = 1), the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO

- if the FIFOs are not enabled (LCRH.FEN = 0), the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO).

The received data byte is read by performing reads from this register along with the corresponding status information. The status information can also be read by a read of the RSR_ECR register.

Table 19-4. DR Register Field Descriptions

19.6.2 RSR_ECR Register (Offset = 4h) [Reset = 00000000h]

RSR_ECR is shown in Table 19-5.

Return to the [Summary Table.](#page-1068-0)

Status

This register is mapped to the same address as ECR register. Reads from this address are associated with RSR_ECR register and return the receive status. Writes to this address are associated with ECR register and clear the receive status flags (framing, parity, break, and overrun errors).

If the status is read from this register, then the status information for break, framing and parity corresponds to the data character read from the Data Register DR, prior to reading the RSR_ECR. The status information for overrun is set immediately when an overrun condition occurs.

Table 19-5. RSR_ECR Register Field Descriptions

19.6.3 FR Register (Offset = 18h) [Reset = 00000091h]

FR is shown in Table 19-6.

Return to the [Summary Table.](#page-1068-0)

Flag

Reads from this register return the UART flags.

Table 19-6. FR Register Field Descriptions

19.6.4 UARTILPR Register (Offset = 20h) [Reset = 00000000h]

UARTILPR is shown in Table 19-7.

Return to the [Summary Table.](#page-1068-0)

IrDA Low-Power Counter Register.

This is an 8-bit register that stores the low-power counter divisor value used to generate the IrLPBaud16 signal by dividing down of UARTCLK.

Table 19-7. UARTILPR Register Field Descriptions

19.6.5 IBRD Register (Offset = 24h) [Reset = 00000000h]

IBRD is shown in Table 19-8.

Return to the [Summary Table.](#page-1068-0)

Integer Baud-Rate Divisor

If this register is modified while trasmission or reception is on-going, the baudrate will not be updated until transmission or reception of the current character is complete.

Table 19-8. IBRD Register Field Descriptions

19.6.6 FBRD Register (Offset = 28h) [Reset = 00000000h]

FBRD is shown in Table 19-9.

Return to the [Summary Table.](#page-1068-0)

Fractional Baud-Rate Divisor

If this register is modified while trasmission or reception is on-going, the baudrate will not be updated until transmission or reception of the current character is complete.

Table 19-9. FBRD Register Field Descriptions

19.6.7 LCRH Register (Offset = 2Ch) [Reset = 00000000h]

LCRH is shown in Table 19-10.

Return to the [Summary Table.](#page-1068-0)

Line Control

Table 19-10. LCRH Register Field Descriptions

19.6.8 CTL Register (Offset = 30h) [Reset = 00000300h]

CTL is shown in Table 19-11.

Return to the [Summary Table.](#page-1068-0)

Control

Table 19-11. CTL Register Field Descriptions

Table 19-11. CTL Register Field Descriptions (continued)

19.6.9 IFLS Register (Offset = 34h) [Reset = 00000012h]

IFLS is shown in Table 19-12.

Return to the [Summary Table.](#page-1068-0)

Interrupt FIFO Level Select

Table 19-12. IFLS Register Field Descriptions

19.6.10 IMSC Register (Offset = 38h) [Reset = 00000000h]

IMSC is shown in Table 19-13.

Return to the [Summary Table.](#page-1068-0)

Interrupt Mask Set/Clear

Table 19-13. IMSC Register Field Descriptions

Table 19-13. IMSC Register Field Descriptions (continued)

19.6.11 RIS Register (Offset = 3Ch) [Reset = 0000000Dh]

RIS is shown in Table 19-14.

Return to the [Summary Table.](#page-1068-0)

Raw Interrupt Status

Table 19-14. RIS Register Field Descriptions

Table 19-14. RIS Register Field Descriptions (continued)

19.6.12 MIS Register (Offset = 40h) [Reset = 00000000h]

MIS is shown in Table 19-15.

Return to the [Summary Table.](#page-1068-0)

Masked Interrupt Status

Table 19-15. MIS Register Field Descriptions

19.6.13 ICR Register (Offset = 44h) [Reset = 00000000h]

ICR is shown in Table 19-16.

Return to the [Summary Table.](#page-1068-0)

Interrupt Clear

On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

Table 19-16. ICR Register Field Descriptions

19.6.14 DMACTL Register (Offset = 48h) [Reset = 00000000h]

DMACTL is shown in Table 19-17.

Return to the [Summary Table.](#page-1068-0)

DMA Control

Table 19-17. DMACTL Register Field Descriptions

Chapter 20 Serial Peripheral Interface (SPI)

TEXAS INSTRUMENTS

This chapter describes the Serial Peripheral Interface (SPI) module.

20.1 Overview

The Serial Peripheral Interface (SPI) module provides a standardized serial interface to transfer data to and from external devices using SPI protocol (such as sensors, memories, ADCs, or DACs).

20.1.1 Features

The SPI module has the following features:

- Programmable interface operation for Motorola SPI (3-wire and 4-wire), MICROWIRE, or TI Synchronous Serial format
- Configurable as a controller or a peripheral on the interface
- Programmable clock bit rate and prescaler
- CRC8-CCITT or CRC16-CCITT CRC capability
- Separate transmit (TX) and receive (RX) first-in first-out buffers (FIFOs)
	- If Data Size Select (DSS) is 4 to 8 bits, FIFOs are 16 locations, 8 bits wide
	- If Data Size Select (DSS) is 9 to 16 bits, FIFOs are 8 locations, 16 bits wide
- Programmable data frame size from 4 bits to 16 bits (controller mode) or 7 to 16 bits (peripheral mode)
- Internal loop-back test mode for diagnostic and debug testing
- Interrupts for transmit and receive FIFOs, overrun and time-out interrupts, and DMA-done interrupts
- Efficient transfers using micro direct memory access controller (μDMA):
	- Separate channels for transmit and receive
	- Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains a configurable number of entries.
	- Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains a configurable number of entries.

20.1.2 Block Diagram

[Figure 20-1](#page-1088-0) shows the SPI block diagram.

Figure 20-1. SPI Block Diagram

20.2 Signal Description

[Table 20-1](#page-1089-0) lists the external signals of SPI and describes the function of each signal. The SPI signals are selected in the IOC module through the IOCFGn registers. For more information on the configuration of DIOs, see [Chapter 18](#page-946-0)

Serial Peripheral Interface (SPI) www.ti.com

Table 20-1. SPI Signal Description Signal Name Pin Number Description SCLK Assigned in I/O Controller **SPI Clock** Controller Mode: SCLK is an output. Peripheral Mode: SCLK is an input. **CS** SPI Chip Select Controller Mode: CS is an output. Peripheral Mode: CS is an input. PICO **PICO PERITM** Assigned in I/O Controller **Peripheral In, Controller Out** Controller mode: PICO is the data output line. Peripheral mode: PICO is the data input line. POCI **Peripheral Out, Controller In** Controller mode: POCI is the data input line. Peripheral mode: POCI is the data output line.

20.3 Functional Description

SPI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. Internal FIFO memories buffer the transmit and receive paths, allowing independent storage of up to eight 16-bit values in both transmit and receive modes. The SPI also supports the μDMA interface. The TX and RX FIFOs can be programmed as destination or source addresses in the μDMA module. The μDMA operation is enabled by setting the appropriate bits in the SPI:DMACR register. The SPI module also includes a CRC engine that can be used for data checking during SPI transmission. If SPI is not being used, this can act as a general-purpose CRC engine. Additional capability is added to enable the SPI module to be used efficiently with an external controller in a transceiver setup by allowing atomic operations to update header information in the FIFO, including atomic FIFO pointers reset capability.

20.3.1 Clock Control

The SPI includes a programmable bit rate clock divider and prescaler to generate the serial output clock.

The serial bit rate is derived by dividing down the input clock, CLKSVT (48MHz).

First, the clock is divided by a prescaler with a value from 1 to 8, which is programmed in the SPI.CLKCFG0[2:0] PRESC field (a value of 0x1 means that the clock is divided by 2). The clock is further divided by a value from 2 to 2048, which is 2×(1 + SCR), where SCR is the value programmed in the SPI.CLKCFG1[9:0] SCR field.

Equation 9 defines the frequency of the output clock SCLK.

$$
SCLK = \frac{CLKSVT}{(1 + PRESC) \times (2 \times (1 + SCR))}
$$
(9)

Note

For both peripheral and controller modes, the core clock (CLKSVT) must be at least two times faster than the SCLK.

The maximum SPI frequency supported with controller and peripheral modes depends on the device clock option and IO option. Please refer to specific device data sheet specification for more information.

20.3.2 FIFO Operation

20.3.2.1 Transmit FIFO

The common TX FIFO is a 16-bit wide, eight locations deep, first-in first-out memory buffer if the selected SPI data frame size is greater than 8 bits. The organization of this FIFO is modified dynamically if the selected data size is less than or equal to 8 bits, and for better FIFO utilization behaves as an 8-bit wide, 16 locations deep

1090 *CC23xx SimpleLink™ Wireless Microcontroller Unit* [SWCU193A](https://www.ti.com/lit/pdf/SWCU193) – APRIL 2023 – REVISED AUGUST 2024 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SWCU193A&partnum=CC23XX)*

FIFO. The CPU writes data to the FIFO through the SPI.TXDATA register and data is stored in the FIFO until the data is read out by the transmission logic.

When configured as a controller (or a peripheral), parallel data is written into the TX FIFO before serial conversion and transmission to the attached peripheral (or controller) through the PICO (or POCI) pin.

In peripheral mode, the SPI transmits data each time the controller initiates a transaction. If the TX FIFO is empty and the controller initiates a transaction, the peripheral transmits garbage data. The user or software engineer is responsible for making valid data available in the FIFO as needed. The SPI can be configured to generate an interrupt when a configurable level within the FIFO is selected by SPI:IFLS, or a μDMA request when the FIFO is not FULL.

20.3.2.2 Repeated Transmit Operation

Using the SPI.CTL1[23:16] REPTX bit field, the last data frame transmitted can be repeated as many times as configured within the field. The SPI transfer can be started by writing a data once into the TX FIFO. This feature then transmits the same data repeatedly as if the data were written into the TXFIFO [*SPI.CTL1[23:16] REPTX bit field*] number of times. The repeated transfer operation can be used to clean a transfer or to pull a certain amount of data from a peripheral. A value of 0 in the SPI.CTL1[23:16] REPTX bit field disables this mode. This function is only available in controller mode.

When the repeated transmit operation is used, the function needs to be aligned with the data in the FIFO. The following sequence is used when setting up the repeated transmit operation:

- Check and wait till FIFO is empty.
- Setup REPTX.
- Write to TXDATA / TXFIFO.
- Wait till the requested data is received.

20.3.2.3 Receive FIFO

The common RX FIFO is a 16-bit wide, eight locations deep, first-in-first-out memory buffer if the selected SPI data frame size is greater than 8 bits. The organization of this FIFO is modified dynamically if the selected data size is less than or equal to 8 bits, and for better FIFO utilization behaves as an 8-bit wide, 16 locations deep FIFO. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the SPI.RXDATA register.

When configured as a controller (or peripheral), serial data received through the POCI (or PICO) pin is registered before parallel loading into the RX FIFO.

20.3.2.4 FIFO Flush

SPI includes a feature to reset the TX and RX FIFO pointers to flush FIFOs. This must be triggered when no SPI transactions are in progress. If a FIFO flush is triggered when a transaction is in progress, then a second FIFO flush is needed when no operations are ongoing, before restarting new SPI transfers.

The FIFO flush operation is atomic. When the CPU writes into SPI.CTL0[11] FIFORST register bit, the SPI hardware internally ensures that TX and RX FIFO pointers are set to zero, and auto-clears the FIFORST bit after 4 CLKSVT clock cycles. CPU can poll the FIFORST bit to identify when the FIFO pointer reset operation is completed.

Note

FIFO pointers also get reset when SPI is disabled after the SPI.CTL1[0] EN bit toggles from 0x1 to 0x0.

20.3.3 Interrupts

The SPI can generate interrupts when the following conditions are observed:

- TX FIFO service (with the TX FIFO level configured through the SPI.IFLS[2:0] TXSEL bit field)
- RX FIFO service (with the RX FIFO level configured through the SPI.IFLS[10:8] RXSEL bit field)

- RX FIFO timeout
- RX FIFO overrun
- TX FIFO empty
- TX DMA done/RX DMA done
- Idle
- Parity error

All interrupt events are ORed together before being sent to the SVT event fabric, so the SPI generates a single interrupt request regardless of the number of active interrupts. The interrupt conditions listed above can be masked by setting the appropriate bit in the SPI.IMASK register. Setting the appropriate mask bit in the SPI.IMASK register enables the interrupt. SPI.IMSET and SPI.IMCLR are alias registers, which can be used to set and clear individual bits of SPI.IMASK register.

The status of the individual interrupt sources can be read from the SPI Raw Interrupt Status register (SPI.RIS) and the SPI Masked Interrupt Status register (SPI.MIS). SPI.ICLR can be used to clear interrupt flags within RIS and MIS. SPI.ISET can be used to set these interrupt flags for debug or test purposes.

The transmit FIFO service interrupt request SPI.RIS[4] TX bit is not gated with the SPI enable signal, which allows data to be written to the transmit FIFO before enabling the SPI by an interrupt service routine (ISR).

Note

TX and RX FIFO interrupts are best serviced by μDMA rather than CPU. In case CPU services TX and RX FIFO interrupts, TXEMPTY and RXOVF can be configured as well, so that if the FIFO interrupt is missed by the CPU in corner cases, these act as a failsafe.

The receive FIFO overflow interrupt SPI.RIS[0] RXOVF is asserted when the FIFO is already full and an additional data frame is received, causing an overrun of the FIFO. Data is overwritten in the receive shift register, but not in the FIFO.

The parity error interrupt SPI.RIS[1] PER bit is set when a parity error is detected. SPI.CTL1[5] PEN bit can be written to enable the parity check, where the last bit received is used as parity to test the integrity of the previous bits. SPI.CTL1[7] PBS bit selects the parity mode as even or odd. When a parity fault is detected, the interrupt flag SPI.RIS[1] PER bit is set (to mark the data as invalid).

The idle interrupt SPI.RIS[6] IDLE is set when the SPI transmission has concluded and the SPI module moves back to idle mode. This is set when SPI.STA[4] BUSY goes low.

The SPI Receive Timeout interrupt is set when SPI is in peripheral mode and has not been receiving data for the number of functional clock cycles (CLKSVT) configured within SPI.CTL1[29:24] RTOUT bit field. A value of 0 disables this function. The countdown is started when SPI is in the peripheral mode and the first SCLK positive edge is detected and the countdown is restarted on each subsequent SCLK positive edge. A timeout error is asserted if the count reaches zero before the next SCLK toggles.

20.3.4 Data Format

Each data frame is between 4 and 16 bits long, depending on the size of the data programmed. The control bit SPI.CTL1[4] MSB field can be programmed to define the direction of the data input and output as mostsignificant-bit (MSB) or least-significant-bit (LSB) first. If parity is enabled, the parity bit is always received as the last bit.

With SPI.CTL0[3:0] DSS bit field, the bit length per transfer is defined between 4–16 bits for controller mode and 7–16 bits for peripheral mode.

20.3.5 Delayed Data Sampling

In cases when the input data arrives at the POCI pin with additional delay due to run-time conditions or path delays, on the following input data sampling stage, the previous data can be sampled at the sampling clock edge. To compensate for this, sampling of input data in controller mode can be delayed using the SPI.CLKCFG1[19:16] DSAMPLE bit field. The delayed sampling is only available in controller mode. The delay can be adjusted in steps of undivided SPI input clocks (CLKSVT) programmed within the SPI.CLKCFG1[19:16]

DSAMPLE bit field. The range of values of DSAMPLE is 0 to SCR+1. Typically, values of 1 and 2 are sufficient even for the highest supported SPI frequencies.

20.3.6 Chip Select Control

SPI can be configured to controller mode by setting the SPI.CTL1[2] MS bit to 1, and to the peripheral mode by clearing the SPI.CTL1[2] MS bit.

The chip select signal needs to be provided by the controller in Motorola 4-wire mode.

SPI includes a feature to keep the CS active low until all data has been transferred from TXFIFO, regardless of the configuration of PHA or POL, in controller mode and Motorola 4-wire frame format. This feature is enabled by the SPI.CTL0[10] HWCSN bit. If SPI.CTL0[14] AUTOCRC is set, and then CS is kept low until the CRC has been transferred as well.

In peripheral mode, the clock is provided by the controller and used by the SPI to capture the data. The peripheral has the option to operate in 3-wire or 4-wire mode. The 4-wire mode only accepts data transfers if the CS is activated.

When SPI is in peripheral mode and the SPI.CTL0[12] CSCLR bit is set, the receive shift register is cleared automatically when CS goes to the inactive state.

20.3.7 Command Data Control

When using the Motorola 3-wire frame format with the SPI.CTL0[3:0] DSS bit field programmed for 8 bits, the SPI.CTL1[11] CDEN bit can be set to use the CS line as a signal to distinguish between Command and Data information. This is often used for LCD or data storage devices.

- CS level low: command function
- CS level high: data function

The SPI.CTL1[15:12] CDMODE bit field can be written with a value of 1-14 to specify the number of bytes the CS line is set low for, starting with the next value to be transmitted. After the number of bytes are transmitted, CS is set high automatically. If a value of 0xF is set, CS stays low permanently. A value of 0 sets the CS line to high immediately after the current data byte has been transmitted.

This option is only available in controller mode. The SPI.CTL1[11] CDEN bit can only be updated when the SPI module is disabled. SPI.CTL1[15:12] CDMODE can be updated between the different data packages. The counter is reset with CDEN or SPI ENABLE set to disabled. Before setting a new value in CTL1.CDMODE, check that the FIFO is empty and that SPI is in idle mode (SPI.STA[4] BUSY bit is cleared to 0).

When writing a new value into the SPI.CTL1[15:12] CDMODE bit field, the internal counter is reset and the new value is used for counting. If the counter counts down to 0 and another command package is sent, the CDMODE needs to be set again. Otherwise, the next frames are sent as data with the CS pin signaling data mode.

20.3.8 Protocol Descriptions

The protocol format mode can be selected by using the SPI.CTL0[6:5] FRF bit field. The supported options include Motorola 3-wire, Motorola 4-wire, Texas Instruments Synchronous and MICROWIRE.

20.3.8.1 Motorola SPI Frame Format

The Motorola SPI is a 4-wire interface where the CS signal behaves as a peripheral select. In the 3-wire mode, the CS signal is not required and the module behaves as if always selected. The main feature of the Motorola SPI format is that the inactive state and phase of the SCLK signal can be programmed through the SPO and SPH bits in the SPI.CTL0 control register.

SPO Clock Polarity Bit

If the SPI.CTL0[8] SPO clock polarity control bit is cleared, the SCLK pin outputs a steady-state low value when data is not being transferred. If the SPI.CTL0[8] SPO bit is set, the SCLK pin outputs a steady-state high value when data is not being transferred.

SPH Phase-Control Bit

The SPI.CTL0[9] SPH phase-control bit selects the clock edge that captures data. The state of this bit has the most impact on the first bit transmitted, by either allowing or not allowing a clock transition before the first data capture edge. If the SPI.CTL0[9] SPH phase-control bit is cleared, data is captured on the first clock edge transition. If the SPH bit is set, data is captured on the second clock edge transition.

Note

For all combinations of SPO and SPH, the minimum CS inactive period (where CS is held high) must be at least one SCLK period wide.

Motorola SPI Frame Format with SPO = 0 and SPH = 0

Figure 20-2 shows signal sequences for Motorola SPI format with SPO = 0 and SPH = 0.

Q is undefined

Figure 20-2. Motorola SPI Frame Format with SPO=0 and SPH=0

In this configuration, the following occurs during idle periods:

- SCLK is forced low.
- CS is forced high.
- The transmit data line PICO is forced low.
- When the SPI is configured as a controller, the SCLK pin is enabled.
- When the SPI is configured as a peripheral, the SCLK pin is disabled.

If the SPI is enabled and valid data is in the TX FIFO, the CS controller signal is driven low at the start of transmission which causes enabling of peripheral data onto the POCI input line of the controller. The controller PICO output pin is enabled.

One-half SCLK period later, valid controller data is transferred to the PICO pin. Once both the controller and peripheral data is set, the SCLK controller clock pin goes high after an additional one-half SCLK period. The data is now captured on the rising edges and propagated on the falling edges of the SCLK signal.

For a single-word transmission after all bits of the data frame are transferred, the CS line is returned to the IDLE high state one SCLK period after the last bit is captured. For continuous back-to-back transmissions, the CS signal must pulse high between each data word transfer because the peripheral-select pin freezes the data in the serial peripheral register and does not allow altering of the data if the SPH bit is clear. The controller device must raise the CS pin of the peripheral device between each data transfer to enable the serial peripheral data write. SPI.CTL0[10] HWCSN described in [Section 20.3.6](#page-1092-0) can be used to override this behavior. When the continuous transfer completes, the CS pin is returned to the IDLE state one SCLK period after the last bit is captured.

Motorola SPI Frame Format with SPO = 0 and SPH = 1

Figure 20-3 shows the signal sequence for Motorola SPI format with SPO = 0 and SPH = 1.

Q is undefined

Figure 20-3. Motorola SPI Frame Format with SPO=0 and SPH=1

If the SPI is enabled and valid data is in the TX FIFO, the CS controller signal goes low at the start of transmission. The controller PICO output is enabled. After an additional one-half SCLK period, both controller and peripheral valid data are enabled onto their respective transmission lines. At the same time, SCLK is enabled with a rising-edge transition. Data is then captured on the falling edges and propagated on the rising edges of the SCLK signal.

For a single-word transfer, after all bits are transferred, the CS line is returned to the IDLE high state one SCLK period after the last bit is captured. For continuous back-to-back transfers, the CS pin is held low between successive data words and terminates like a single-word transfer.

Motorola SPI Frame Format with SPO = 1 and SPH = 0

Figure 20-4 shows signal sequences for Motorola SPI format with SPO = 1 and SPH = 0.

Q is undefined

Figure 20-4. Motorola SPI Frame Format with SPO=1 and SPH=0

In this configuration, the following occurs during idle periods:

- SCLK is forced high.
- CS is forced high.
- The transmit data line PICO is forced low.
- When the SPI is configured as a controller, the SCLK pin is enabled.
- When the SPI is configured as a peripheral, the SCLK pin is disabled.

If the SPI is enabled and valid data is in the TX FIFO, the SPI CS controller signal goes low at the start of transmission and transfers peripheral data onto the POCI line of the controller immediately. The controller PICO output pin is enabled.

One-half SCLK period later, valid controller data is transferred to the PICO line. When both the controller and peripheral data have been set, the SCLK controller clock pin becomes low after one additional half SCLK period. Data is captured on the falling edges and propagated on the rising edges of the SCLK signal.

For a single-word transmission after all bits of the data word are transferred, the CS line is returned to the IDLE high state one SCLK period after the last bit is captured. For continuous back-to-back transmissions, the CS signal must pulse high between each data word transfer as the peripheral-select pin freezes the data in the serial peripheral register and keeps it from being altered if the SPH bit is clear. The controller device must raise the CS pin of the peripheral device between each data transfer to enable the serial peripheral data write. SPI.CTL0[10] HWCSN described in [Section 20.3.6](#page-1092-0) can be used to override this behavior. When the continuous transfer completes, the CS pin returns to its IDLE state one SCLK period after the last bit is captured.

Motorola SPI Frame Format with SPO = 1 and SPH = 1

MISO $C.S$ **SCLK** MOSI A MSB X I X I X I X I X ... X I X LSB LSB 4 to 16 bits MSB **MSB Capture** Ω

Figure 20-5 shows the signal sequence for Motorola SPI format with SPO = 1 and SPH = 1.

Figure 20-5. Motorola SPI Frame Format with SPO=1 and SPH=1

In this configuration, the following occurs during idle periods:

- SCLK is forced high.
- CS is forced high.

Q is undefined

- The transmit data line PICO is forced low.
- When the SPI is configured as a controller, the SCLK pin is enabled.
- When the SPI is configured as a peripheral, the SCLK pin is disabled.

If the SPI is enabled and valid data is in the TX FIFO, the start of transmission is signified by the CS controller signal going low. The controller PICO output pin is enabled. After an additional one-half SCLK period, both controller and peripheral data are enabled onto their respective transmission lines. At the same time, SCLK is enabled with a falling-edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SCLK signal.

For a single word transmission, after all bits are transferred, the CS line returns to its IDLE high state one SCLK period after the last bit is captured. For continuous back-to-back transmissions, the CS pin remains in its active low state until the final bit of the last word is captured and then returns to its IDLE state. For continuous back-to-back transfers, the CS pin is held low between successive data words and terminates like a single-word transfer.

The serial clock (SCLK) is held inactive while the SPI is idle and SCLK transitions at the programmed frequency only during active transmission or reception of data. The IDLE state of SCLK provides a receive timeout indication that occurs when the RX FIFO still contains data after a timeout period.

20.3.8.2 Texas Instruments Synchronous Serial Frame Format

The SPI module is compatible with the Texas Instruments Synchronous Serial frame format.

Figure 20-6 shows the TI synchronous serial frame format for a single and continuous transmitted frame.

Single Transmission Signal Sequences

Connuous Transmission Signal Sequences

Figure 20-6. TI Synchronous Serial Frame Format

SCLK and CS are forced low and the transmit data line PICO is put in tristate whenever the SPI is idle. When the TX FIFO contains data, CS is pulsed high for one SCLK period. The transmitted value is also transferred from the TX FIFO to the serial shift register of the transmit logic. On the next rising edge of SCLK, the MSB of the 4- to 16-bit data frame is shifted out on the PICO pin. Likewise, the MSB of the received data is shifted onto the POCI pin by the off-chip serial peripheral device. Both the SPI and the off-chip serial peripheral device then

clock each data bit into their serial shifter on each falling edge of SCLK. The received data is transferred from the serial shifter to the RX FIFO on the first rising edge of SCLK after the least significant bit (LSB) is latched.

The serial clock (SCLK) is held inactive while the SPI is idle and SCLK transitions at the programmed frequency only during active transmission or reception of data. The IDLE state of SCLK provides a receive time-out indication that occurs when the RX FIFO still contains data after a time-out period.

Note

When configured as a peripheral in TI Synchronous frame format, the off-chip controller device has to ensure that spurious pulses are not driven on the SCLK when CS is high.

This can result in the first data frame getting transmitted incorrectly by the peripheral.

20.3.8.3 MICROWIRE Frame Format

Figure 20-7 shows the MICROWIRE frame format for a single frame. [Figure 20-8](#page-1098-0) shows the same format when back-to-back frames are transmitted.

Figure 20-7. MICROWIARE Frame Format (Single Frame)

MICROWIRE format is similar to SPI format, except that transmission is half-duplex and uses a controllerperipheral message-passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SPI to the off-chip peripheral device. During this transmission, the SPI does not receive incoming data. After the message is sent, the off-chip peripheral decodes the message and waits one serial clock after the last bit of the 8-bit control message is sent. The off-chip peripheral then responds with the required data. The returned data is 4 to 16 bits long, making the total frame length anywhere from 13 to 25 bits.

In this configuration, the following occurs during idle periods:

- SCLK is forced low.
- CS is forced high.
- The transmit data line, PICO, is typically forced low.

Writing a control byte to the TX FIFO triggers a transmission. The falling edge of CS transfers the value of the TX FIFO to the serial shift register of the transmit logic and shifts the MSB of the 8-bit control frame out onto the PICO pin. CS remains low for the duration of the frame transmission. The POCI pin remains in the tri-state condition during this transmission.

The off-chip serial peripheral device latches each control bit into the serial shifter on each rising edge of SCLK. After the last bit is latched by the peripheral device, the control byte is decoded during a one clock wait state and the peripheral responds by transmitting data back to the SPI. Each bit is driven onto the POCI line on the falling edge of SCLK. The SPI latches each bit on the rising edge of SCLK. At the end of the frame for single transfers, the CS signal is pulled high one clock period after the last bit is latched in the receive serial shifter transferring the data to the RX FIFO.

Note

The off-chip peripheral device can place the receive line in a tri-state condition either on the falling edge of SCLK (after the LSB has been latched by the receive shifter), or when the CS pin goes high.

For continuous transfers, data transmission begins and ends like a single transfer, but the CS line is held low and data transmits back-to-back. The control byte of the next frame follows the LSB of the received data from the current frame. After the LSB of the frame is latched into the SPI, each received value is transferred from the receive shifter on the falling edge of SCLK.

Figure 20-8. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SPI peripheral samples the first bit of receive data on the rising edge of SCLK after CS has gone low. Controllers driving a free-running SCLK must ensure that the CS signal has sufficient setup and hold margins with respect to the rising edge of SCLK.

20.3.9 CRC Configuration

- CRC8-CCITT and CRC16-CCITT schemes are implemented in the SPI module independently for transmit and receive operations.
- CRC functionality is enabled by the application when the SPI frame size is only 8 bits or 16 bits.
- This is a software guideline and no specific check is done in hardware based on frame size configuration.
- For 8-bit transfers, the CRC8 or CRC16 schemes can be selected by application.
- For 16-bit transfers, the CRC16 scheme has to be selected.
- The CRC on TX and RX paths are always active and there is no need to enable CRC functionality explicitly in software.

Transmitter side operation (CRC8/CR16):

- The TX CRC block is logically located between the SPI.TXDATA register and TXFIFO in the design.
- Select CRC polynomial (8 or 16) based on SPI data frame size (selection applies to both TX and RX CRC units).
- TX side CRC state register resets to the seed value of 0xFF or 0xFFFF.
- When the bus controller (CPU or µDMA) writes data into SPI.TXDATA register, the data is written into the TXFIFO and at the same time used to update the SPI.TXCRC register by hardware logic.
- Data from TXFIFO gets loaded into the shift register and transmitted out.
- After the required amount of data has been written into SPI.TXDATA register, the software has to read the SPI.TXCRC state register.
- Software must write the obtained CRC checksum into the SPI.TXDATA register for transmission.
- Initialize the SPI.TXCRC state register and repeat this sequence for every block of SPI data transmission.

Receiver side operation (CRC8/CRC16):

- The RX CRC block is logically located between RXDATA and RXFIFO in the design.
- Select a CRC polynomial (8 or 16) based on the SPI data frame size (selection applies to both TX and RX CRC units).
- The RX side CRC state register resets to the seed value of 0xFF or 0xFFFF.
- Data is received into the shift register and is loaded into RXFIFO during the receive operation.
- When the bus controller (CPU or µDMA) reads data from the SPI.RXDATA register, the data is returned from RXFIFO and at the same time used to update the SPI.RXCRC state register by hardware logic.
- After the required amount of data is read from SPI.RXDATA, software can either:
	- Read out the received checksum and then check the SPI.RXCRC state, which is zero if there are no errors.
	- Read out the SPI.RXCRC state and then read out the checksum through SPI.RXDATA and compare the two values.
- Initialize SPI.RXCRC state register and repeat this sequence for every block of SPI data reception.

In case SPI functionality is not being used, the CRC engine can be used as a general-purpose CRC generator.

CTL0.GPCRCEN register bit can be set to enable this functionality. The transmit side CRC can then be used by application software when SPI enable is zero.

20.3.10 Auto CRC Functionality

The SPI includes a feature to automatically insert the CRC when the TX FIFO underflows. This feature can be enabled by the SPI.CTL0[14] AUTOCRC bit.

When this bit is set, the SPI module loads the calculated CRC checksum into the TX FIFO after all bytes are transmitted when TXFIFO underflow is signaled. This causes the CRC to be transmitted out automatically at the end of the data block.

There is no need for software to read and load this CRC value into the FIFO through a TXDATA register write.

Software must read the SPI.TXCRC[31] AUTOINS bit to reinitialize the TX CRC engine to a seed of all ones after the transfer of data and CRC is done.

Similarly, after reading all the received data through the SPI.RXDATA register, software must read the SPI.RXCRC register to obtain the CRC value and auto-initialize the RX CRC engine to a seed value of all ones.

Note

Care must be taken to ensure the TXFIFO does not empty and signal an underflow if FIFO filling and SPI transmission occur in parallel. This can lead to a CRC being automatically inserted at an unwanted instant. When operating at SPI rates 8MHz or higher, it is advisable to ensure that the TXFIFO is loaded with all the required data (or at least two data frames) before enabling SPI transfers with Auto CRC enabled.

Note

In MICROWIRE frame format, the AUTOCRC feature only supports CRC8 configuration in controller mode.

20.3.11 Auto Header Functionality

When SPI is to be used within a transceiver setting with strict timing requirements in peripheral mode response, the software overhead associated with loading/transmitting data can, in some cases, be limiting.

To ensure that the latest data (for example FIFO level, RSSI value, event flags, and so on) is contained in the peripheral header, a mechanism to atomically update the FIFO with header data several times before the external controller starts an SPI transmission is included.

SPI.TXFHDR32, SPI.TXFHDR24, SPI.TXFHDR16, and SPI.TXFHDR8 registers are included within the SPI module. When any of these registers are written:

- The write is ignored if the external controller has already started transmission by pulling the CS low.
- If no active SPI transmission is ongoing, the RXFIFO and TXFIFO pointers are reset.
- The TX CRC engine is reset to a value of all ones.
- Depending on whether TXFHDR8, TXFHDR16, TXFHDR24, TXFHDR32 registers are written 1, 2, 3, or 4 bytes of data are written into the TXFIFO in consecutive CLKSVT cycles.

• µDMA and CPU interrupts are blocked until the written header is committed on the POCI, after the controller starts SPI transmissions so that no active CPU or µDMA jobs fill up the TXFIFO at the same time as the header gets updated by this feature.

The SPI.TXFHDRC register is included to control this feature. The SPI.TXFHDRC register contains these fields:

- HDREN This bit has to be set to enable the atomic header feature when CSGATE is set to BLK. Otherwise, any write to TXFHDR registers sets this bit automatically.
- HDRCMT This bit is set when the external controller pulls the CS low and the peripheral commits the header written into the FIFO on the POCI. This bit continues to be set until the software clears it. The hold on CPU or µDMA interrupt lines is released when this bit is set.
- HDRIGN This bit is set when a write to header registers occurs after the HDRCMT is set. This bit can be polled by software to figure out whether the last payload was written to the TXFIFO or not.
- CSGATE This is set to UNBLK by default. The first header write can occur even when CS is low (active). When CSGATE is set to BLK, the header writes must occur only when CS is inactive.

SPI.CTL0[17] IDLEPOCI register bit is included to drive a configurable high/low value of the POCI pin to ease signaling to the controller about a change in the peripheral readiness. If the MSB of header data written into the FIFO is opposite to the IDLEPOCI, the external controller can detect the same by polling the POCI pin.

20.3.12 SPI Status

The external controller is supposed to always send the number of clocks equal to the DSS value written, before deasserting CS and ending transmission. In case CS is deactivated before the entire data frame has been sent out by the peripheral, then the CSD error bit is set and can be read within SPI.STA[5] CSD. This bit, once set, must be cleared by software.

The TX FIFO full level indicating the number of entries written into the TXFIFO can be read out through the SPI.STA[13:8] TXFIFOLVL bit field.

Additional status bits related to peripheral mode transfer complete, SPI busy indication, and TX and RX FIFO flags can be read out from the SPI.STA register. The peripheral mode transfer-complete indication bit, once set, must be cleared by the software.

20.3.13 Debug Halt

Debug halt is available in the SPI module and is controlled by the SPI.EMU register. When the SPI.EMU[0] HALT bit is set to 1, and the SPI module freezes operations as described below.

- If SPI is configured in Controller mode, then debug halt freezes SPI operations at the next DSS boundary.
- If SPI is configured in Peripheral mode, then debug halt freezes SPI operations immediately.
- FIFO pointers are not incremented if RXDATA read is attempted during a debug halt.

20.4 µDMA Operation

The SPI module provides an interface to the μDMA controller with separate channels for transmit and receive. The SPI DMA Control register (SPI.DMACR) allows the μDMA to operate with the SPI. When μDMA operation is enabled, the SPI asserts a μDMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the RX FIFO. Whenever data in the RX FIFO reaches the configured level set in the SPI.IFLS[10:8] RXSEL bit field, a burst transfer request is asserted. The supported settings for RX FIFO are: $\frac{1}{4}$, $\frac{1}{2}$ (default), $\frac{3}{4}$, full, and at least one location is available in the FIFO. For the transmit channel, a single transfer request is asserted whenever at least one empty location is in the TX FIFO. Whenever the TX FIFO reaches the configured level set through SPI.IFLS[2:0] TXSEL, the burst request is asserted. The supported settings for TX FIFO are ¼, ½ (default), ¾, and empty, and at least one location is available in the FIFO. The μDMA controller handles the single and burst μDMA transfer requests automatically depending on how the μDMA channel is configured.

Note Software must avoid ¾ threshold selection for µDMA operation.

To enable μDMA operation for the receive channel, set the SPI.DMACR[0] RXEN bit. To enable μDMA operation for the transmit channel, set the SPI.DMACR[8] TXEN register bit. If the μDMA is enabled and appropriate bits are cleared in the DMA Done Mask register (DMA.DONEMASK) the μDMA controller triggers an interrupt when a transfer completes. This interrupt can be chosen as one of the sources of the combined SPI interrupt. If interrupts are used for SPI operation and the μDMA is enabled, the SPI interrupt handler must be designed to handle the μDMA completion interrupt. The status of TX and RX DMA done interrupts can be read from the Channel Request Done register (DMA.REQDONE). They can also be read from SPI.RIS[8] DMATX bit and the SPI.RIS[7] DMARX bit. For clearing the TX and RX DMA done interrupts, the corresponding bits in the DMA.REQDONE register must be set to 1.

For more details about programming the μDMA controller, see [Chapter 15](#page-798-0)

20.5 Initialization and Configuration

The following describes the necessary steps to enable and initialize the SPI.

TI recommends using the SPI driver in the SimpleLink™ CC23xx Software Development Kit (SDK) when using the SPI.

1. Ensure the SVT power domain is powered up properly.

2. Enable the SPI module clock in CLKCTL by setting the CLKCTL.CLKCFG0[10] SPI0 bit.

3. Configure the IOC module to route the PICO, POCI, CS, and SCLK functionality from I/Os to the SPI module. IOCFGn.PORTCFG must be written to the correct IDs.

For each of the frame formats, the SPI is configured using the following steps:

- 1. Ensure that the SPI.CTL1[0] ENABLE bit is cleared before making any configuration changes.
- 2. Configure the clock prescaler divisor by writing to the SPI.CLKCFG0[2:0] PRESC and SPI.CLKCFG1[9:0] SCR bit fields.
- 3. Write the SPI.CTL0 register with the following configuration:
	- a. Desired clock phase and polarity, if using Motorola™ SPI mode (SPH and SPO)
	- b. The protocol mode: Motorola SPI (4-wire or 3-wire), TI SSF, MICROWIRE (FRF)
	- c. The data size (DSS)
- 4. Select whether the SPI is a controller or peripheral:
	- a. For controller operations, SPI.CTL1[2] MS is 1.
	- b. For peripheral mode (output enabled), SPI.CTL1[2] MS bit is 0.
	- c. For peripheral mode (output disabled), clear the SPI.CTL1[2] MS bit to 0 and set the SPI.CTL1[3] POD bit to 1.
- 5. Optionally, configure the μDMA channel (see [Chapter 15\)](#page-798-0) and enable the µDMA options in the SPI.DMACR register.
- 6. Enable the SPI by setting the EN bit in the SPI.CTL1 register.

As an example, assume that the SPI configuration is required to operate with the following parameters:

- Controller operation
- Texas Instruments Synchronous SPI mode
- 1-Mbps bit rate
- 8 data bits

Assuming the system clock is 48MHz, the bit-rate calculation is shown in Equation 10

SCLK = CLKSVT / [PRESC × (1 + SCR)]1000000 bps = 48000000 Hz / [2 × (1 + 23)] (10)

In this case, if PRESC = $0x2$, SCR must be $0x18$.

The configuration sequence is:

- Verify that the EN bit in the SPI.CTL1 register is cleared.
- Write the SPI.CLKCFG0 register with a value of 0x00000002.

- Write the SPI.CLKCFG1 register with a value of 0x00000018.
- Write the SPI.CTL0 register with a value of 0x000047.
- Write the SPI.CTL1 register with a value of 0x00000004.
- The SPI is then enabled by setting the EN bit in the SPI.CTL1 register.

20.6 SPI Registers

Table 20-2 lists the memory-mapped registers for the SPI registers. All register offset addresses not listed in Table 20-2 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 20-3 shows the codes that are used for access types in this section.

20.6.1 DESC Register (Offset = 0h) [Reset = 604D1010h]

DESC is shown in Table 20-4.

Return to the [Summary Table.](#page-1103-0)

Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.

20.6.2 IMASK Register (Offset = 44h) [Reset = 00000000h]

IMASK is shown in Table 20-5.

Return to the [Summary Table.](#page-1103-0)

Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

20.6.3 RIS Register (Offset = 48h) [Reset = 00000000h]

RIS is shown in Table 20-6.

Return to the [Summary Table.](#page-1103-0)

Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 20-6. RIS Register Field Descriptions

20.6.4 MIS Register (Offset = 4Ch) [Reset = 00000000h]

MIS is shown in Table 20-7.

Return to the [Summary Table.](#page-1103-0)

Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

20.6.5 ISET Register (Offset = 50h) [Reset = 00000000h]

ISET is shown in Table 20-8.

Return to the [Summary Table.](#page-1103-0)

Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 20-8. ISET Register Field Descriptions

20.6.6 ICLR Register (Offset = 54h) [Reset = 00000000h]

ICLR is shown in Table 20-9.

Return to the [Summary Table.](#page-1103-0)

Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.

Table 20-9. ICLR Register Field Descriptions

20.6.7 IMSET Register (Offset = 58h) [Reset = 00000000h]

IMSET is shown in Table 20-10.

Return to the [Summary Table.](#page-1103-0)

Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.

Table 20-10. IMSET Register Field Descriptions

20.6.8 IMCLR Register (Offset = 5Ch) [Reset = 00000000h]

IMCLR is shown in Table 20-11.

Return to the [Summary Table.](#page-1103-0)

Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.

Table 20-11. IMCLR Register Field Descriptions

20.6.9 EMU Register (Offset = 60h) [Reset = 00000000h]

EMU is shown in Table 20-12.

Return to the [Summary Table.](#page-1103-0)

Emulation control register. This register controls the behavior of the IP related to core halted input.

Table 20-12. EMU Register Field Descriptions

20.6.10 CTL0 Register (Offset = 100h) [Reset = 00000000h]

CTL0 is shown in Table 20-13.

Return to the [Summary Table.](#page-1103-0)

SPI control register 0

Table 20-13. CTL0 Register Field Descriptions

Table 20-13. CTL0 Register Field Descriptions (continued)

20.6.11 CTL1 Register (Offset = 104h) [Reset = 00000004h]

CTL1 is shown in Table 20-14.

Return to the [Summary Table.](#page-1103-0)

SPI control register 1

Table 20-14. CTL1 Register Field Descriptions

Table 20-14. CTL1 Register Field Descriptions (continued)

20.6.12 CLKCFG0 Register (Offset = 108h) [Reset = 00000000h]

CLKCFG0 is shown in Table 20-15.

Return to the [Summary Table.](#page-1103-0)

Clock configuration register 0. This register is used to configure the clock prescaler.

Table 20-15. CLKCFG0 Register Field Descriptions

20.6.13 CLKCFG1 Register (Offset = 10Ch) [Reset = 00000000h]

CLKCFG1 is shown in Table 20-16.

Return to the [Summary Table.](#page-1103-0)

Clock configuration register 1. This register is used to configure serial clock rate and clock count for delayed sampling in controller mode.

Table 20-16. CLKCFG1 Register Field Descriptions

20.6.14 IFLS Register (Offset = 110h) [Reset = 00000202h]

IFLS is shown in Table 20-17.

Return to the [Summary Table.](#page-1103-0)

Interrupt FIFO level select register. This register can be used to define the levels at which the RIS.TX, RIS.RX flags are triggered. The interrupts are generated based on FIFO level. Out of reset, the IFLS.TXSEL and IFLS.RXSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

Table 20-17. IFLS Register Field Descriptions

20.6.15 DMACR Register (Offset = 114h) [Reset = 00000000h]

DMACR is shown in Table 20-18.

Return to the [Summary Table.](#page-1103-0)

uDMA Control Register

Table 20-18. DMACR Register Field Descriptions

20.6.16 RXCRC Register (Offset = 118h) [Reset = 00000000h]

RXCRC is shown in Table 20-19.

Return to the [Summary Table.](#page-1103-0)

Receive CRC register. Reading this register provides the computed CRC value from the receive side CRC unit. Reading this register or writing to this register with any value auto initializes the seed. The seed value is 0xFF when CTL0.CRCPOLY = 0 and 0xFFFF when CTL0.CRCPOLY = 1 for CCITT CRC polynomials. Bits[15:8] are don't care when CTL0.CRCPOLY = 0.

Table 20-19. RXCRC Register Field Descriptions

20.6.17 TXCRC Register (Offset = 11Ch) [Reset = 00000000h]

TXCRC is shown in Table 20-20.

Return to the [Summary Table.](#page-1103-0)

Transmit CRC register. Reading this register provides the computed CRC value from the transmit side CRC unit. Reading this register or writing to this register with any value auto initializes the seed. The seed value is 0xFF when CTL0.CRCPOLY = 0 and 0xFFFF when CTL0.CRCPOLY = 1 for CCITT CRC polynomials. Bits[15:8] are don't care when CTL0.CRCPOLY = 0.

Table 20-20. TXCRC Register Field Descriptions

20.6.18 TXFHDR32 Register (Offset = 120h) [Reset = 00000000h]

TXFHDR32 is shown in Table 20-21.

Return to the [Summary Table.](#page-1103-0)

Header update reigster for 32 bits of header data into the TXFIFO.

Table 20-21. TXFHDR32 Register Field Descriptions

20.6.19 TXFHDR24 Register (Offset = 124h) [Reset = 00000000h]

TXFHDR24 is shown in Table 20-22.

Return to the [Summary Table.](#page-1103-0)

Header update reigster for 24 bits of header data into the TXFIFO.

Table 20-22. TXFHDR24 Register Field Descriptions

20.6.20 TXFHDR16 Register (Offset = 128h) [Reset = 00000000h]

TXFHDR16 is shown in Table 20-23.

Return to the [Summary Table.](#page-1103-0)

Header update reigster for 16 bits of data into the TXFIFO.

Table 20-23. TXFHDR16 Register Field Descriptions

20.6.21 TXFHDR8 Register (Offset = 12Ch) [Reset = 00000000h]

TXFHDR8 is shown in Table 20-24.

Return to the [Summary Table.](#page-1103-0)

Header update reigster for 8 bits of header data into the TXFIFO.

Table 20-24. TXFHDR8 Register Field Descriptions

20.6.22 TXFHDRC Register (Offset = 130h) [Reset = 00000000h]

TXFHDRC is shown in Table 20-25.

Return to the [Summary Table.](#page-1103-0)

Atomic Header Control register

Table 20-25. TXFHDRC Register Field Descriptions

20.6.23 RXDATA Register (Offset = 140h) [Reset = 00000000h]

RXDATA is shown in Table 20-26.

Return to the [Summary Table.](#page-1103-0)

RXDATA Register. Reading this register returns first value in the RX FIFO. If the FIFO is empty the last read value is returned. Writing has no effect and is ignored.

Table 20-26. RXDATA Register Field Descriptions

20.6.24 TXDATA Register (Offset = 150h) [Reset = 00000000h]

TXDATA is shown in Table 20-27.

Return to the [Summary Table.](#page-1103-0)

TXDATA Register. Writing a value in this register puts the data into the TX FIFO. Reading this register returns the last writen value.

Table 20-27. TXDATA Register Field Descriptions

20.6.25 STA Register (Offset = 160h) [Reset = 0000000Fh]

STA is shown in Table 20-28.

Return to the [Summary Table.](#page-1103-0)

Status Register

Table 20-28. STA Register Field Descriptions

Chapter 21 Inter-Integrated Circuit (I2C)

TEXAS INSTRUMENTS

This chapter describes the inter-integrated circuit (I²C) interface.

www.ti.com *Inter-Integrated Circuit (I2C)*

21.1 Introduction

The I²C bus provides bidirectional data transfer through a 2-wire design, a serial data line (SDA) and a serial clock line (SCL), and interfaces to external 12 C devices such as serial memory (RAM and ROM), networking devices, LCDs, tone generators, and so on. The l^2C bus can also be used for system testing and diagnostic purposes in product development and manufacture.

The I2C module has following features:

- Devices on the $1²C$ bus can be designated as either a controller or a target:
	- Supports both transmitting and receiving data as either a controller or a target
	- Supports simultaneous controller and target operation
- Four l^2C modes:
	- Controller transmit
	- Controller receive
	- Target transmit
	- Target receive
- Two transmission speeds: standard (100kbps) and fast (400kbps)
- Controller and target interrupt generation:
	- Controller generates interrupts when a transmit or receive operation completes (or aborts due to an error).
	- Target generates interrupts when data has been transferred or requested by a controller or when a Start or Stop condition is detected.
- Controller with arbitration and clock synchronization, multicontroller support, and 7-bit addressing mode
- Glitch filter to suppress glitches lesser than 50ns on both SDA and SCL

21.2 Block Diagram

21.3 Functional Description

The I²C module is comprised of both controller and peripheral functions. For proper operation, the SDA pin must be configured as an open-drain signal. See [Chapter 18](#page-946-0) for more information on configuring pin functions. [Figure](#page-1133-0) [21-2](#page-1133-0) shows a typical 1^2C bus configuration.

Figure 21-2. I ²C Bus Configuration

21.3.1 Functional Overview

The I²C bus uses only two signals: SDA and SCL. SDA is the bidirectional serial data line and SCL line is the bidirectional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the $12C$ bus is 9 bits long, consisting of 8 data bits and 1 acknowledge bit. A transfer is defined as the time between a valid start and stop condition, see Section 21.3.1.1. The number of bytes per transfer is unrestricted, an acknowledge bit must follow each byte, and data must be transferred by the MSB first. When a receiver cannot receive another complete byte, the receiver can hold the clock line SCL low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

21.3.1.1 Start and Stop Conditions

The protocol of the I²C bus defines two states to begin and end a transaction: Start and Stop. A high-to-low transition on the SDA line while the SCL is high is defined as a Start condition, and a low-to-high transition on the SDA line while the SCL line is high is defined as a Stop condition. The bus is considered busy after a Start condition and free after a Stop condition (see Figure 21-3).

Figure 21-3. Start and Stop Conditions

The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a Repeated Start condition. To generate a single transmit cycle, the I2C Controller Target Address I2C.CSA register is written with the desired address, the R/S bit is cleared, and the control register, I2C.CCTL, is written with ACK = X (0 or 1), STOP = 1, START = 1, and RUN = 1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt becomes active and the data is readable from the $1²C$ Controller Data I2C.CDR register. When the I^2C module operates in controller receiver mode, the ACK bit is normally set, causing the I²C bus controller to transmit an acknowledge automatically after each byte. When the I²C bus controller requires no further data transmission from the target transmitter, the ACK bit must be cleared.

When operating in target mode, two bits in the I2C Target Raw Interrupt Status I2C:TRIS register indicate detection of Start and Stop conditions on the bus, while two bits in the I2C Target Masked Interrupt Status I2C:TMIS register allow promotion of Start and Stop conditions to controller interrupts (when interrupts are enabled).

21.3.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 21-4. After the Start condition, a target address is transmitted. This address is 7 bits long followed by an eighth bit, which is a data direction bit (the RS bit in the I2C:CSA register). If the RS bit is clear, the operation is a transmit (send), and if the RS bit is set, the operation is a request for data (receive). A data transfer is always terminated by a Stop condition generated by the controller; however, a controller can initiate communications with another device on the bus, by generating a Repeated Start condition and addressing another target without first generating a Stop condition. Various combinations of receive and transmit formats are then possible within a single transfer.

Figure 21-4. Complete Data Transfer with a 7-Bit Address

The first 7 bits of the first byte comprise the target address (see Figure 21-5). The eighth bit determines the direction of the message. A 0 in the R/S position of the first byte means that the controller transmits (sends) data to the selected target, and a 1 in this position means that the controller receives data from the target.

Figure 21-5. R/S Bit in First Byte

21.3.1.3 Data Validity

The SDA line must contain stable data during the high period of the clock, and the data line can change only when SCL is low (see Figure 21-6).

Figure 21-6. Data Validity During Bit Transfer on the I2C Bus

21.3.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle generated by the controller. During the acknowledge cycle, the transmitter (controller or target) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data transmitted by the receiver during the acknowledge cycle must comply with the data validity requirements described in Section 21.3.1.3.

When a target receiver does not acknowledge the target address, the target must leave SDA high so that the controller can generate a Stop condition and abort the current transfer. If the controller device is acting as a receiver during a transfer, the controller is responsible for acknowledging each transfer made by the target. Because the controller controls the number of bytes in the transfer, the controller signals the end of data to the target transmitter by not generating an acknowledge on the last data byte. The target transmitter must then release SDA to let the controller generate a Stop or a Repeated Start condition.

21.3.1.5 Arbitration

A controller can start a transfer only if the bus is idle. However in some cases, two or more controllers can generate a Start condition at a similar time. During the transfer, all controllers constantly monitor the SCL and SDA lines. All controllers that detect SDA as low when the controllers expect SDA to be high (as driven by them)

acknowledge that another controller has won the arbitration and immediately stop transfers, and retire until the bus is idle again.

Arbitration can occur over several bits. The first stage of arbitration is a comparison of address bits; if both controllers are trying to address the same device, arbitration continues to the comparison of data bits.

21.3.2 Available Speed Modes

The I²C bus can run in either standard mode (100 kbps) or fast mode (400 kbps). The selected mode must match the speed of the other I²C devices on the bus.

Standard and Fast Modes

Standard and fast modes are selected using a value in the I²C Controller Timer Period I2C.CTPR register that results in an SCL frequency of 100 kbps for standard mode, or 400 kbps for fast mode.

The I²C clock rate is determined by the parameters CLK_PRD, TPR, SCL_LP, and SCL_HP where:

- CLK PRD is the CLKSVT period.
- TPR is the programmed value in the I2C.CTPR register.
- SCL LP is the low phase of SCL (fixed at 6).
- SCL_HP is the high phase of SCL (fixed at 4). The I^2C clock period is calculated as follows:

SCL_PERIOD= 2 × (1 + TPR) × (SCL_LP + SCL_HP) × CLK_PRD (11)

21.3.3 Interrupts

The I2C can generate interrupts when the following conditions are observed:

- Controller transaction completed
- Controller arbitration lost
- Controller transaction error
- Controller bus time-out
- Target transaction received
- Target transaction requested
- Stop condition on bus detected
- Start condition on bus detected

The I2C controller and I2C target modules have separate interrupt signals. While both modules can generate interrupts for multiple conditions, the signals are bitwise ORed together so only a single interrupt signal is sent to the MCU event fabric.

21.3.3.1 I2C Controller Interrupts

The I2C controller module generates an interrupt when a transaction completes (either transmit or receive), when arbitration is lost, or when an error occurs during a transaction. To enable the I2C controller interrupt, software must set the IM bit in the I2C Controller Interrupt Mask register, I2C.CIMR. When an interrupt condition is met, software must check the I2C.CSTAT[4] ARBLST and I2C.CSTAT[1] ERR bits to verify that an error did not occur during the last transaction, and to check that arbitration has not been lost. An error condition is asserted if the last transaction was not acknowledged by the target. If an error is not detected and the controller has not lost arbitration, the application can proceed with the transfer. The interrupt is cleared by setting the IC bit in the I2C Controller Interrupt Clear register (I2C:CICR) to 1.

If the application does not require the use of interrupts, the raw interrupt status is always visible through the I2C Controller Raw Interrupt Status register (I2C:CRIS).

21.3.3.2 I2C Target Interrupts

The target module can generate an interrupt when data is received or requested. This interrupt is enabled by setting the I2C Target Interrupt Mask register (I2C.TIMR). Software determines whether the module must write (transmit) or read (receive) data from the I2C Target Data register, I2C.TDR[7:0] DATA bit field and by checking

the I2C.TSTAT[0] RREQ and I2C.TSTAT[1] TREQ bits. If the target module is in receive mode and the first byte of a transfer is received, the I2C.TSTAT[2] FBR and I2C.TSTAT[0] RREQ bits are set. The interrupt is cleared by setting the I2C Target Interrupt Clear register I2C.TICR[0] DATAIC bit.

In addition, the target module generates an interrupt when a Start and a Stop condition is detected. These interrupts are enabled by setting the I2C.TIMR[1] STARTIM and I2C.TIMR[2] STOPIM bits; these interrupts are cleared by setting the I2C.TICR[1] STARTIC and I2C.TICR[2] STOPIC bits to 1.

If the application does not require the use of interrupts, the raw interrupt status is always visible through the I2C Target Raw Interrupt Status register (I2C.TRIS).

21.3.4 Loopback Operation

The I2C modules can be placed into an internal-loopback mode for diagnostic or debug purposes by setting the I2C Controller Configuration register I2C.CCR[0] LPBK bit. In loopback mode, the SDA and SCL signals from the controller and target modules are tied together.

21.3.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both the controller and target modes. To do this, the SDA and SCL signal configuration must be done in the IOC.IOC *n* registers.

21.3.5.1 I ²C Controller Command Sequences

[Figure 21-7](#page-1137-0) through [Figure 21-12](#page-1142-0) show the command sequences available for the I²C controller.

Figure 21-7. Controller Single Transmit

Figure 21-9. Controller Transmit with Repeated Start Condition

Figure 21-10. Controller Receive with Repeated Start Condition

Figure 21-11. Controller Receive with Repeated Start after Transmit with Repeated Start Condition

21.3.5.2 I ²C Target Command Sequences

[Figure 21-13](#page-1143-0) shows the command sequence available for the I2C target.

Figure 21-13. Target Command Sequence

21.4 Initialization and Configuration

The following example shows how to configure the I²C module to transmit a single byte as a controller, assuming that the system clock is 48MHz.

- Enable the serial power domain and enable the I2C module in CLKCTL by setting the CLKCTL.CLKENSET0[6] I2C0 bit.
- Configure the IOC module to route the SDA and SCL signals from I/Os to the I²C and configure the pins for open-drain. See [Chapter 18](#page-946-0) for more information.
- Initialize the $12C$ controller by writing the I2C:CCR register with a value of 0x0010
- Set the desired SCL clock speed of 100kbps by writing the I2C.CTPR register with the correct value. The value written to the I2C.CTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by Equation 12,Equation 13, and Equation 14.

$$
TPR = [CLKSVT / (2 \times (SCL_LP + SCL_HP) \times SCL_FREQ)] - 1
$$
\n
$$
TPR = [48MHz / (2 \times (6 + 4) \times 100000)] - 1
$$
\n
$$
TPR = 23
$$
\n(14)

Write the I2C:CTPR register with the value of 0x0000 0017.

- Specify the target address of the controller and that the next operation is a transmit by writing the I2C.CSA register with a value of 0x0000 0076, which sets the target address to 0x3B.
- Place data (byte) to be transmitted in the data register by writing the I2C:CDR register with the desired data.
- Initiate a single-byte transmit of the data from controller to target by writing the I2C.CCTL register with a value of 0x0000 0007 (Stop, Start, Run).
- Wait until the transmission completes by polling the I2C.CSTAT[6] BUSBSY bit until the bit is cleared.
- Check the I2C.CSTAT[1] ERR bit to confirm the transmit was acknowledged.

21.5 I2C Registers

Table 21-1 lists the memory-mapped registers for the I2C registers. All register offset addresses not listed in Table 21-1 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 21-2 shows the codes that are used for access types in this section.

Table 21-2. I2C Access Type Codes

21.5.1 TOAR Register (Offset = 0h) [Reset = 00000000h]

TOAR is shown in Table 21-3.

Return to the [Summary Table.](#page-1145-0)

Target Own Address

This register consists of seven address bits that identify this I2C device on the I2C bus.

Table 21-3. TOAR Register Field Descriptions

21.5.2 TSTA Register (Offset = 4h) [Reset = 00000000h]

TSTA is shown in Table 21-4.

Return to the [Summary Table.](#page-1145-0)

Target status

This register functions as a status register of the target.

Table 21-4. TSTA Register Field Descriptions

21.5.3 TCTL Register (Offset = 4h) [Reset = 00000000h]

TCTL is shown in Table 21-5.

Return to the [Summary Table.](#page-1145-0)

Target control

This registers functions as a target control register.

Table 21-5. TCTL Register Field Descriptions

21.5.4 TDR Register (Offset = 8h) [Reset = 00000000h]

TDR is shown in Table 21-6.

Return to the [Summary Table.](#page-1145-0)

Target data register

This register contains the data to be transmitted when in the target transmit state, and the data received when in the target receive state.

Table 21-6. TDR Register Field Descriptions

21.5.5 TIMR Register (Offset = Ch) [Reset = 00000000h]

TIMR is shown in Table 21-7.

Return to the [Summary Table.](#page-1145-0)

Target interrupt mask

This register controls whether a raw interrupt is promoted to a controller interrupt.

Table 21-7. TIMR Register Field Descriptions

21.5.6 TRIS Register (Offset = 10h) [Reset = 00000000h]

TRIS is shown in Table 21-8.

Return to the [Summary Table.](#page-1145-0)

Target raw interrupt status

This register shows the unmasked interrupt status.

Table 21-8. TRIS Register Field Descriptions

21.5.7 TMIS Register (Offset = 14h) [Reset = 00000000h]

TMIS is shown in Table 21-9.

Return to the [Summary Table.](#page-1145-0)

Target Masked Interrupt Status

This register shows which interrupt is active (based on result from TRIS and TIMR registers).

Table 21-9. TMIS Register Field Descriptions

21.5.8 TICR Register (Offset = 18h) [Reset = 00000000h]

TICR is shown in Table 21-10.

Return to the [Summary Table.](#page-1145-0)

Target Interrupt Clear

This register clears the raw interrupt TRIS.

Table 21-10. TICR Register Field Descriptions

21.5.9 CTA Register (Offset = 800h) [Reset = 00000000h]

CTA is shown in Table 21-11.

Return to the [Summary Table.](#page-1145-0)

Controller target address

This register contains seven address bits of the target to be accessed by the controller (a6-a0), and an CTA.RS bit determining if the next operation is a receive or transmit.

Table 21-11. CTA Register Field Descriptions

21.5.10 CSTA Register (Offset = 804h) [Reset = 00000020h]

CSTA is shown in Table 21-12.

Return to the [Summary Table.](#page-1145-0)

Controller status

This register functions as a controller status register.

Table 21-12. CSTA Register Field Descriptions

21.5.11 CCTL Register (Offset = 804h) [Reset = 00000000h]

CCTL is shown in Table 21-13.

Return to the [Summary Table.](#page-1145-0)

Controller control

This register functions as a controller control register.

Table 21-13. CCTL Register Field Descriptions

21.5.12 CDR Register (Offset = 808h) [Reset = 00000000h]

CDR is shown in Table 21-14.

Return to the [Summary Table.](#page-1145-0)

Controller data

This register contains the data to be transmitted when in the controller transmit state and the data received when in the controller receive state.

Table 21-14. CDR Register Field Descriptions

21.5.13 CTPR Register (Offset = 80Ch) [Reset = 00000001h]

CTPR is shown in Table 21-15.

Return to the [Summary Table.](#page-1145-0)

Controller timer period

This register specifies the period of the SCL clock.

Table 21-15. CTPR Register Field Descriptions

21.5.14 CIMR Register (Offset = 810h) [Reset = 00000000h]

CIMR is shown in Table 21-16.

Return to the [Summary Table.](#page-1145-0)

Controller interrupt mask

This register controls whether a raw interrupt is promoted to a controller interrupt.

Table 21-16. CIMR Register Field Descriptions

21.5.15 CRIS Register (Offset = 814h) [Reset = 00000000h]

CRIS is shown in Table 21-17.

Return to the [Summary Table.](#page-1145-0)

Controller raw interrupt status

This register shows the unmasked interrupt status.

Table 21-17. CRIS Register Field Descriptions

21.5.16 CMIS Register (Offset = 818h) [Reset = 00000000h]

CMIS is shown in Table 21-18.

Return to the [Summary Table.](#page-1145-0)

Controller masked interrupt status

This register shows which interrupt is active (based on result from CRIS and CIMR registers).

Table 21-18. CMIS Register Field Descriptions

21.5.17 CICR Register (Offset = 81Ch) [Reset = 00000000h]

CICR is shown in Table 21-19.

Return to the [Summary Table.](#page-1145-0)

Controller interrupt clear

This register clears the raw and masked interrupt.

Table 21-19. CICR Register Field Descriptions

21.5.18 CCR Register (Offset = 820h) [Reset = 00000000h]

CCR is shown in Table 21-20.

Return to the [Summary Table.](#page-1145-0)

Controller Configuration

This register configures the mode (Controller or Target) and sets the interface for test mode loopback.

Table 21-20. CCR Register Field Descriptions

TEXAS INSTRUMENTS

This section describes the operation of the 2.4GHz radio.

22.1 Introduction

The 2.4GHz radio supports several formats. The radio provides significant baseband automation such as analog radio control, modulation, demodulation, address checking, CRC-calculation and checking. The customer application interfaces with the radio through RCL (Radio Control Layer), which is a software layer provided in the CC23xx Software Development Kit (SDK), and documented in the SDK. Alternatively, the customer application interfaces with the TI provided stack (Bluetooth® Low Energy or IEEE), and the stack then uses the RCL to interface with the radio. The documentation provided here is to give an overview of the radio structure and usage model.

22.2 Block Diagram

Figure 22-1. Radio Block Diagram

22.3 Overview

22.3.1 Radio Sub-Domains

The digital part of the radio consists of three main sub-domains: Modem (MDM), Packet Build Engine (PBE), and RF Engine (RFE). Each of these sub-domains have their own internal processor and program memories for storing FW images (MCERAM, PBERAM, RFERAM). They also have separate register blocks for configuration of HW and various HW accelerators. The different sub domains have different responsibilities:

Modem (MDM)

The MDM domain is responsible for:

- Conversion from information/data bits to TX-symbols including:
	- Preamble and sync word insertion
	- Direct Sequence Spread Spectrum (DSSS)
	- Forward Error Correction (FEC) encoding
- Demodulation including:
- Timing recovery
- Frequency offset estimation/compensation
- Rate offset estimation/compensation
- FEC decoding

Packet build engine (PBE)

The PBE domain is responsible for:

- Packet timing
- Composition and decomposition of radio packets
- FIFO handling
- Packet Handling Accelerator (PHA) for CRC and whitening
- Address checking

RF Engine (RFE)

The RFE domain is responsible for:

- Sequencing of analog modules
- PLL calibration algorithm
- Modulation/Shaping of the transmitted data
- Received Signal Strength Indication (RSSI) estimation
- Automatic Gain Control (AGC) algorithms

22.3.2 Radio RAMs

The RAMs marked with ULL in [Figure 22-1](#page-1165-0) , which are used for storing firmware images, have ultra-low leakage (ULL). ULL supports low power consumption while retaining the contents of these memories when entering standby. This avoids having to reprogram the firmware images after each standby. The other memories (S2RRAM, BUFRAM) have higher leakage and the power consumption of having retention on these in standby is higher. The BUFRAM is used for data that usually have a short lifespan, so retaining the contents of these is not necessary. The S2RRAM is generally left unused.

Note

If not used by the drivers and stacks provided by TI, the S2RRAM can be leveraged by the application. Consult the User's Guide of the stack used to verify whether the S2RRAM is available. The User's Guide also contains guidance on the way to use the S2RRAM, configure the build environment and on the precautions to take when using the S2RRAM.

22.3.3 Doorbell (DBELL)

The DBELL module has clock control registers, GPIO signals to and from the radio, and also controls events to and from the system side. This chapter gives an overview, see the LRFDDBELL register descriptions for details.

22.3.3.1 Interrupts

The radio has three interrupts on the system side. Each of the interrupts has the same 32 possible sources internally in the radio. Settings in the interrupt mask registers LRFDDBELL.IMASK *n* are used to configure the

radio internal events to be the trigger sources for the three individual interrupts. The raw state of the internal interrupt sources can be read from LRFDDBELL.RIS *n* , and the masked interrupt source status can be read from LRFDDBELL.MIS *n* . If any of the bits in the LRFDDBELL.MIS *n* registers are set then the corresponding interrupt line to the system side is triggered. To clear the interrupt source, set the corresponding bit in the LRFDDBELL.ICLR *n* register. An internal interrupt source flag can be set by setting the corresponding bit in the LRFDDBELL:ISET *n* register.

22.3.3.2 GPIO Control

The radio has eight general purpose outputs (GPO) and 8 general purpose inputs (GPI). Each of the eight individual output lines can be independently configured to output various internal signals. The selection of output source is done in the LRFDDBELL:GPOSEL0 and LRFDDBELL:GPOSEL1 registers. The GPO signals originating in MDM, PBE, and RFE are all fully firmware-driven. Different use cases have different features mapped to the GPO. Uses for the GPO include control of external switches, LNAs, PAs, and handshaking with other devices. Any control of GPO is documented in the SDK.

The GPI lines are all routed to the MDM, PBE, and RFE for use by the processors in these sub-domains.

22.3.3.3 SYSTIM Interface

There are three SYSTIM channels assigned to the radio. The radio receives compare events from the SYSTIM that are routed to the MDM, PBE, and RFE. These are used to trigger time start or stop commands. The radio can also be configured to output capture events to the SYSTIM, the selection of what event triggers the SYSTIM capture is done in the LRFDDBELL.SYSTIMOEV register. The normal use case is that RCL sets up and uses the SYSTIM interface.

If the radio is not in use (or not using SYSTIM interface), SYSTIM capture events can be captured from software by writing to the LRFDBELL.SYSTDMATRIG register.

22.4 Radio Usage Model

The RCL automates the low-level operation of the radio for the user, but a description of the usage model is included here for reference. The behavior of the radio is to a large degree firmware-defined. The description in this section describes the typical usage model, but other usage models are possible. Before any radio operation can be attempted the radio needs to be configured, this includes:

- Enable the necessary clocks
- Write the firmware images to the radio's internal RAMs
- Configure hardware registers
- Apply device-specific trims

The configuration is considered static and does not need to change when changing RF frequency, switching between TX and RX, and so on. The configurations for different PHYs can be exported from SmartRF™ Studio, a Windows application that helps in generation of the RF configuration register values and commands, as well as practical testing and debugging of the RF system. A set of predefined configurations for PHYs that are documented in the data sheet are available, and these configurations can be modified in SmartRF Studio to fit the use case. The PHY cannot be changed at run time.

After the radio is configured, the RCL sends an API command to the PBE. Any parameters that change depending on frequency, role, and packet contents are passed as command parameters. These parameters are set up in the BUFRAM and various HW registers, the FIFO is populated if needed, and then the API command ID is passed to the PBE. The BUFRAM parameters are documented as part of the SDK, as the parameters are fully firmware-defined.

The PBE then uses the command ID and the command parameters and does further sequencing with the MDM and RFE. As the command executes, the radio generates data, events and interrupts that can be used by the rest of the system. Once the command finishes execution, the MCE and RFE report that they are done to the PBE, and then the PBE signals to the system side that the command is completed.

22.4.1 CRC and Whitening

Many proprietary radio systems require a specific CRC or whitening algorithm. This is done through the static configuration which can be exported from SmartRF™ Studio. The registers and fields in the following description can only be manipulated with SmartRF Studio. However to be able to configure the relevant registers correctly a detailed explanation of the implementation is included here for reference. The CRC and whitening are done using the Packet Handling Accelerator (PHA). The PHA is implemented as linear-feedback shift registers (LFSRs) with programmable polynomials.

LFSR sub-engine

Figure 22-2. LFSR Logic

There are 2 LSFR cores, numbered 0 and 1. In the description below, the value *k* is used to identify the core. Each LSFR core consists of two 32-bit registers: One is the 32-bit polynomial POLY*k*[31:0], identified as p0–p31 in Figure 22-2; POLY*k*[*n*] corresponds to p*n*. The other is the 32-bit value register LFSR*k*VAL[31:0], identified as d0–d31 in Figure 22-2; LFSR*k*VAL[*n*] corresponds to d*n*.

The LFSR0 core can be in CRC mode or whitener mode. LFSR1 can only be in CRC mode. The mode of LFSR0 is selected through the PHACFG MODE0 bit.

An LFSR core is assumed to be operated in a bit-serial way. For each new bit, the shift register d0–d31 is clocked once as shown in the block diagram above. In CRC mode, the *crc_input* line corresponds to the bit that is entered, while output is ignored so that *w_input* is don't-care. In whitener mode, *w_input* corresponds to the bit that is entered, while *crc_input* is always 0. The polynomial register p0–p31 defines where there are taps in the shift register. A C equivalent of the operation is given below:

LFSR pseudocode

```
int j, fb;
fb = crc_input \land LFSRVAL[31]; \qquad for (j = 31; j >= 1; j--){
         LFSRVAL[j] = LFSRVAL[j-1] ^ (fb & POLY[j]); /* LFSRVAL[j-1] XOR (fb AND POLY[j]) */
}
<code>LFSRVAL[0]</code> = fb & <code>POLY[0];</code> \qquad \qquadoutput = w_input \land fb; \land /* w_input XOR fb */
```
Combination of two LFSRs

Two LFSRs can be run in parallel or in a chain. This is configured through the bits PHACFG[0:1] MODE1 bit field. If MODE1[1:0] is 00, the operation of LFSR 0 and LFSR 1 shall be independent.

If MODE*1*[1:0] is 01, the output of LFSR0 shall be input to LFSR1 in addition to the output register, and LFSR1 shall be clocked whenever a bit is output from LFSR0. This mode is only allowed when LFSR0 is in whitener mode.

If MODE*1*[1:0] is 10, the input to LFSR0 shall also be input to LFSR1, and the both these LFSR cores shall be clocked whenever a bit is input to LFSR0. This mode is allowed regardless of the mode of LFSR0.

CRC and whitening usage scenarios

This section describes how the PHA can be configured to implement certain common CRC and whitening schemes.

CRC

The PHA can support any CRC up to 32 bits. A 32-bit CRC polynomial can be described by the polynomial x³² + *a* ³¹ *x* ³¹ + … + *a* ¹ *x* 1 + 1, where all *an* are 0 or 1. To represent this, each POLY*k*[*n*] bit in the register POLY*k* are set to *an*, and POLY*k* [0] is set to 1. For a polynomial of order *m*, described by *x^m* + *a* _{*m−1} x^{m −1} + … + a ₁ x</sub> ¹ +</sub>* 1, POLY*k*[32−*m*+*n*] are set to *an*, for all *n*=1..*m*−1, POLY*k*[32−*m*] are set to 1, and POLY*k*[31−*m*:0] are set to all zeros.

Together with the polynomial the start state of the LFSR also needs to be defined. This is done through RCL, see SDK documentation for details. Bit ordering through the CRC calculation is also handled by the radio firmware, and is controlled through the RCL.

Some CRCs used in different systems

Whitening

Each LFSR can be used to generate pseudo-random bit sequences, LFSR0 which supports whitener mode can collect the output in a vector. The LFSR supports generator polynomials up to order 32. A 32-bit generator polynomial can be described by the equation x^{32} + a_{31} x^{31} + … + a_1 x^{1} + 1, where all a_n are 0 or 1. To represent this, each POLY*k*[*n*] bit in the register POLY*k* is set to *an*, and POLY*k*[0] is be set to 1. For a polynomial of order *m*, described by *x ^m* + *a^m* −1 *x ^m* −1 + … + *a* ¹ *x* 1 + 1, POLY*k* [32−*m*+*n*] are set to *an*, for all *n*=1..*m*−1, POLY*k*[32−*m*] are set to 1, and POLY*k*[32−*m*:0] are set to all zeros.

In whitener mode, the output of the shift register is XORed with the input bit sequence.

The LFSRs use a Galois structure. Many whitening specifications assume a Fibonacci structure. These are equivalent, but the initialization value for the shift registers must be different to get the same start point of the sequence. The whitener initialization state is handled by the radio firmware, see the SDK documentation for details.

Whitener examples

In Bluetooth Low Energy, a whitener with polynomial $x^7 + x^4 + 1$ is specified. The whitener is specified with a Galois structure and with an initialization as follows:

Position 0 is set to one.

Positions 1 to 6 are set to the channel index of the channel used when transmitting or receiving, from the most significant bit in position 1 to the least significant bit in position 6.

This whitening scheme can be obtained by setting POLY*k* to 0x22000000 and initializing the register by writing the channel index OR'ed by 0x40 into LFSR*k*BR.

In TI's 2.4 GHz products CC2500, CC2510, CC2511, the whitener has a polynomial of $x^9 + x^4 + 1$. The whitener is specified with a Fibonacci structure that is initialized with all ones. To obtain the legacy TI whitening, the PHAPOLY*k* register is set to 0x08800000. Initialization of the register is done by setting LFSR*k* to 0xF8000000, as this is equivalent to the all ones initialization with the structure used in CC25xx.

22.5 LRFDDBELL Registers

Table 22-1 lists the memory-mapped registers for the LRFDDBELL registers. All register offset addresses not listed in Table 22-1 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 22-2 shows the codes that are used for access types in this section.

Table 22-2. LRFDDBELL Access Type Codes

22.5.1 DESC Register (Offset = 0h) [Reset = 01411010h]

DESC is shown in Table 22-3.

Return to the [Summary Table.](#page-1171-0)

Description.

This register identifies the peripheral and its exact version.

Table 22-3. DESC Register Field Descriptions

22.5.2 CLKCTL Register (Offset = 4h) [Reset = 00000001h]

CLKCTL is shown in Table 22-4.

Return to the [Summary Table.](#page-1171-0)

Controls the functional clock gates for the individual sub-modules.

Writing a bit to zero does not necessarily switch off the corresponding clock. It can also be requested internally. A clock will only be switched off if internal and external requests are removed

Table 22-4. CLKCTL Register Field Descriptions

22.5.3 DMACFG Register (Offset = 8h) [Reset = 00000000h]

DMACFG is shown in Table 22-5.

Return to the [Summary Table.](#page-1171-0)

DMA Configuration

Table 22-5. DMACFG Register Field Descriptions

22.5.4 SYSTIMOEV Register (Offset = Ch) [Reset = 00000000h]

SYSTIMOEV is shown in Table 22-6.

Return to the [Summary Table.](#page-1171-0)

Systimer Output Event Control Register.

Controls routing of internal events to the three systimer output events

Table 22-6. SYSTIMOEV Register Field Descriptions

22.5.5 SYSTDMATRIG Register (Offset = 10h) [Reset = 00000000h]

SYSTDMATRIG is shown in Table 22-7.

Return to the [Summary Table.](#page-1171-0)

System DMA Trigger

Manual triggering of systimer capture event or DMA trigger

This comes on top of any HW driven sources configured in SYSTIMOEV

Table 22-7. SYSTDMATRIG Register Field Descriptions

22.5.6 GPOSEL0 Register (Offset = 14h) [Reset = 00000000h]

GPOSEL0 is shown in Table 22-8.

Return to the [Summary Table.](#page-1171-0)

Controls routing of GPO signals from MDM, RFE and PBE to the radio GPO lines

Table 22-8. GPOSEL0 Register Field Descriptions

Г

Table 22-8. GPOSEL0 Register Field Descriptions (continued)

22.5.7 GPOSEL1 Register (Offset = 18h) [Reset = 00000000h]

GPOSEL1 is shown in Table 22-9.

Return to the [Summary Table.](#page-1171-0)

Controls routing of GPO signals from MDM, RFE and PBE to the radio GPO lines

Table 22-9. GPOSEL1 Register Field Descriptions

Table 22-9. GPOSEL1 Register Field Descriptions (continued)

17h = Select RFE GPO line 6 18h = Select RFE GPO line 7 19h = Select RFCTRC GPO line 4

EXAS TRUMENTS

22.5.8 IMASK0 Register (Offset = 44h) [Reset = 00000000h]

IMASK0 is shown in Table 22-10.

Return to the [Summary Table.](#page-1171-0)

Interrupt mask.

This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

Table 22-10. IMASK0 Register Field Descriptions

0h = Disable interrupt mask 1h = Enable interrupt mask

0h = Disable interrupt mask 1h = Enable interrupt mask

0h = Disable interrupt mask 1h = Enable interrupt mask

0h = Disable interrupt mask 1h = Enable interrupt mask

 $\frac{1}{3}$ PBE3 $\frac{1}{100}$ PBE3 event

2 PBE2 R/W 0h PBE2 event

1 PBE1 R/W 0h PBE1 event

0 PBE0 R/W 0h PBE0 event

22.5.9 RIS0 Register (Offset = 48h) [Reset = 00000000h]

RIS0 is shown in Table 22-11.

Return to the [Summary Table.](#page-1171-0)

Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 22-11. RIS0 Register Field Descriptions

Table 22-11. RIS0 Register Field Descriptions (continued)

22.5.10 MIS0 Register (Offset = 4Ch) [Reset = 00000000h]

MIS0 is shown in Table 22-12.

Return to the [Summary Table.](#page-1171-0)

Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.

Table 22-12. MIS0 Register Field Descriptions (continued)

22.5.11 ISET0 Register (Offset = 50h) [Reset = 00000000h]

ISET0 is shown in Table 22-13.

Return to the [Summary Table.](#page-1171-0)

Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 22-13. ISET0 Register Field Descriptions

0h = Writing 0 has no effect 1h = Set Interrupt

0h = Writing 0 has no effect

1h = Set Interrupt

Table 22-13. ISET0 Register Field Descriptions (continued)

1 PBE1 R/W 0h PBE1 event

0 PBE0 R/W 0h PBE0 event

22.5.12 ICLR0 Register (Offset = 54h) [Reset = 00000000h]

ICLR0 is shown in Table 22-14.

Return to the [Summary Table.](#page-1171-0)

Interrupt clear. Write a 1 to clear corresponding Interrupt.

Table 22-14. ICLR0 Register Field Descriptions

Table 22-14. ICLR0 Register Field Descriptions (continued)

22.5.13 IMASK1 Register (Offset = 84h) [Reset = 00000000h]

IMASK1 is shown in Table 22-15.

Return to the [Summary Table.](#page-1171-0)

Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

Table 22-15. IMASK1 Register Field Descriptions

 $\overline{12}$ PBE13

www.ti.com *Radio*

0h = Disable interrupt mask 1h = Enable interrupt mask

0h = Disable interrupt mask 1h = Enable interrupt mask

0h = Disable interrupt mask 1h = Enable interrupt mask

0h = Disable interrupt mask 1h = Enable interrupt mask

0h = Disable interrupt mask 1h = Enable interrupt mask

0h = Disable interrupt mask 1h = Enable interrupt mask

5 PBE5 R/W 0h PBE5 event

4 PBE4 R/W 0h PBE4 event

3 PBE3 R/W 0h PBE3 event

2 PBE2 R/W 0h PBE2 event

1 PBE1 R/W 0h PBE1 event

0 PBE0 R/W 0h PBE0 event

22.5.14 RIS1 Register (Offset = 88h) [Reset = 00000000h]

RIS1 is shown in Table 22-16.

Return to the [Summary Table.](#page-1171-0)

Raw interrupt status. Reflects all pending interrupts, regardless of masking. The RIS0 register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the ICLR register bit even if the corresponding IMASK bit is not enabled.

Table 22-16. RIS1 Register Field Descriptions

Table 22-16. RIS1 Register Field Descriptions (continued)

22.5.15 MIS1 Register (Offset = 8Ch) [Reset = 00000000h]

MIS1 is shown in Table 22-17.

Return to the [Summary Table.](#page-1171-0)

Masked interrupt status. This is an AND of the IMASK and RIS registers.

Table 22-17. MIS1 Register Field Descriptions

Table 22-17. MIS1 Register Field Descriptions (continued)

22.5.16 ISET1 Register (Offset = 90h) [Reset = 00000000h]

ISET1 is shown in Table 22-18.

Return to the [Summary Table.](#page-1171-0)

Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 22-18. ISET1 Register Field Descriptions

Table 22-18. ISET1 Register Field Descriptions (continued)

0 PBE0 R/W 0h PBE0 event

0h = Writing 0 has no effect

1h = Set Interrupt

22.5.17 ICLR1 Register (Offset = 94h) [Reset = 00000000h]

ICLR1 is shown in Table 22-19.

Return to the [Summary Table.](#page-1171-0)

Interrupt clear. Write a 1 to clear corresponding Interrupt.

Table 22-19. ICLR1 Register Field Descriptions

Table 22-19. ICLR1 Register Field Descriptions (continued)

22.5.18 IMASK2 Register (Offset = C4h) [Reset = 00000000h]

IMASK2 is shown in Table 22-20.

Return to the [Summary Table.](#page-1171-0)

Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.

Table 22-20. IMASK2 Register Field Descriptions

Bit Field Type Reset Description 14 PBE15 R/W 0h PBE15 event

22.5.19 RIS2 Register (Offset = C8h) [Reset = 00000000h]

RIS2 is shown in Table 22-21.

Return to the [Summary Table.](#page-1171-0)

Raw interrupt status. Reflects all pending interrupts, regardless of masking. The RIS0 register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the ICLR register bit even if the corresponding IMASK bit is not enabled.

Table 22-21. RIS2 Register Field Descriptions

Table 22-21. RIS2 Register Field Descriptions (continued)

22.5.20 MIS2 Register (Offset = CCh) [Reset = 00000000h]

MIS2 is shown in Table 22-22.

Return to the [Summary Table.](#page-1171-0)

Masked interrupt status. This is an AND of the IMASK and RIS registers.

Table 22-22. MIS2 Register Field Descriptions

Table 22-22. MIS2 Register Field Descriptions (continued)

22.5.21 ISET2 Register (Offset = D0h) [Reset = 00000000h]

ISET2 is shown in Table 22-23.

Return to the [Summary Table.](#page-1171-0)

Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.

Table 22-23. ISET2 Register Field Descriptions

Table 22-23. ISET2 Register Field Descriptions (continued)

0 PBE0 R/W 0h PBE0 event

0h = Writing 0 has no effect

0h = Writing 0 has no effect

1h = Set Interrupt

1h = Set Interrupt

22.5.22 ICLR2 Register (Offset = D4h) [Reset = 00000000h]

ICLR2 is shown in Table 22-24.

Return to the [Summary Table.](#page-1171-0)

Interrupt clear. Write a 1 to clear corresponding Interrupt.

Table 22-24. ICLR2 Register Field Descriptions

Table 22-24. ICLR2 Register Field Descriptions (continued)

22.6 LRFDRXF Registers

Table 22-25 lists the memory-mapped registers for the LRFDRXF registers. All register offset addresses not listed in Table 22-25 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 22-26 shows the codes that are used for access types in this section.

22.6.1 RXD Register (Offset = 0h) [Reset = 00000000h]

RXD is shown in Table 22-27.

Return to the [Summary Table.](#page-1211-0)

RX FIFO data. When written the register data is pushed to the RX FIFO. When read, data is popped from the RX FIFO

Table 22-27. RXD Register Field Descriptions

22.7 LRFDTXF Registers

Table 22-28 lists the memory-mapped registers for the LRFDTXF registers. All register offset addresses not listed in Table 22-28 should be considered as reserved locations and the register contents should not be modified.

Complex bit access types are encoded to fit into small table cells. Table 22-29 shows the codes that are used for access types in this section.

22.7.1 TXD Register (Offset = 0h) [Reset = 00000000h]

TXD is shown in Table 22-30.

Return to the [Summary Table.](#page-1213-0)

TX FIFO data. When written the register data is pushed to the TX FIFO. When read, data is popped from the TX FIFO

Table 22-30. TXD Register Field Descriptions

Revision History

TEXAS INSTRUMENTS

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated