

*User's Guide*

**J784S4, TDA4VH, TDA4AH, TDA4VP, TDA4AP, AM69  
Power Estimation Tool User's Guide**

---



## 1 Abstract

The Excel-based tool allows users to estimate their thermal power based upon specified loadings for different components (compute cores and peripherals) of the system-on-chip (SoC). The tool allows the user to pre-populate the various fields (which components are used, and utilization of the major components) from a set of representative use cases. This gives a starting point from which a new use case can be customized to judge the power and loadings of their own use case. The tool provides a breakdown of thermal power at the junction temperature ( $T_j$ ) entered, and it also provides a table of power delivery network (PDN) currents computed for this defined use case at  $T_j = 125^\circ\text{C}$  or  $105^\circ\text{C}$ .<sup>1</sup>

The tool gives two power estimates:

### Thermal power estimate

- The time constant for heating or cooling an SoC is on the order of seconds or minutes. Because this is the primary use for the tool, the loadings should represent the average activity over a duration of seconds or minutes.

### Peak / PDN estimate

- The time constant for peak current (power) is on the order of a microsecond. Though a use case (on average) may utilize a given component for say 70%, for windows of time that component will be at 100% utilization. The tool's calculation for Peak / Power Delivery Network (PDN) estimates automatically increases the loading on key intellectual property (IP) that is enabled in order to create the PDN requirements.

## Table of Contents

<b>1 Abstract</b> .....	<b>2</b>
<b>2 Contributions to Power</b> .....	<b>3</b>
<b>3 How to Use the Tool</b> .....	<b>4</b>
3.1 Use Case.....	5
<b>4 Results Sheet</b> .....	<b>9</b>
4.1 Some Specific Pre-loaded Use Case Results.....	9
<b>5 Revision History</b> .....	<b>19</b>

## Trademarks

All trademarks are the property of their respective owners.

<sup>1</sup> If the user selects a junction temperature less than or equal to  $105^\circ\text{C}$ , the Peak / PDN estimate is computed for  $105^\circ\text{C}$ . If the user-selected junction temperature is greater than  $105^\circ\text{C}$ , then the Peak / PDN estimate is carried out at  $125^\circ\text{C}$ .

## 2 Contributions to Power

The SoC power is typically considered to have two different components – dynamic power and leakage.<sup>2</sup>

- The dynamic power is computed based upon two numbers for the IP – max power and idle power (both scaled to the voltage). The dynamic power is computed as the weighted average of the max and idle power:  

$$P_{dyn} = P_{max} \times Utilization + P_{idle} \times (1 - Utilization)$$
  - For background: Dynamic power is typically computed as  $fCV^2$ . Consider a clock signal on a pcb that is driven from a CMOS output to a CMOS input. Dynamic power is computed based upon the (a) frequency of the signal –  $f$ ; (b) the capacitance of the input load and the pcb trace capacitance –  $C$ ; and (c) the voltage swing of the signal –  $V$ .
  - Within the tool, the user can select the frequency for some IP as well as the IP's utilization. The frequency and utilization are obviously linked; as the frequency decreases, the utilization will need to increase to maintain the same activity. Therefore, a function that requires 40% loading on an IP will have nearly the same power if the frequency is cut in half and the utilization doubles to 80%.
- The leakage power is computed based upon voltage, junction temperature, and manufacturing process variation. While the process and voltage have strong effects on the leakage power, the leakage power increases exponentially with  $T_j$ .
  - For background, a CMOS transistor is considered to have two states: (a) ON in which the channel between source and drain is conducting; and (b) OFF in which the channel is non-conductive between the source and the drain. Leakage power arises because the OFF state can allow a trickle of current to cross the channel.

<sup>2</sup> There is a third component of the SoC power – that is, analog or bias currents. These currents are not considered in this tool because in almost all cases the power contributed from these sources is negligible to the overall power.

### 3 How to Use the Tool

The tool has two pages:

1. Use Case (tab in the Excel workbook) contains many different components that the user can configure to represent their use case; the top portion of this worksheet is shown in [Figure 3-1](#). (The individual largest contributors to the power are in column E.) This sheet also contains 4 buttons that initialize different phases of the estimate.
2. Results is a blank sheet into which the results are populated.

A	B	C	D	E	F	G	H	I	J	K	L	M
<b>J784S4, TDA4VH, TDA4AH, TDA4VP, TDA4AP, AM69 Power Estimation Tool</b>												
				<b>Starting Use Case</b>		Reset		Calculate				
Modifiable Field		Parking										
Descriptor						Populate Use Case		Save current UC				
Tj	125											
SRAM_Voltage	0.85 V											
CORE_Voltage	0.8 V											
VDD_CPU_AVS_Voltage	0.76	<b>0.76V min AVS voltage</b>										
VDD_MCU_Voltage	0.8 V											
Process_Corner	strong											
UC_Description	Add Test Description											
UC_Name	Add Test Name											
				<b>Processor Core Utilization (%)</b>								
<b>Key IP Frequency selection</b>				<b>Frequency</b>								
MCU PLL 0	WKUP SMS 0 Frequency [MHz]	333		WKUP SMS 0		10%						
MCU PLL 0	MCU RSFSS 0 Frequency [MHz]	1000		MCU RSFSS 0: 0		50%						
MCU PLL 0	MCU RSFSS 0: 1			MCU RSFSS 0: 1		50%						
MAIN PLL 8	MAIN A72SS 0 Frequency [MHz]	2000		MAIN A72SS 0: 0		10%						
MAIN PLL 9	MAIN A72SS 1 Frequency [MHz]	2000		MAIN A72SS 0: 1		75%						
MAIN PLL 14 HSDIV0	MAIN A72SS 2 Frequency [MHz]	2000		MAIN A72SS 1: 0		75%						
MAIN PLL 14 HSDIV1	MAIN A72SS 3 Frequency [MHz]	2000		MAIN A72SS 1: 1		75%						
MAIN PLL 14 HSDIV2	MAIN A72SS 4 Frequency [MHz]	2000		MAIN A72SS 2: 0		0%						
MAIN PLL 14 HSDIV2	MAIN A72SS 5 Frequency [MHz]	2000		MAIN A72SS 2: 1		0%						
MAIN PLL 7	MAIN A72SS 6 Frequency [MHz]	2000		MAIN A72SS 3: 0		0%						
MAIN PLL 2 or MAIN PLL 25	MAIN A72SS 7 Frequency [MHz]	2000		MAIN A72SS 3: 1		0%						
MAIN PLL 25	MAIN A72SS 8 Frequency [MHz]	2000		MAIN A72SS 4: 0		30%						
MAIN PLL 6	MAIN A72SS 9 Frequency [MHz]	2000		MAIN A72SS 4: 1		30%						
MAIN PLL 5 HSDIV0	MAIN A72SS 10 Frequency [MHz]	2000		MAIN A72SS 5: 0		30%						
MAIN PLL 5 HSDIV1	MAIN A72SS 11 Frequency [MHz]	2000		MAIN A72SS 5: 1		30%						
MAIN PLL 5 HSDIV1	MAIN A72SS 12 Frequency [MHz]	2000		MAIN A72SS 6: 0		65%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 13 Frequency [MHz]	2000		MAIN A72SS 6: 1		65%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 14 Frequency [MHz]	2000		MAIN A72SS 7: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 15 Frequency [MHz]	2000		MAIN A72SS 7: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 16 Frequency [MHz]	2000		MAIN A72SS 8: 0		100%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 17 Frequency [MHz]	2000		MAIN A72SS 8: 1		100%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 18 Frequency [MHz]	2000		MAIN A72SS 9: 0		100%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 19 Frequency [MHz]	2000		MAIN A72SS 9: 1		100%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 20 Frequency [MHz]	2000		MAIN A72SS 10: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 21 Frequency [MHz]	2000		MAIN A72SS 10: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 22 Frequency [MHz]	2000		MAIN A72SS 11: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 23 Frequency [MHz]	2000		MAIN A72SS 11: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 24 Frequency [MHz]	2000		MAIN A72SS 12: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 25 Frequency [MHz]	2000		MAIN A72SS 12: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 26 Frequency [MHz]	2000		MAIN A72SS 13: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 27 Frequency [MHz]	2000		MAIN A72SS 13: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 28 Frequency [MHz]	2000		MAIN A72SS 14: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 29 Frequency [MHz]	2000		MAIN A72SS 14: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 30 Frequency [MHz]	2000		MAIN A72SS 15: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 31 Frequency [MHz]	2000		MAIN A72SS 15: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 32 Frequency [MHz]	2000		MAIN A72SS 16: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 33 Frequency [MHz]	2000		MAIN A72SS 16: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 34 Frequency [MHz]	2000		MAIN A72SS 17: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 35 Frequency [MHz]	2000		MAIN A72SS 17: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 36 Frequency [MHz]	2000		MAIN A72SS 18: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 37 Frequency [MHz]	2000		MAIN A72SS 18: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 38 Frequency [MHz]	2000		MAIN A72SS 19: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 39 Frequency [MHz]	2000		MAIN A72SS 19: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 40 Frequency [MHz]	2000		MAIN A72SS 20: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 41 Frequency [MHz]	2000		MAIN A72SS 20: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 42 Frequency [MHz]	2000		MAIN A72SS 21: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 43 Frequency [MHz]	2000		MAIN A72SS 21: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 44 Frequency [MHz]	2000		MAIN A72SS 22: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 45 Frequency [MHz]	2000		MAIN A72SS 22: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 46 Frequency [MHz]	2000		MAIN A72SS 23: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 47 Frequency [MHz]	2000		MAIN A72SS 23: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 48 Frequency [MHz]	2000		MAIN A72SS 24: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 49 Frequency [MHz]	2000		MAIN A72SS 24: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 50 Frequency [MHz]	2000		MAIN A72SS 25: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 51 Frequency [MHz]	2000		MAIN A72SS 25: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 52 Frequency [MHz]	2000		MAIN A72SS 26: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 53 Frequency [MHz]	2000		MAIN A72SS 26: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 54 Frequency [MHz]	2000		MAIN A72SS 27: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 55 Frequency [MHz]	2000		MAIN A72SS 27: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 56 Frequency [MHz]	2000		MAIN A72SS 28: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 57 Frequency [MHz]	2000		MAIN A72SS 28: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 58 Frequency [MHz]	2000		MAIN A72SS 29: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 59 Frequency [MHz]	2000		MAIN A72SS 29: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 60 Frequency [MHz]	2000		MAIN A72SS 30: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 61 Frequency [MHz]	2000		MAIN A72SS 30: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 62 Frequency [MHz]	2000		MAIN A72SS 31: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 63 Frequency [MHz]	2000		MAIN A72SS 31: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 64 Frequency [MHz]	2000		MAIN A72SS 32: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 65 Frequency [MHz]	2000		MAIN A72SS 32: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 66 Frequency [MHz]	2000		MAIN A72SS 33: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 67 Frequency [MHz]	2000		MAIN A72SS 33: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 68 Frequency [MHz]	2000		MAIN A72SS 34: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 69 Frequency [MHz]	2000		MAIN A72SS 34: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 70 Frequency [MHz]	2000		MAIN A72SS 35: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 71 Frequency [MHz]	2000		MAIN A72SS 35: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 72 Frequency [MHz]	2000		MAIN A72SS 36: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 73 Frequency [MHz]	2000		MAIN A72SS 36: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 74 Frequency [MHz]	2000		MAIN A72SS 37: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 75 Frequency [MHz]	2000		MAIN A72SS 37: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 76 Frequency [MHz]	2000		MAIN A72SS 38: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 77 Frequency [MHz]	2000		MAIN A72SS 38: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 78 Frequency [MHz]	2000		MAIN A72SS 39: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 79 Frequency [MHz]	2000		MAIN A72SS 39: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 80 Frequency [MHz]	2000		MAIN A72SS 40: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 81 Frequency [MHz]	2000		MAIN A72SS 40: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 82 Frequency [MHz]	2000		MAIN A72SS 41: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 83 Frequency [MHz]	2000		MAIN A72SS 41: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 84 Frequency [MHz]	2000		MAIN A72SS 42: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 85 Frequency [MHz]	2000		MAIN A72SS 42: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 86 Frequency [MHz]	2000		MAIN A72SS 43: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 87 Frequency [MHz]	2000		MAIN A72SS 43: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 88 Frequency [MHz]	2000		MAIN A72SS 44: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 89 Frequency [MHz]	2000		MAIN A72SS 44: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 90 Frequency [MHz]	2000		MAIN A72SS 45: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 91 Frequency [MHz]	2000		MAIN A72SS 45: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 92 Frequency [MHz]	2000		MAIN A72SS 46: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 93 Frequency [MHz]	2000		MAIN A72SS 46: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 94 Frequency [MHz]	2000		MAIN A72SS 47: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 95 Frequency [MHz]	2000		MAIN A72SS 47: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 96 Frequency [MHz]	2000		MAIN A72SS 48: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 97 Frequency [MHz]	2000		MAIN A72SS 48: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 98 Frequency [MHz]	2000		MAIN A72SS 49: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 99 Frequency [MHz]	2000		MAIN A72SS 49: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 100 Frequency [MHz]	2000		MAIN A72SS 50: 0		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 101 Frequency [MHz]	2000		MAIN A72SS 50: 1		0%						
MAIN PLL 12 / 26 / 27 / 28	MAIN A72SS 102 Frequency [MHz]	2000		MAIN A72SS 51: 0								

A	B	C	D	E	F	G	H	I	J	K
1 UC_Name:	Add Test Name		<b>Caution:</b>	This power estimation spreadsheet is subject to change. SoC power estimates provide approximate power and c they are provided "as is" and are not guaranteed within a specified precision. Power consumption depends on el environmental conditions, and uses cases running on the processor during operation. Actual power consumption SoC power, PDN integrity & thermal performance can vary depending on final use cases, features supported, sc						
2 UC_Description:	Add Test Description									
3 Based on Loaded Use Case:	Parking									
4 Internal Reference Date:	8/28/2023									
5 Internal Reference Revision:	1.4									
6 Date:	11/13/2023									
7 Tool Revision / Date	1 / 14-Sep-2023									
8	J784S4_PowerEstimationTool_v0p8_mine.xlsm									
9 <b>Thermal Power</b>										
10 <b>Tj [C]</b>	<b>Leakage Power [mW]</b>	<b>Dynamic Power [mW]</b>	<b>Total Power [mW]</b>							
11	125	11980	17889	29869						
12	120	10595	17889	28484						
13	115	9343	17889	27232						
14	110	8234	17889	26123						
15	105	7224	17889	25113						
16	100	6336	17889	24225						
17	95	5540	17889	23429						
18	90	4832	17889	22721						
19	85	4198	17889	22087						
20	80	3655	17889	21544						
21	75	3177	17889	21066						
22	50	1516	17889	19405						
23	25	701	17889	18590						
24	0	348	17889	18237						
25	-20	211	17889	18100						
26	-40	154	17889	18043						
27										
28 <b>Tj = 125C</b>										
29 <b>Thermal Power</b>		not suitable for designing a PDN								
30	<b>Leakage Power [mW]</b>	<b>Dynamic Power [mW]</b>	<b>Total Power [mW]</b>	<b>Voltage [V]</b>	<b>Total Current [mA]</b>					
31 VDD_CORE	5160	5630	10790	0.8	13490					
32 VDD_CPU	5250	10690	15940	0.76	20980					
33 VDD_MCU	260	430	690	0.8	870					
34 VDDAR_CORE	380	0	380	0.85	450					
35 VDDAR_CPU	720	0	720	0.85	850					
36 VDDAR_MCU	52	0	52	0.85	62					
37										

125C	
IP	Total Power [mW]
A72	2952
C7x / MMA	7048
Pulsar (Main)	748
GPU	575
Wave Encoder / Decoder	693
VPAC3	879
DMPAC	1
Rest of chip	16973

PD	PSC	State
GP_CORE_CTL_wkup		ON
GP_Core_CTL (CC)		ON
GP_Core_CTL		ON
PD_Pulsar_MCU		ON
PD_C7_0		14 ON
PD_C7_1		15 ON
PD_A72_Cluster_0		16 ON
PD_A72_0		17 ON
PD_A72_1		18 ON
PD_A72_Cluster_1		19 OFF
PD_A72_4		20 OFF
PD_A72_5		21 OFF
PD_GPUCOM		22 ON
PD_C7_2		24 ON
PD_C7_3		25 ON

Figure 3-2. Top of Results Tab of AM69PowerEstimationTool

### 3.1 Use Case

The use case page is shown in Figure 3-1. This sheet has 10 different sections that must be completed.

#### Core Processor Utilization:

Processor Core Utilization (%)	
WKUP SMS 0	10%
MCU R5FSS 0: 0	50%
MCU R5FSS 0: 1	50%
WKUP SA3SS 0	10%
MAIN A72SS 0: 0	75%
MAIN A72SS 0: 1	75%
MAIN A72SS 0: 2	75%
MAIN A72SS 0: 3	75%
MAIN A72SS 1: 0	0%
MAIN A72SS 1: 1	0%
MAIN A72SS 1: 2	0%
MAIN A72SS 1: 3	0%
MAIN R5FSS 0: 0	30%
MAIN R5FSS 0: 1	30%
MAIN R5FSS 1: 0	30%
MAIN R5FSS 1: 1	30%
MAIN R5FSS 2: 0	65%
MAIN R5FSS 2: 1	65%
MAIN C71SS 0: C71x	0%
MAIN C71SS 0: MMA	100%
MAIN C71SS 1: C71x	0%
MAIN C71SS 1: MMA	100%
MAIN C71SS 2: C71x	100%
MAIN C71SS 2: MMA	0%
MAIN C71SS 3: C71x	100%
MAIN C71SS 3: MMA	0%
MAIN SA2_UL 0	0%
VPAC 0	85%
VPAC 1	0%
DMPAC 0	65%
GPU 0	30%
Video Encoder/Decoder 0	85%
Video Encoder/Decoder 1	0%

This block allows the user to assign a utilization to each major core IP.

WKUP domain:

- SMS 0 – Arm Cortex-M4F based Security Management Subsystem
- SA3SS 0 – a collection of essential hardware accelerators supporting cryptography

MCU domain:

- Dual-R5F MCU Subsystem

Main domain:

- 2x Quad-A72 MPU Subsystem
- 3x Dual-R5F MCU Subsystems
- 4x C71x DSP Subsystem that includes a Matrix Multiplication Accelerator (MMA)
- SA2\_UL is a collection of hardware accelerators supporting cryptography
- 2x Vision Preprocessing Accelerator (VPAC)
- Depth and Motion Processing Accelerator (DMPAC)
- Graphics Processing Unit (GPU)
- 2x Combination Video Encoder and Decoder

### Key IP Frequency selection:

Key IP Frequency selection	Frequency
MCU PLL 0	333
MCU PLL 0	1000
MCU PLL 8	2000
MCU PLL 9	2000
MAIN PLL 14 HSDIV0	1000
MAIN PLL 14 HSDIV1	1000
MAIN PLL 14 HSDIV2	1000
MAIN PLL 7	1000
MAIN PLL 2 or MAIN PLL 25	720
MAIN PLL 25	480
MAIN PLL 6	800
MAIN PLL 5 HSDIV0	600
MAIN PLL 5 HSDIV1	600
MAIN PLL 12 / 26 / 27 / 28	1067

This block allows the user to select the frequency for the key blocks in the core utilization block (+DDR).

- One special note involves PLL25. Since the internal frequency of the PLL is limited to ~3GHz, the VPAC and DMPAC cannot simultaneously run at the highest frequency (720MHz and 520MHz, respectively) for both IPs from the same PLL.

### Memory Interfaces:

Memory Interfaces	Mode	Utilization
DDRSS 0	lpddr4_4267_32	40%
DDRSS 1	lpddr4_4267_32	40%
DDRSS 2	lpddr4_4267_32	40%
DDRSS 3	sleep	0%
GPMC / ELM	unused	0%

The AM69x device has 4 Double Data Rate (DDR) SDRAM controllers and associated physical layer interfaces (PHYs) as well as a General-Purpose Memory Controller (GPMC) with Error Location Module (ELM).

### PHYs:

PHYs	Mode	Utilization	Instances
CSI2 0 D_PHY 4L Rx	zpsgdl	100%	1
CSI2 0 / DSI 0_PHY 4L Tx	slps	0%	0
MAIN MMCSDD	off	0%	0
UFS M_PHY 2L	sleep	0%	1
USB2 0	sleep	0%	1

The AM69x device has several PHYs; for the PHYs with multiple instances, in addition to the mode and the utilization, the user should also select how many of the instances are used:

- 3x Camera Stream Interface (CSI) 2.0 Receive PHYs each with 4 Lanes
- 2x CSI2.0 Transmit PHYs each with 4 Lanes
  - 2x Display Subsystem Display Serial Interface (DSI) Transmit interface (using the CSI2.0 Tx PHY)
- 1x Multi Media Card Interface (MMC) for eMMC only
- 1x Universal Flash Storage PHY with 2 lanes
- 1x Universal Serial Bus (USB) 2.0 PHY

## High Speed Serial Interface:

High Speed Serial Interfaces	Mode	Utilization
<b>SerDes 0 (PCIe_3, PCIe_1, USB_0, Hyperlink_0)</b>		
Lane0	disable	0%
Lane1	disable	0%
Lane2	disable	0%
Lane3	disable	0%
<b>SerDes 1 (CPSW9_0, PCIe_0, PCIe_2, n/a)</b>		
Lane0	1g	100%
Lane1	disable	0%
Lane2	disable	0%
Lane3	disable	0%
<b>SerDes 2 (CPSW9_0, CPSW9_0, n/a, n/a)</b>		
Lane0	disable	0%
Lane1	disable	0%
Lane2	disable	0%
Lane3	disable	0%
<b>SerDes 3 (eDP_0, CPSW9_0, USB_0, Hyperlink_0)</b>		
Lane0	5g	100%
Lane1	5g	100%
Lane2	5g	100%
Lane3	5g	100%

There are four high speed serializing / deserializing (SerDes) interface on this device. Each SerDes has 4 lanes for which the mode, utilization and IP should be selected.

- The IP loading (utilization) is required to be configured in the IP Utilization for High Speed IO
- Because the SerDes constantly transmit (e.g. SGMII sends /I1/ and /I2/ ordered sets when not sending data), the utilization should likely be set to 100%.

## IP Utilization for High Speed IO

IP for Complex IOs	Mode	Utilization	Instances
<b>CPSW9</b>			
10G ports	1g	100%	1
2.5G ports	disable	0%	0
<b>CSI (TX) / DSI D-PHY</b>			
CSI Tx ports	2p5g4l	30%	1
DSI Tx ports	ulps	0%	0
<b>DS - DP / eDP</b>			
EDP	5g	26%	1
<b>PCIe</b>			
PCIe_0 (4 Lane)	disable	0%	1
PCIe_1 (4 Lane)	disable	0%	1
PCIe_2 (2 Lane)	disable	0%	1
PCIe_3 (2 Lane)	disable	0%	1
<b>Hyper Link</b>			
Lanes	disable	0%	1
<b>USB</b>			
3.0	disable	0%	1

The tool cannot determine the loading of the IP from the SerDes loading. Therefore, it is required that the user enter the IP loading in this table as well as entering the SerDes loading.

## Environmental:

Tj	125°C
SRAM_Voltage	0.85V
DDR1_Voltage	1.2V
VDD_CPU_AV3_Voltage	0.70V min AV3 voltage
VDD_MCU_Voltage	0.8V
Process_Corner	Strong
UC_Description	Add Text Description
UC_Name	Add Text Name

The environmental section allows the user to define junction temperature (T<sub>j</sub>), VDD\_CPU\_AV3 voltage, VDD\_MCU voltage, the process corner, and a use case name and description.

- The PDN / Peak estimate will be run with Strong silicon and at either 105°C or 125°C; see Footnote 1.
- To save the use case, the user must supply a name for the use case.

## LVC MOS IOs

LVC MOS ID	Mode	Utilization	Instances
WAKEUP_EPD0	always	0%	1
WAKEUP_IP0	0V, 0V0V, 100%	0%	1
WAKEUP_IP01	100%	0%	1
WAKEUP_IP02	always	0%	1
WAKEUP_IP03	0V, 0V0V, 100%	0%	1
WAKEUP_IP04	100%	0%	1
WAKEUP_IP05	always	0%	1
WAKEUP_IP06	0V, 0V0V, 100%	0%	1
WAKEUP_IP07	100%	0%	1
WAKEUP_IP08	always	0%	1
WAKEUP_IP09	0V, 0V0V, 100%	0%	1
WAKEUP_IP10	100%	0%	1
WAKEUP_IP11	always	0%	1
WAKEUP_IP12	0V, 0V0V, 100%	0%	1
WAKEUP_IP13	100%	0%	1
WAKEUP_IP14	always	0%	1
WAKEUP_IP15	0V, 0V0V, 100%	0%	1
WAKEUP_IP16	100%	0%	1
WAKEUP_IP17	always	0%	1
WAKEUP_IP18	0V, 0V0V, 100%	0%	1
WAKEUP_IP19	100%	0%	1
WAKEUP_IP20	always	0%	1
WAKEUP_IP21	0V, 0V0V, 100%	0%	1
WAKEUP_IP22	100%	0%	1
WAKEUP_IP23	always	0%	1
WAKEUP_IP24	0V, 0V0V, 100%	0%	1
WAKEUP_IP25	100%	0%	1
WAKEUP_IP26	always	0%	1
WAKEUP_IP27	0V, 0V0V, 100%	0%	1
WAKEUP_IP28	100%	0%	1
WAKEUP_IP29	always	0%	1
WAKEUP_IP30	0V, 0V0V, 100%	0%	1
WAKEUP_IP31	100%	0%	1
WAKEUP_IP32	always	0%	1
WAKEUP_IP33	0V, 0V0V, 100%	0%	1
WAKEUP_IP34	100%	0%	1
WAKEUP_IP35	always	0%	1
WAKEUP_IP36	0V, 0V0V, 100%	0%	1
WAKEUP_IP37	100%	0%	1
WAKEUP_IP38	always	0%	1
WAKEUP_IP39	0V, 0V0V, 100%	0%	1
WAKEUP_IP40	100%	0%	1
WAKEUP_IP41	always	0%	1
WAKEUP_IP42	0V, 0V0V, 100%	0%	1
WAKEUP_IP43	100%	0%	1
WAKEUP_IP44	always	0%	1
WAKEUP_IP45	0V, 0V0V, 100%	0%	1
WAKEUP_IP46	100%	0%	1
WAKEUP_IP47	always	0%	1
WAKEUP_IP48	0V, 0V0V, 100%	0%	1
WAKEUP_IP49	100%	0%	1
WAKEUP_IP50	always	0%	1
WAKEUP_IP51	0V, 0V0V, 100%	0%	1
WAKEUP_IP52	100%	0%	1
WAKEUP_IP53	always	0%	1
WAKEUP_IP54	0V, 0V0V, 100%	0%	1
WAKEUP_IP55	100%	0%	1
WAKEUP_IP56	always	0%	1
WAKEUP_IP57	0V, 0V0V, 100%	0%	1
WAKEUP_IP58	100%	0%	1
WAKEUP_IP59	always	0%	1
WAKEUP_IP60	0V, 0V0V, 100%	0%	1
WAKEUP_IP61	100%	0%	1
WAKEUP_IP62	always	0%	1
WAKEUP_IP63	0V, 0V0V, 100%	0%	1
WAKEUP_IP64	100%	0%	1
WAKEUP_IP65	always	0%	1
WAKEUP_IP66	0V, 0V0V, 100%	0%	1
WAKEUP_IP67	100%	0%	1
WAKEUP_IP68	always	0%	1
WAKEUP_IP69	0V, 0V0V, 100%	0%	1
WAKEUP_IP70	100%	0%	1
WAKEUP_IP71	always	0%	1
WAKEUP_IP72	0V, 0V0V, 100%	0%	1
WAKEUP_IP73	100%	0%	1
WAKEUP_IP74	always	0%	1
WAKEUP_IP75	0V, 0V0V, 100%	0%	1
WAKEUP_IP76	100%	0%	1
WAKEUP_IP77	always	0%	1
WAKEUP_IP78	0V, 0V0V, 100%	0%	1
WAKEUP_IP79	100%	0%	1
WAKEUP_IP80	always	0%	1
WAKEUP_IP81	0V, 0V0V, 100%	0%	1
WAKEUP_IP82	100%	0%	1
WAKEUP_IP83	always	0%	1
WAKEUP_IP84	0V, 0V0V, 100%	0%	1
WAKEUP_IP85	100%	0%	1
WAKEUP_IP86	always	0%	1
WAKEUP_IP87	0V, 0V0V, 100%	0%	1
WAKEUP_IP88	100%	0%	1
WAKEUP_IP89	always	0%	1
WAKEUP_IP90	0V, 0V0V, 100%	0%	1
WAKEUP_IP91	100%	0%	1
WAKEUP_IP92	always	0%	1
WAKEUP_IP93	0V, 0V0V, 100%	0%	1
WAKEUP_IP94	100%	0%	1
WAKEUP_IP95	always	0%	1
WAKEUP_IP96	0V, 0V0V, 100%	0%	1
WAKEUP_IP97	100%	0%	1
WAKEUP_IP98	always	0%	1
WAKEUP_IP99	0V, 0V0V, 100%	0%	1

Like the PHY section, the user enters Mode, utilization, and instances for each LVC MOS.

There is only one mode and utilization allowed per IP (customization is not supported since the corresponding IP blocks do not contribute significantly to the overall power). If a system uses multiple modes for an IP type, the highest power mode should be used.

## Buttons:


Reset	Calculate
Populate Use Case	Save current UC

The buttons initialize different phases of the power estimation.

- Reset clears and resets the form as well as clearing Results
- Populate Use Case – It is recommended to start any power estimate by using one of the pre-configured representative use cases. This helps to highlight how the tool can be used in a reasonable way (i.e., it is usually not appropriate to enter 100% for all of the IP on the SoC).
- Calculate – once the form is completed, calculate in order to populate data into Results
- Save current UC – once the user gets a test case completed, it can be saved if a UC Name has been supplied. Once a use case is saved it will be part of the “Starting Use Case” list and be re-populated with the Populate use case button.

When each button is pushed, the cells underneath the button (H8:I11) record that it was started and then record when the step completes.

### Starting Use Case:



Starting Use Case  
Parking

This drop down selects the use case to pre-populate.

This set of use cases is supplemented when the user saves the current UC (with the buttons described above).

The pre-populated use cases are intended to provide TI-generated starting points for the customer’s use case. In the final section of this user guide, some of the pre-populated use cases will be discussed.

## 4 Results Sheet

The Results sheet gives a lot of information based upon the use case entered.

Thermal power estimate:

- The primary output of the estimation is shown in cells A10 to D26; this table gives the total power of the device at various temperatures.
  - Because the leakage power is very nearly exponential, the leakage component can be interpolated between any two consecutive temperatures:  $P_{LKG}=10^{mT_j+b}$
- Cells A1 to B8 contain reference information about the tool and the use case.
- Some users find it helpful to have the power breakdown by rail, and those results are provided in cell A30 to F114.
- Cells H52 to J146 provide information – utilization and frequencies -- on the use case estimated.
- Cells H22 to J49 show how the device's power domains have been configured.

---

### Note

In the Environmental section of the Use Case tab, the user selects the voltage for configurable voltage domains. Within a voltage domain (e.g. VDD\_CPU\_AVS), some circuitry is placed within a power domain (e.g. C7x\_0 and MMA are within PD\_C7\_0); the power domain can break the connection to the voltage domain if-and-only-if all of the IP within the power domain is unused. Circuitry within an off power domain, do not contribute power – leakage or dynamic – to the power budget. Within the power domain, IP is controlled by a local power sleep controller (LPSC) which controls the clock and reset to the IP. IP which is not clocked does not contribute dynamic power to the overall device power but it will contribute leakage power unless it resides in an unpowered power domain.

Note that a voltage domain typically has some IP that is within a power domain and other IP that is not within a power domain.

---

- When possible, the tool powers OFF the power domain; if the user wants to keep the domain ON, it is recommended to load IP utilization within the domain at 0.1%
- The user should configure their software to match the expectations defined in the power estimate.
- Cells H11 to I19 show a breakdown of power by block; this table shows that significant power is present in the back-plane of the device.

Peak / PDN power estimate:

- Cells M30 to R117 contain the by-rail Peak / PDN estimate; this estimate is derived from the entered use case.
  - Column U creates a label V\_G1 through V\_G18 (i.e. voltage group). These are just labels and can be modified by the user.
  - The same labels are present in cells N8 to N25; if the user modifies the labels in column U, the labels should also be modified in this range. Cells O2 to O19 sum the current for this voltage group.

### 4.1 Some Specific Pre-loaded Use Case Results

The three use cases below are intended to span the expected range of thermal power for this device; it is possible for a use case to fall outside of this range. (And the Peak / PDN power will certainly fall outside of this range.)

**Table 4-1. 125°C Thermal Power**

Use case	Leakage [mW]	Dynamic [mW]	Total [mW]
ARM only (x4)	9290	5700	14990
Superset	13910	29050	42960
Compute	13450	24110	37560

**Table 4-2. 105°C Thermal Power**

Use case	Leakage [mW]	Dynamic [mW]	Total [mW]
ARM only (x4)	5650	5700	11350
Superset	8410	29050	37460
Compute	8150	24110	32260

Comments:

- As noted, the exponential behavior of the leakage with junction temperature causes a significant decrease in leakage between 125°C and 105°C.

#### 4.1.1 ARM Only (x4)

A minimum use case for this class of processors relies upon using the A72 cores and the PCIe and ethernet switch; in this case, the A72 cores are reduced from 2GHz to 1GHz.

In this configuration, many of the power domains are disabled.

**Table 4-3. ARM-only Power Domain States**

PD	State
GP_CORE_CTL_wkup	ON
GP_Core_CTL (CC)	ON
GP_Core_CTL	ON
PD_Pulsar_MCU	ON
PD_C7_0	OFF
PD_C7_1	OFF
PD_A72_Cluster_0	ON
PD_A72_0	ON
PD_A72_1	ON
PD_A72_Cluster_1	OFF
PD_A72_4	OFF
PD_A72_5	OFF
PD_GPUCOM	OFF
PD_C7_2	OFF
PD_C7_3	OFF
PD_Pulsar_0	OFF
PD_decode	OFF
PD_Pulsar_1	OFF
PD_DMPAC	OFF
PD_VPAC	OFF
PD_A72_2	ON
PD_A72_3	ON
PD_A72_6	OFF
PD_A72_7	OFF
PD_VPAC2	OFF
PD_encode2	OFF
PD_Pulsar_2	OFF

The device loading is shown in the following table.

**Table 4-4. ARM-only Device Configuration**

Tj	125	
VDD_CORE_SRAM_Voltage	0.85	
VDD_CORE_Voltage	0.8	

**Table 4-4. ARM-only Device Configuration (continued)**

VDD_CPU_SRAM_Voltage	0.85	
VDD_CPU_Voltage	0.76	
VDD_MCU_SRAM_Voltage	0.85	
VDD_MCU_Voltage	0.85	
Process_Corner	strong	
UC_Description		
A72 CPU	70%	1000
A72 CPU	0%	1000
Pulsar Main	0%	1000
Pulsar Main	0%	1000
Pulsar Main	0%	1000
C711 512k 1.1	0%	1000
MMA2p1	0%	1000
C711 512k 1.1	0%	1000
MMA2p1	0%	1000
C711 512k 1.1	0%	1000
MMA2p1	0%	1000
C711 512k 1.1	0%	1000
MMA2p1	0%	1000
SMS	10%	333
Pulsar MCU	50%	1000
DSS7L_eDP_DSI	0%	600
GPU	0%	800
CSI_3RX_2TX	0%	720
DPHY 1.2 RX - 4L	0%	upls
DPHY 1.2 RX - 4L	0%	upls
DPHY 1.2 RX - 4L	0%	upls
DPHY 1.2 TX - 4L	0%	upls
DPHY 1.2 TX - 4L	0%	upls
DMPAC	0%	480
VPAC3	0%	720
VPAC3	0%	720
WAVE521CL Video Codec	0%	600
WAVE521CL Video Codec	0%	600
CPSW2X eAVB	0%	
CPSW9x eAVB	23%	
PCIE_G3 4L	0%	
PCIE_G3 4L	20%	
PCIE_G3 4L	0%	
PCIE_G3 4L	0%	
Hyperlink x2	0%	

**Table 4-4. ARM-only Device Configuration (continued)**

USB3P0TCx1	0%	
EMMC 4	0%	
SDIO 1 bit	0%	unused
EMMC 8	20%	
Arasan HS400 8 bit	20%	hs400
UFSHCI21	0%	
MPHY - 2L	0%	sleep
DDR 0	35%	1067
LPDDR4-32 PHY 4267	39%	lpddr4_4267_32
DDR 1	35%	1067
LPDDR4-32 PHY 4267	39%	lpddr4_4267_32
DDR 2	0%	1067
LPDDR4-32 PHY 4267	0%	sleep
DDR 3	0%	1067
LPDDR4-32 PHY 4267	0%	sleep
SerDes 10G Common	100%	1pll
Lane 0	20%	8g
Lane 1	20%	8g
Lane 2	20%	8g
Lane 3	20%	8g
SerDes 10G Common	100%	2pll
Lane 0	50%	5g
Lane 1	50%	5g
Lane 2	50%	1g
Lane 3	50%	1g
SerDes 10G Common	100%	1pll
Lane 0	50%	1g
Lane 1	50%	1g
Lane 2	50%	1g
Lane 3	50%	1g
SerDes 10G Common	0%	suspend
Lane 0	0%	disable
Lane 1	0%	disable
Lane 2	0%	disable
Lane 3	0%	disable

The thermal power for the device is shown in the following table.

**Table 4-5. ARM-only Thermal Power**

Tj	Leakage [mW]	Dynamic [mW]	Total [mW]
125	9283	5698	14981
120	8247	5698	13945
115	7276	5698	12974
110	6427	5698	12125
105	5649	5698	11347
100	4955	5698	10653
95	4347	5698	10045
90	3808	5698	9506

**Table 4-5. ARM-only Thermal Power (continued)**

Tj	Leakage [mW]	Dynamic [mW]	Total [mW]
85	3330	5698	9028
80	2894	5698	8592
75	2519	5698	8217
50	1228	5698	6926
25	596	5698	6294
0	293	5698	5991
-20	193	5698	5891
-40	147	5698	5845

#### 4.1.2 Superset

On the other end of the spectrum is a superset use case in which A72s, Pulsars, C71x and MMAs, GPU, DMPAC and VPAC are effectively maximized. In this example, the SerDes is also loaded.

In this configuration, none of the power domains are disabled.

**Table 4-6. Superset Power Domain States**

PD	State
GP_CORE_CTL_wkup	ON
GP_Core_CTL (CC)	ON
GP_Core_CTL	ON
PD_Pulsar_MCU	ON
PD_C7_0	ON
PD_C7_1	ON
PD_A72_Cluster_0	ON
PD_A72_0	ON
PD_A72_1	ON
PD_A72_Cluster_1	ON
PD_A72_4	ON
PD_A72_5	ON
PD_GPUCOM	ON
PD_C7_2	ON
PD_C7_3	ON
PD_Pulsar_0	ON
PD_decode	ON
PD_Pulsar_1	ON
PD_DMPAC	ON
PD_VPAC	ON
PD_A72_2	ON
PD_A72_3	ON
PD_A72_6	ON
PD_A72_7	ON
PD_VPAC2	ON
PD_encode2	ON
PD_Pulsar_2	ON

The device loading is shown in the following table.

**Table 4-7. Superset Device Configuration**

Tj	125
----	-----

**Table 4-7. Superset Device Configuration (continued)**

VDD_CORE_SRAM_Voltage	0.85	
VDD_CORE_Voltage	0.8	
VDD_CPU_SRAM_Voltage	0.85	
VDD_CPU_Voltage	0.76	
VDD_MCU_SRAM_Voltage	0.85	
VDD_MCU_Voltage	0.8	
Process_Corner	Strong	
UC_Description		
A72 CPU	90%	2000
A72 CPU	10%	2000
Pulsar Main	80%	1000
Pulsar Main	80%	1000
Pulsar Main	80%	1000
C711 512k 1.1	0%	1000
MMA2p1	100%	1000
C711 512k 1.1	0%	1000
MMA2p1	100%	1000
C711 512k 1.1	0%	1000
MMA2p1	100%	1000
C711 512k 1.1	20%	1000
MMA2p1	80%	1000
SMS	10%	333
Pulsar MCU	80%	1000
DSS7L_eDP_DSI	63%	600
GPU	100%	800
CSI_3RX_2TX	64%	720
DPHY 1.2 RX - 4L	80%	2p5g4l
DPHY 1.2 RX - 4L	80%	2p5g4l
DPHY 1.2 RX - 4L	80%	2p5g4l
DPHY 1.2 TX - 4L	80%	2p5g4l
DPHY 1.2 TX - 4L	0%	upls
DMPAC	79%	480
VPAC3	72%	720
VPAC3	83%	720
WAVE521CL Video Codec	75%	600
WAVE521CL Video Codec	75%	600
CPSW2X eAVB	100%	
CPSW9x eAVB	50%	
PCIE_G3 4L	80%	
PCIE_G3 4L	80%	
PCIE_G3 4L	0%	

**Table 4-7. Superset Device Configuration (continued)**

PCIE_G3 4L	0%	
Hyperlink x2	0%	
USB3P0TCx1	80%	
EMMC 4	0%	
SDIO 1 bit	0%	unused
EMMC 8	50%	
Arasan HS400 8 bit	50%	hs400
UFSHCI21	0%	
MPHY - 2L	0%	sleep
DDR 0	40%	1067
LPDDR4-32 PHY 4267	44%	lpddr4_4267_32
DDR 1	40%	1067
LPDDR4-32 PHY 4267	44%	lpddr4_4267_32
DDR 2	40%	1067
LPDDR4-32 PHY 4267	44%	lpddr4_4267_32
DDR 3	40%	1067
LPDDR4-32 PHY 4267	44%	lpddr4_4267_32
SerDes 10G Common	100%	2pll
Lane 0	100%	8g
Lane 1	100%	8g
Lane 2	0%	disable
Lane 3	100%	5g
SerDes 10G Common	100%	1pll
Lane 0	100%	8g
Lane 1	100%	8g
Lane 2	100%	8g
Lane 3	100%	8g
SerDes 10G Common	100%	2pll
Lane 0	100%	10g
Lane 1	100%	3g
Lane 2	100%	3g
Lane 3	100%	3g
SerDes 10G Common	100%	1pll
Lane 0	66%	5g
Lane 1	66%	5g
Lane 2	66%	5g
Lane 3	66%	5g

The thermal power for the device is shown in the following table.

**Table 4-8. Superset Thermal Power**

Tj [C]	Leakage Power [mW]	Dynamic Power [mW]	Total Power [mW]
125	13910	29046	42956
120	12305	29046	41351
115	10853	29046	39899
110	9554	29046	38600
105	8404	29046	37450
100	7376	29046	36422

**Table 4-8. Superset Thermal Power (continued)**

Tj [C]	Leakage Power [mW]	Dynamic Power [mW]	Total Power [mW]
95	6440	29046	35486
90	5622	29046	34668
85	4894	29046	33940
80	4251	29046	33297
75	3690	29046	32736
50	1752	29046	30798
25	807	29046	29853
0	381	29046	29427
-20	228	29046	29274
-40	161	29046	29207

### 4.1.3 Compute

A use case representative of the vision analytics features of the device – camera input run through deep learning algorithms:

Again, in this configuration, none of the power domains are disabled.

**Table 4-9. Compute Power Domain States**

PD	State
GP_CORE_CTL_wkup	ON
GP_Core_CTL (CC)	ON
GP_Core_CTL	ON
PD_Pulsar_MCU	ON
PD_C7_0	ON
PD_C7_1	ON
PD_A72_Cluster_0	ON
PD_A72_0	ON
PD_A72_1	ON
PD_A72_Cluster_1	ON
PD_A72_4	ON
PD_A72_5	ON
PD_GPUCOM	OFF
PD_C7_2	ON
PD_C7_3	ON
PD_Pulsar_0	ON
PD_decode	ON
PD_Pulsar_1	ON
PD_DMPAC	OFF
PD_VPAC	ON
PD_A72_2	ON
PD_A72_3	ON
PD_A72_6	ON
PD_A72_7	ON
PD_VPAC2	ON
PD_encode2	OFF
PD_Pulsar_2	ON

The device loading is shown in the following table.

**Table 4-10. Compute Device Configuration**

Tj	125	
VDD_CORE_SRAM_Voltage	0.85	
VDD_CORE_Voltage	0.8	
VDD_CPU_SRAM_Voltage	0.85	
VDD_CPU_Voltage	0.76	
VDD_MCU_SRAM_Voltage	0.85	
VDD_MCU_Voltage	0.8	
Process_Corner	strong	
UC_Description		
A72 CPU	75%	2000
Pulsar Main	80%	1000
Pulsar Main	80%	1000
Pulsar Main	80%	1000
C711 512k 1.1	0%	1000
MMA2p1	100%	1000
C711 512k 1.1	0%	1000
MMA2p1	100%	1000
C711 512k 1.1	0%	1000
MMA2p1	100%	1000
C711 512k 1.1	0%	1000
MMA2p1	100%	1000
SMS	25%	333
Pulsar MCU	80%	1000
DSS7L_eDP_DSI	0%	600
GPU	0%	800
CSI_3RX_2TX	45%	720
DPHY 1.2 RX - 4L	75%	2p5g4l
DPHY 1.2 RX - 4L	75%	2p5g4l
DPHY 1.2 RX - 4L	75%	2p5g4l
DPHY 1.2 TX - 4L	0%	upls
DPHY 1.2 TX - 4L	0%	upls
DMPAC	0%	480
VPAC3	60%	720
VPAC3	60%	720
WAVE521CL Video Codec	80%	600
WAVE521CL Video Codec	0%	600
CPSW2X eAVB	20%	
CPSW9x eAVB	0%	
PCIE_G3 4L	50%	
PCIE_G3 4L	0%	

**Table 4-10. Compute Device Configuration (continued)**

PCIE_G3 4L	0%	
PCIE_G3 4L	0%	
Hyperlink x2	0%	
USB3P0TCx1	0%	
EMMC 4	0%	
SDIO 1 bit	0%	unused
EMMC 8	0%	
Arasan HS400 8 bit	0%	off
UFSHCI21	0%	
MPHY - 2L	0%	sleep
DDR 0	50%	1067
LPDDR4-32 PHY 4267	55%	lpddr4_4267_32
DDR 1	50%	1067
LPDDR4-32 PHY 4267	55%	lpddr4_4267_32
DDR 2	50%	1067
LPDDR4-32 PHY 4267	55%	lpddr4_4267_32
DDR 3	0%	1067
LPDDR4-32 PHY 4267	0%	sleep
SerDes 10G Common	0%	suspend
Lane 0	0%	disable
Lane 1	0%	disable
Lane 2	0%	disable
Lane 3	0%	disable
SerDes 10G Common	100%	2pll
Lane 0	100%	8g
Lane 1	100%	8g
Lane 2	0%	disable
Lane 3	0%	disable
SerDes 10G Common	0%	suspend
Lane 0	0%	disable
Lane 1	0%	disable
Lane 2	0%	disable
Lane 3	0%	disable
SerDes 10G Common	0%	suspend
Lane 0	0%	disable
Lane 1	0%	disable
Lane 2	0%	disable
Lane 3	0%	disable

The thermal power for the device is shown in the following table.

**Table 4-11. Compute Thermal Power**

Tj [C]	Leakage Power [mW]	Dynamic Power [mW]	Total Power [mW]
125	13450	24107	37557
120	11905	24107	36012
115	10513	24107	34620
110	9254	24107	33361
105	8144	24107	32251

**Table 4-11. Compute Thermal Power (continued)**

Tj [C]	Leakage Power [mW]	Dynamic Power [mW]	Total Power [mW]
100	7146	24107	31253
95	6250	24107	30357
90	5462	24107	29569
85	4760	24107	28867
80	4138	24107	28245
75	3591	24107	27698
50	1715	24107	25822
25	784	24107	24891
0	380	24107	24487
-20	226	24107	24333
-40	160	24107	24267

## 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2023	*	Initial Release

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated