



SBOS309D-AUGUST 2004-REVISED AUGUST 2008

# Dual, Low-Power, Single-Supply, Wideband **OPERATIONAL AMPLIFIER**


### FEATURES

www.ti.com

- HIGH BANDWIDTH: 230MHz (G = +1), 100MHz (G = +2)
- LOW SUPPLY CURRENT: 7.8mA ( $V_S = +5V$ )
- **FLEXIBLE SUPPLY RANGE:** ±1.5V to ±5.5V Dual Supply +3V to +11V Single Supply
- **INPUT RANGE INCLUDES GROUND ON** SINGLE SUPPLY
- 4.82V<sub>PP</sub> OUTPUT SWING ON +5V SUPPLY
- HIGH SLEW RATE: 500V/us
- LOW INPUT VOLTAGE NOISE: 9.2nV/VHz
- **AVAILABLE IN AN MSOP-8 PACKAGE**

### APPLICATIONS

- SINGLE-SUPPLY ADC INPUT BUFFERS
- SINGLE-SUPPLY VIDEO LINE DRIVERS
- **CCD IMAGING CHANNELS**
- LOW-POWER ULTRASOUND
- PLL INTEGRATORS
- PORTABLE CONSUMER ELECTRONICS
- LOW-POWER ACTIVE FILTERS



Single-Supply, Differential, 2nd-Order, 5MHz, Low-Pass Sallen-Key Filter

# DESCRIPTION

The OPA2830 is a dual, low-power, single-supply, wideband, voltage-feedback amplifier designed to operate on a single +3V or +5V supply. Operation on ±5V or +10V supplies is also supported. The input range extends below ground and to within 1.8V of the positive supply. Using complementary common-emitter outputs provides an output swing to within 25mV of ground and  $+V_s$  while driving 150 $\Omega$ . High output drive current (75mA) and low differential gain and phase errors also make it ideal for single-supply consumer video products.

Low distortion operation is ensured by the high gain bandwidth product (100MHz) and slew rate (500V/µs), making the OPA2830 an ideal input buffer stage to 3V and 5V CMOS Analog-to-Digital Unlike earlier low-power, Converters (ADCs). single-supply amplifiers, distortion performance improves as the signal swing is decreased. A low 9.2nV/VHz input voltage noise supports wide dynamic range operation.

The OPA2830 is available in an industry-standard SO-8 package. The OPA2830 is also available in a small MSOP-8 package. For fixed-gain and line driver applications, consider the OPA2832.

### RELATED PRODUCTS

DESCRIPTION	SINGLES	DUALS	TRIPLES	QUADS
Rail-to-Rail	OPA830	—		OPA4830
Rail-to-Rail Fixed-Gain	OPA832	OPA2832	OPA3832	—
General-Purpose (1800V/s slew rate)	OPA690	OPA2690	OPA3690	—
Low-Noise, High DC Precision	OPA820	OPA2822	_	OPA4820

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

厶

# OPA2830



#### SBOS309D-AUGUST 2004-REVISED AUGUST 2008

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ORDERING INFORMATION**<sup>(1)</sup>

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA2830	330 SO-8 Surface-Mount	D	–40°C to +85°C	0042920	OPA2830ID	Rails, 100
0FA2030	SO-o Sunace-Mount	D	-40 C 10 +65 C	OPA2830	OPA2830IDR	Tape and Reel, 2500
0042820	830 MSOP-8		–40°C to +85°C	450	OPA2830IDGKT	Tape and Reel, 250
OPA2830		MSOP-8 DGK		A59	OPA2830IDGKR	Tape and Reel, 2500


For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Power Supply	11V <sub>DC</sub>
Internal Power Dissipation	See Thermal Characteristics
Differential Input Voltage	±2.5V
Input Voltage Range	–0.5V to +V <sub>S</sub> + 0.3V
Storage Temperature Range: D, DGK	–65°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Junction Temperature (T <sub>J</sub> )	+150°C
ESD Rating:	
Human Body Model (HBM)	2000V
Charge Device Model (CDM)	1000V
Machine Model (MM)	200V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

### **PIN CONFIGURATIONS**





### ELECTRICAL CHARACTERISTICS: $V_s = \pm 5V$

Boldface limits are tested at +25C.

At  $T_A = +25^{\circ}C$ , G = +2V/V,  $R_F = 750\Omega$ , and  $R_L = 150\Omega$  to GND, unless otherwise noted (see Figure 70).

			OPA2830ID	, IDGK				
		ТҮР		N/MAX OV MPERATU		-		
PARAMETER	CONDITIONS	+25°C	+25°C <sup>(1)</sup>	0°C to +70°C <sup>(2)</sup>	-40°C to +85°C <sup>(2)</sup>	UNITS	MIN/ MAX	TEST LEVEL <sup>(3)</sup>
AC PERFORMANCE (see Figure 70)								
Small-Signal Bandwidth	$G = +1, V_O \le 0.2V_{PP}$	290				MHz	typ	С
	$G = +2, V_O \le 0.2V_{PP}$	105	66	64	61	MHz	min	В
	$G=\texttt{+5},V_O \leq 0.2V_PP$	22	16	14	13	MHz	min	В
	$G = +10, V_O \le 0.2V_{PP}$	10	8	7	6	MHz	min	В
Gain Bandwidth Product	G ≥ +10	100	80	77	75	MHz	min	В
Peaking at a Gain of +1	$V_{O} \le 0.2 V_{PP}$	4				dB	typ	С
Slew Rate	G = +2, 2V Step	560	275	265	255	V/µs	min	В
Rise Time	0.5V Step	3.4	5.9	5.95	6.0	ns	max	В
Fall Time	0.5V Step	3.6	6.0	6.05	6.1	ns	max	В
Settling Time to 0.1%	G = +2, 1V Step	43	64	66	67	ns	max	В
Harmonic Distortion	$V_O = 2V_{PP}$ , f = 5MHz							
2nd-Harmonic	R <sub>L</sub> = 150Ω	-62	-55	-53	-52	dBc	min	В
	R <sub>L</sub> ≥ 500Ω	-66	-58	-57	-56	dBc	min	В
3rd-Harmonic	R <sub>L</sub> = 150Ω	-59	-50	-49	-48	dBc	min	В
	R <sub>L</sub> ≥ 500Ω	-77	-65	-62	-55	dBc	min	В
Input Voltage Noise	f > 1MHz	9.5	10.6	11.1	11.6	nV/√Hz	max	В
Input Current Noise	f > 1MHz	3.7	4.8	5.3	5.8	pA/√Hz	max	В
NTSC Differential Gain		0.07				%	typ	С
NTSC Differential Phase		0.17				o	typ	С
DC PERFORMANCE <sup>(4)</sup>	R <sub>L</sub> = 150Ω							
Open-Loop Voltage Gain		74	66	65	64	dB	min	А
Input Offset Voltage		±1.5	±7.5	±8.7	±9.3	mV	max	А
Average Offset Voltage Drift		_		±27	±27	μV/°C	max	В
Input Bias Current	$V_{CM} = 2.0V$	+5	+10	+12	+13	μA	max	А
Input Bias Current Drift				±44	±46	nA/°C	max	В
Input Offset Current	$V_{CM} = 2.0V$	±0.2	±1.1	±1.3	±1.5	μA	max	А
Input Offset Current Drift		_		±5	±6	nA/°C	max	В
INPUT								
Negative Input Voltage		-5.5	-5.4	-5.3	-5.2	V	max	А
Positive Input Voltage		3.2	3.1	3.0	2.9	V	min	А
Common-Mode Rejection Ratio (CMRR)	Input-Referred	80	76	74	71	dB	min	А
Input Impedance								
Differential Mode		10    2.1				kΩ∥pF	typ	С
Common-Mode		400    1.2				kΩ∥pF	typ	С
OUTPUT								
Output Voltage Swing	G = +2, $R_L = 1k\Omega$ to GND	±4.88	±4.86	±4.85	±4.84	V	min	А
	$G = +2$ , $R_L = 150\Omega$ to GND	±4.64	±4.60	±4.58	±4.56	V	min	А
Current Output, Sinking and Sourcing		±82	±63	±58	±53	mA	min	А
Short-Circuit Current	Output Shorted to Ground	150				mA	typ	С
Closed-Loop Output Impedance	G = +2, f ≤ 100kHz	0.06				Ω	typ	с

(1) Junction temperature = ambient for +25°C specifications.

(2) Junction temperature = ambient at low temperature limits; junction temperature = ambient +18°C at high temperature limit for over temperature specifications.

(3) Test levels: (Å) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(4) Current is considered positive out of pin.

SBOS309D-AUGUST 2004-REVISED AUGUST 2008

www.ti.com

# ELECTRICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

Boldface limits are tested at +25C.

At  $T_A = +25^{\circ}C$ , G = +2V/V,  $R_F = 750\Omega$ , and  $R_L = 150\Omega$  to GND, unless otherwise noted (see Figure 70).

		ТҮР	MIN/MAX OVER TYP TEMPERATURE					
PARAMETER	CONDITIONS	+25°C	+25°C <sup>(1)</sup>	0°C to +70°C <sup>(2)</sup>	-40°C to +85°C <sup>(2)</sup>	UNITS	MIN/ MAX	TEST LEVEL <sup>(3)</sup>
POWER SUPPLY								
Minimum Operating Voltage		±1.4				V	typ	С
Maximum Operating Voltage			±5.5	±5.5	±5.5	V	max	А
Maximum Quiescent Current	$V_S = \pm 5V$ , Both Channels	8.5	9.5	10.7	11.9	mA	max	А
Minimum Quiescent Current	$V_{S} = \pm 5V$ , Both Channels	8.5	8.0	7.2	6.6	mA	min	А
Power-Supply Rejection Ratio (-PSRR)	Input-Referred	66	61	60	59	dB	min	А
THERMAL CHARACTERISTICS								
Specification: ID, IDGK		-40 to +85				°C	typ	С
Thermal Resistance, $\theta_{JA}$								
D SO-8		125				°C/W	typ	С
DGK MSOP-8		150				°C/W	typ	С



### ELECTRICAL CHARACTERISTICS: $V_s = +5V$

Boldface limits are tested at +25°C.

At  $T_A = +25^{\circ}C$ , G = +2V/V,  $R_F = 750\Omega$ , and  $R_L = 150\Omega$  to  $V_S/2$ , unless otherwise noted (see Figure 72).

		OPA2830ID, IDGK						
		TYP	MIN/MAX	OVER TEM	PERATURE			
PARAMETER	CONDITIONS	+25°C	+25°C <sup>(1)</sup>	0°C to +70°C <sup>(2)</sup>	-40°C to +85°C <sup>(2)</sup>	UNITS	MIN/ MAX	TEST LEVEL <sup>(3)</sup>
AC PERFORMANCE (see Figure 72)								
Small-Signal Bandwidth	$G = +1, V_O \le 0.2V_{PP}$	230				MHz	typ	С
	$G = +2, V_O \le 0.2V_{PP}$	100	70	68	66	MHz	min	В
	$G = +5, V_O \le 0.2V_{PP}$	21	15	14	13	MHz	min	В
	$G = +10, V_O \le 0.2V_{PP}$	10	7	6	5	MHz	min	В
Gain-Bandwidth Product	G ≥ +10	100	75	65	59	MHz	min	В
Peaking at a Gain of +1	$V_0 \le 0.2 V_{PP}$	4				dB	typ	С
Slew Rate	G = +2, 2V Step	500	270	260	250	V/µs	min	В
Rise Time	0.5V Step	3.4	5.8	5.9	6.0	ns	max	В
Fall Time	0.5V Step	3.4	5.8	5.9	6.0	ns	max	В
Settling Time to 0.1%	G = +2, 1V Step	44	65	67	68	ns	max	В
Harmonic Distortion	$V_{O} = 2V_{PP}$ , f = 5MHz							
2nd-Harmonic	R <sub>L</sub> = 150Ω	-58	-52	-51	-50	dBc	min	В
	R <sub>L</sub> ≥ 500Ω	-62	-56	-55	-54	dBc	min	В
3rd-Harmonic	R <sub>L</sub> = 150Ω	-58	-50	-49	-48	dBc	min	В
	R <sub>L</sub> ≥ 500Ω	-84	-65	-62	-60	dBc	min	В
Input Voltage Noise	f > 1MHz	9.2	10.3	10.8	11.3	nV/√Hz	max	В
Input Current Noise	f > 1MHz	3.5	4.6	5.1	5.6	pA/√Hz	max	В
NTSC Differential Gain		0.075				%	typ	С
NTSC Differential Phase		0.087				٥	typ	С
DC PERFORMANCE <sup>(4)</sup>	R <sub>L</sub> = 150Ω							
Open-Loop Voltage Gain		72	66	65	64	dB	min	А
Input Offset Voltage		±0.5	±5.5	±6.5	±7.0	mV	max	А
Average Offset Voltage Drift		_		±22	±22	μV/°C	max	В
Input Bias Current	$V_{CM} = 2.5V$	+5	+10	+12	+13	μA	max	А
Input Bias Current Drift				±44	±46	nA/°C	max	В
Input Offset Current	V <sub>CM</sub> = 2.5V	±0.2	±0.9	±1.1	±1.3	μA	max	А
Input Offset Current Drift		_		±5	±6	nA/°C	max	В
INPUT								
Least Positive Input Voltage		-0.5	-0.4	-0.3	-0.2	V	max	А
Most Positive Input Voltage		3.2	3.1	3.0	2.9	V	min	А
Common-Mode Rejection Ratio (CMRR)	Input-Referred	80	76	74	71	dB	min	А
Input Impedance, Differential Mode		10    2.1				kΩ ∥ pF	typ	С
Common-Mode		400    1.2				kΩ    pF	typ	С
OUTPUT								
Least Positive Output Voltage	$G = +5$ , $R_{L} = 1k\Omega$ to 2.5V	0.09	0.11	0.12	0.13	V	max	А
	$G = +5$ , $R_L = 150\Omega$ to 2.5V	0.21	0.24	0.25	0.26	v	max	А
Most Positive Output Voltage	$G = +5$ , $R_L = 1k\Omega$ to 2.5V	4.91	4.89	4.88	4.87	V	min	А
	$G = +5$ , $R_L = 150\Omega$ to 2.5V	4.78	4.75	4.73	4.72	v	min	А
Current Output, Sinking and Sourcing		±75	±58	±53	±50	mA	min	А
Short-Circuit Output Current	Output Shorted to Either Supply	140				mA	typ	С
Closed-Loop Output Impedance	$G = +2, f \le 100 \text{kHz}$	0.06				Ω	typ	C

(1) Junction temperature = ambient for  $+25^{\circ}$ C specifications.

(2) Junction temperature = ambient at low temperature limits; junction temperature = ambient +6°C at high temperature limit for over temperature specifications.

(3) Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(4) Current is considered positive out of pin.

Copyright © 2004–2008, Texas Instruments Incorporated

SBOS309D-AUGUST 2004-REVISED AUGUST 2008

www.ti.com

### ELECTRICAL CHARACTERISTICS: V<sub>s</sub> = +5V (continued)

Boldface limits are tested at +25°C.

At  $T_A = +25^{\circ}C$ , G = +2V/V,  $R_F = 750\Omega$ , and  $R_L = 150\Omega$  to  $V_S/2$ , unless otherwise noted (see Figure 72).

			OPA283010	), IDGK					
		ТҮР	MIN/MAX (	OVER TEMP	PERATURE			TEST LEVEL <sup>(3)</sup>	
PARAMETER	CONDITIONS	+25°C	+25°C <sup>(1)</sup>	0°C to +70°C <sup>(2)</sup>	-40°C to +85°C <sup>(2)</sup>	UNITS	MIN/ MAX		
POWER SUPPLY									
Minimum Operating Voltage		+2.8				V	min	В	
Maximum Operating Voltage			+11	+11	+11	V	max	А	
Maximum Quiescent Current	$V_{S}$ = +5V, Both Channels	7.8	8.3	9.7	11.1	mA	max	А	
Minimum Quiescent Current	$V_{S}$ = +5V, Both Channels	7.8	7.4	6.8	6.2	mA	min	А	
Power-Supply Rejection Ratio (PSRR)	Input-Referred	66	61	60	59	dB	min	А	
THERMAL CHARACTERISTICS									
Specification: ID, IDGK		-40 to +85				°C	typ	С	
Thermal Resistance, $\theta_{JA}$									
D SO-8		125				°C/W	typ	С	
DGK MSOP-8		150				°C/W	typ	С	



### ELECTRICAL CHARACTERISTICS: V<sub>s</sub> = +3V

Boldface limits are tested at +25C.

At  $T_A = +25^{\circ}C$ , G = +2V/V, and  $R_L = 150\Omega$  to  $V_S/3$ , unless otherwise noted (see Figure 71).

		OP	A2830ID, IDC	ЭK			
		TYP		X OVER RATURE			
PARAMETER	CONDITIONS	+25°C	+25°C <sup>(1)</sup>	0°C to +70°C <sup>(2)</sup>	UNITS	MIN/ MAX	TEST LEVEL <sup>(3)</sup>
AC PERFORMANCE (see Figure 71)							
Small-Signal Bandwidth	$G = +2, V_O \le 0.2 V_{PP}$	90	70	66	MHz	min	В
	$G=+5, V_O \leq 0.2 V_{PP}$	20	15	14	MHz	min	В
	$G = +10, V_O \le 0.2 V_{PP}$	9	7.5	6.5	MHz	min	В
Gain-Bandwidth Product	G ≥ +10	90	75	65	MHz	min	В
Slew Rate	1V Step	220	135	105	V/µs	min	В
Rise Time	0.5V Step	3.4	5.6	5.7	ns	max	В
Fall Time	0.5V Step	3.4	5.6	5.7	ns	max	В
Settling Time to 0.1%	1V Step	46	73	88	ns	max	В
Harmonic Distortion	$V_O = 1V_{PP}$ , f = 5MHz						
2nd-Harmonic	$R_{L} = 150\Omega$	-60	-56	-54	dBc	min	В
	$R_L \ge 500\Omega$	-64	-59	-57	dBc	min	В
3rd-Harmonic	R <sub>L</sub> = 150Ω	-68	-59	-58	dBc	min	В
	R <sub>L</sub> ≥ 500Ω	-72	-65	-64	dBc	min	В
Input Voltage Noise	f > 1MHz	9.2	10.3	10.8	nV/√Hz	max	В
Input Current Noise	f > 1MHz	3.5	4.6	5.1	pA/√Hz	max	В
DC PERFORMANCE <sup>(4)</sup>					-		
Open-Loop Voltage Gain		72	66	65	dB	min	А
Input Offset Voltage		±1.5	±7.5	±8.7	mV	max	А
Average Offset Voltage Drift		_		±27	μV/°C	max	В
Input Bias Current	V <sub>CM</sub> = 1.0V	+5	+10	+12	μA	max	А
Input Bias Current Drift				±44	nA/°C	max	В
Input Offset Current	V <sub>CM</sub> = 1.0V	±0.2	±1.1	±1.3	μA	max	А
Input Offset Current Drift		_		±5	nA/°C	max	В
INPUT							
Least Positive Input Voltage		-0.45	-0.4	-0.27	V	max	А
Most Positive Input Voltage		1.2	1.1	1.0	V	min	А
Common-Mode Rejection Ratio (CMRR)	Input-Referred	80	74	72	dB	min	А
Input Impedance							
Differential Mode		10    2.1			kΩ ∥ pF	typ	С
Common-Mode		400    1.2			kΩ    pF	typ	С
OUTPUT							
Least Positive Output Voltage	$G = +5$ , $R_L = 1k\Omega$ to 1.5V	0.08	0.11	0.125	V	max	А
	$G = +5$ , $R_{L} = 150\Omega$ to 1.5V	0.17	0.39	0.40	V	max	А
Most Positive Output Voltage	$G = +5$ , $R_L = 1k\Omega$ to 1.5V	2.91	2.88	2.85	V	min	А
	$G = +5$ , $R_{L} = 150\Omega$ to 1.5V	2.82	2.74	2.70	V	min	А
Current Output, Sinking and Sourcing		±30	±20	±18	mA	min	А
Short-Circuit Output Current	Output Shorted to Either Supply	45			mA	typ	C
Closed-Loop Output Impedance	See Figure 71, f < 100kHz	0.06			Ω	typ	C

(1) Junction temperature = ambient for  $+25^{\circ}C$  specifications.

(2) Junction temperature = ambient at low temperature limits; junction temperature = ambient +20°C at high temperature limit for over temperature specifications.

(3) Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(4) Current is considered positive out of node.



### ELECTRICAL CHARACTERISTICS: V<sub>s</sub> = +3V (continued)

Boldface limits are tested at +25C.

At  $T_A = +25^{\circ}C$ , G = +2V/V, and  $R_L = 150\Omega$  to  $V_S/3$ , unless otherwise noted (see Figure 71).


		OP	A2830ID, IDC	ЭK			
		ТҮР		X OVER RATURE			
PARAMETER	CONDITIONS	+25°C	+25°C <sup>(1)</sup>	0°C to +70°C <sup>(2)</sup>	UNITS	MIN/ MAX	TEST LEVEL <sup>(3)</sup>
POWER SUPPLY							
Minimum Operating Voltage		+2.8			V	min	В
Maximum Operating Voltage			+11	+11	V	max	А
Maximum Quiescent Current	$V_{S} = +3V$ , Both Channels	7.4	8.1	8.7	mA	max	A
Minimum Quiescent Current	$V_{S} = +3V$ , Both Channels	7.4	6.6	6.2	mA	min	А
Power-Supply Rejection Ratio (PSRR)	Input-Referred	64	60	58	dB	min	A
THERMAL CHARACTERISTICS							
Specification: ID, IDGK		-40 to +85			°C	typ	С
Thermal Resistance, $\theta_{JA}$							
D SO-8		125			°C/W	typ	С
DGK MSOP-8		150			°C/W	typ	С




Texas

INSTRUMENTS

#### SBOS309D-AUGUST 2004-REVISED AUGUST 2008





Copyright © 2004–2008, Texas Instruments Incorporated






SBOS309D-AUGUST 2004-REVISED AUGUST 2008

#### www.ti.com

### TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

At  $T_A = +25^{\circ}C$ , G = +2V/V,  $R_F = 750\Omega$ , and  $R_L = 150\Omega$  to GND, unless otherwise noted (see Figure 72).



# TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ , Differential Configuration

At  $T_A = +25^{\circ}C$ ,  $R_F = 604\Omega$  (as shown in Figure 17), and  $R_L = 500\Omega$ , unless otherwise noted.







Figure 17.




DIFFERENTIAL DISTORTION vs FREQUENCY




#### DIFFERENTIAL SMALL-SIGNAL FREQUENCY RESPONSE



#### Figure 18.






# **OPA2830**



#### SBOS309D-AUGUST 2004-REVISED AUGUST 2008




#### TYPICAL CHARACTERISTICS: V<sub>s</sub> = +5V





### TYPICAL CHARACTERISTICS: V<sub>s</sub> = +5V (continued)






TEXAS INSTRUMENTS

SBOS309D-AUGUST 2004-REVISED AUGUST 2008

#### www.ti.com


TYPICAL CHARACTERISTICS: V<sub>s</sub> = +5V (continued)



ÈXAS

www.ti.com

### TYPICAL CHARACTERISTICS: V<sub>s</sub> = +5V (continued)





SBOS309D-AUGUST 2004-REVISED AUGUST 2008

#### www.ti.com

### TYPICAL CHARACTERISTICS: V<sub>s</sub> = +5V, Differential Configuration

At  $T_A = +25^{\circ}$ C,  $R_F = 604\Omega$ , and  $R_L = 500\Omega$  differential (as shown in Figure 45), unless otherwise noted.






Figure 45.












#### DIFFERENTIAL SMALL-SIGNAL FREQUENCY RESPONSE




#### Figure 46.






Texas Instruments

www.ti.com








TEXAS INSTRUMENTS

www.ti.com

SBOS309D-AUGUST 2004-REVISED AUGUST 2008

## TYPICAL CHARACTERISTICS: V<sub>s</sub> = +3V (continued)


At  $T_A = +25^{\circ}C$ , G = +2V/V, and  $R_L = 150\Omega$  to  $V_S/3$ , unless otherwise noted (see Figure 71).





# TYPICAL CHARACTERISTICS: V<sub>s</sub> = +3V (continued)

At  $T_A = +25^{\circ}C$ , G = +2V/V, and  $R_L = 150\Omega$  to  $V_S/3$ , unless otherwise noted (see Figure 71).





SBOS309D-AUGUST 2004-REVISED AUGUST 2008

#### www.ti.com

### TYPICAL CHARACTERISTICS: $V_s = +3V$ , Differential Configuration

At  $T_A = +25^{\circ}$ C,  $R_F = 604\Omega$ , and  $R_L = 500\Omega$  differential (as shown in Figure 64), unless otherwise noted.






Figure 64.







**DIFFERENTIAL DISTORTION vs FREQUENCY** 




#### DIFFERENTIAL SMALL-SIGNAL FREQUENCY RESPONSE



#### Figure 65.







### **APPLICATIONS INFORMATION**

# WIDEBAND VOLTAGE-FEEDBACK OPERATION

The OPA2830 is a unity-gain stable, very high-speed voltage-feedback op amp designed for single-supply operation (+3V to +10V). The input stage supports input voltages below ground and to within 1.7V of the positive supply. The complementary common-emitter output stage provides an output swing to within 25mV of ground and the positive supply. The OPA2830 is compensated to provide stable operation with a wide range of resistive loads.

Figure 70 shows the AC-coupled, gain of +2 configuration used for the +5V Specifications and Typical Characteristic Curves. For test purposes, the input impedance is set to  $50\Omega$  with a resistor to ground. Voltage swings reported in the Electrical Characteristics are taken directly at the input and output pins. For the circuit of Figure 70, the total effective load on the output at high frequencies is  $150\Omega \parallel 1500\Omega$ . The  $1.5k\Omega$  resistors at the noninverting input provide the common-mode bias voltage. Their parallel combination equals the DC resistance at the inverting input (R<sub>F</sub>), reducing the DC output offset due to input bias current.




Figure 70. AC-Coupled, G = +2, +5V Single-Supply Specification and Test Circuit

Figure 71 shows the AC-coupled, gain of +2 configuration used for the +3V Specifications and Typical Characteristic Curves. Voltage swings reported in the Electrical Characteristics are taken directly at the input and output pins. For the circuit of Figure 71, the total effective load on the output at

high frequencies is  $150\Omega \parallel 1500\Omega$ . The  $1.13k\Omega$  and  $2.26k\Omega$  resistors at the noninverting input provide the common-mode bias voltage. Their parallel combination equals the DC resistance at the inverting input (R<sub>F</sub>), reducing the DC output offset due to input bias current.




Figure 71. AC-Coupled, G = +2, +3V Single-Supply Specification and Test Circuit

Figure 72 shows the DC-coupled, gain of +2, dual power-supply circuit configuration used as the basis of the ±5V Electrical Characteristics and Typical Characteristics. For test purposes, the input impedance is set to  $50\Omega$  with a resistor to ground and the output impedance is set to  $150\Omega$  with a series output resistor. Voltage swings reported in the specifications are taken directly at the input and output pins. For the circuit of Figure 72, the total effective load will be 150Ω || 1.5kΩ. Two optional components are included in Figure 72. An additional resistor (348 $\Omega$ ) is included in series with the noninverting input. Combined with the 25 $\Omega$  DC source resistance looking back towards the signal generator, this gives an input bias current cancelling resistance that matches the  $375\Omega$  source resistance seen at the inverting input (see the DC Accuracy and Offset Control section). In addition to the usual power-supply decoupling capacitors to ground, a 0.01µF capacitor is included between the two power-supply pins. In practical PC board layouts, this optional capacitor will typically improve the 2nd-harmonic distortion performance by 3dB to 6dB.






Figure 72. DC-Coupled, G = +2, Bipolar Supply Specification and Test Circuit

#### SINGLE-SUPPLY ADC INTERFACE

The ADC interface of Figure 73 shows a DC-coupled, single-supply ADC driver circuit. Many systems are now requiring +3V to +5V supply capability of both the ADC and its driver. The OPA2830 provides excellent performance in this demanding application. Its large input and output voltage ranges and low distortion support converters such as the ADS5203 shown in the figure on page 1. The input level-shifting circuitry was designed so that  $V_{IN}$  can be between 0V and 0.5V, while delivering an output voltage of 1V to 2V for the ADS5203.




Figure 73. DC-Coupled, +3V ADC Driver

#### SBOS309D-AUGUST 2004-REVISED AUGUST 2008

#### DC LEVEL-SHIFTING

Figure 74 shows the general form of Figure 73 as a DC-coupled noninverting amplifier that level-shifts the input up to accommodate the desired output voltage range. Given the desired signal gain (G), and the amount  $V_{OUT}$  needs to be shifted up ( $\Delta V_{OUT}$ ) when  $V_{IN}$  is at the center of its range, the following equations give the resistor values that produce the desired performance. Assume that  $R_4$  is between 200 $\Omega$  and 1.5k $\Omega$ .

- NG = G +  $V_{OUT}/V_S$
- $R_1 = R_4/G$
- $R_2 = R_4 / (NG G)$
- R<sub>3</sub> = R<sub>4</sub>/(NG − 1)

where:

- NG = 1 +  $R_4/R_3$
- $V_{OUT} = (G)V_{IN} + (NG G)V_S$

Make sure that  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  stay within the specified input and output voltage ranges.




Figure 74. DC Level-Shifting

The circuit of Figure 73 is a good example of this type of application. It was designed to take V<sub>IN</sub> between 0V and 0.5V and produce V<sub>OUT</sub> between 1V and 2V when using a +3V supply. This means G = 2.00, and  $\Delta V_{OUT} = 1.50V - G \ 10.25V = 1.00V$ . Plugging these values into the above equations (with R<sub>4</sub> = 750 $\Omega$ ) gives: NG = 2.33, R<sub>1</sub> = 375 $\Omega$ , R<sub>2</sub> = 2.25k $\Omega$ , and R<sub>3</sub> = 563 $\Omega$ . The resistors were changed to the nearest standard values for the circuit of Figure 73.



#### AC-COUPLED OUTPUT VIDEO LINE DRIVER

Low-power and low-cost video line drivers often buffer digital-to-analog converter (DAC) outputs with a gain of 2 into a doubly-terminated line. Those interfaces typically require a DC blocking capacitor. For a simple solution, that interface often has used a very large value blocking capacitor ( $220\mu$ F) to limit tilt, or SAG, across the frames. One approach to creating a very low high-pass pole location using much lower capacitor values is shown in Figure 76. This circuit gives a voltage gain of 2 at the output pin with a high-pass pole at 8Hz. Given the 150 $\Omega$  load, a simple blocking capacitor approach would require a 133 $\mu$ F value. The two much lower valued capacitors give this same low-pass pole using this simple *SAG correction* circuit of Figure 76.

The input is shifted slightly positive in Figure 76 using the voltage divider from the positive supply. This gives about a 200mV input DC offset that will show up at the output pin as a 400mV DC offset when the DAC output is at zero current during the sync tip portion of the video signal. This acts to hold the output in its linear operating region. This will pass on any power-supply noise to the output with a gain of approximately –20dB, so good supply decoupling is recommended on the power-supply pin. Figure 75 shows the frequency response for the circuit of Figure 76. This plot shows the 8Hz low-frequency high-pass pole and a high-end cutoff at approximately 100MHz.




Figure 75. Video Line Driver Response to Matched Load





Figure 76. Video Line Driver with SAG Correction



# NONINVERTING AMPLIFIER WITH REDUCED PEAKING

Figure 77 shows a noninverting amplifier that reduces peaking at low gains. The resistor  $R_C$  compensates the OPA2830 to have higher Noise Gain (NG), which reduces the AC response peaking (typically 4dB at G = +1 without  $R_C$ ) without changing the DC gain.  $V_{IN}$  needs to be a low impedance source, such as an op amp.



#### Figure 77. Compensated Noninverting Amplifier

The Noise Gain can be calculated as follows:

$$G_1 = 1 + \frac{R_F}{R_G}$$
$$G_2 = 1 + \frac{R_T + \frac{R_F}{G_1}}{R_C}$$

 $\mathsf{NG} = \mathsf{G}_1 \times \mathsf{G}_2$ 


A unity-gain buffer can be designed by selecting  $R_T = R_F = 20.0\Omega$  and  $R_C = 40.2\Omega$  (do not use  $R_G$ ). This gives a noise gain of 2, so the response will be similar to the Characteristics Plots with G = +2 giving less peaking.

SBOS309D-AUGUST 2004-REVISED AUGUST 2008

#### SINGLE-SUPPLY ACTIVE FILTER

The OPA2830 operating on a single +3V or +5V supply lends itself well to high-frequency active filter designs. The key additional requirement is to establish the DC operating point of the signal near the supply midpoint for highest dynamic range. Figure 78 shows an example design of a 1MHz low-pass Butterworth filter using the Sallen-Key topology.

Both the input signal and the gain setting resistor are AC-coupled using 0.1µF blocking capacitors (actually giving bandpass response with the low-frequency pole set to 32kHz for the component values shown). This allows the midpoint bias formed by the two  $1.87k\Omega$  resistors to appear at both the input and output pins. The midband signal gain is set to +4 (12dB) in this case. The capacitor to ground on the noninverting input is intentionally designed at a higher value to dominate input parasitic terms. At a gain of +4. the OPA2830 on a single supply will show 30MHz small- and large-signal bandwidth. The filter resistor values have been slightly adjusted to account for this limited bandwidth in the amplifier stage. Tests of this circuit show a precise 1MHz, -3dB point with a maximally-flat passband (above the 32kHz AC-coupling corner), and a maximum stop band attenuation of 36dB at the amplifier's -3dB bandwidth of 30MHz.







#### DIFFERENTIAL LOW-PASS ACTIVE FILTERS

The dual OPA2830 offers an easy means to implement low-power differential active filters. On a single supply, one way to implement a 2nd-order, low-pass filter is shown in Figure 79. This circuit provides a net differential gain of 1 with a precise 5MHz Butterworth response. The signal is AC-coupled (giving a high-pass pole at low frequencies) with the DC operating point for the circuit set by the unity-gain buffer-the BUF602. This buffer gives a very low output impedance to high frequencies to maintain accurate filter characteristics. If the source is a DC-coupled signal already biased into the operating range of the OPA2830 input CMR, these capacitors and the midpoint bias may be removed. To get the desired 5MHz cutoff, the input resistors to the filter is actually  $119\Omega$ . This is implemented in Figure 79 as the parallel combination of the two  $238\Omega$  resistors on each half of the differential input as part of the DC biasing network. If the BUF602 is removed, these resistors should be collapsed back to a single  $119\Omega$  input resistor.




Figure 79. Single-Supply, 2nd-Order, Low-Pass Sallen-Key Filter

Implementing the DC bias in this way also attenuates the differential signal by half. This is recovered by setting the amplifier gain at 2V/V to get a net unity-gain filter characteristic from input to output. The filter design shown here has also adjusted the resistor values slightly from an ideal analysis to account for the 100MHz bandwidth in the amplifier stages. The filter capacitors at the noninverting inputs are shown as two separate capacitors to ground. While it is certainly correct to collapse these two capacitors into a single capacitor across the two inputs (which would be 50pF for this circuit) to get the same differential filtering characteristic, tests have shown two separate capacitors to a low impedance point act to attenuate the common-mode feedback present in this circuit giving more stable operation in actual implementation. Figure 80 shows the frequency response for the filter of Figure 79.




Figure 80. 5MHz, 2nd-Order, Butterworth Low-Pass Filter

#### HIGH-PASS FILTERS

Another approach to mid-supply biasing is shown in Figure 81. This method uses a bypassed divider network in place of the buffer used in Figure 79. The impedance is set by the parallel combination of the resistors forming the divider network, but as frequency increases it looks more and more like a short due to the capacitor. Generally, the capacitor value needs to be two to three orders of magnitude greater than the filter capacitors shown for the circuit to work properly.








Figure 81. 138kHz, 2nd-Order, High-Pass Filter

Results showing the frequency response for the circuit of Figure 81 is shown in Figure 82.




Figure 82. Frequency Response for the Filter of Figure 81

#### HIGH-PERFORMANCE DAC TRANSIMPEDANCE AMPLIFIER

High-frequency video Digital-to-Analog Converters (DACs) can sometimes benefit from a low distortion output amplifier to retain their SFDR performance into real-world loads. Figure 83 shows a differential output drive implementation. The diagram shows the signal output current(s) connected into the virtual ground summing junction(s) of the OPA2830, which is set up as a transimpedance stage or *I-V converter*. If the DAC requires that its outputs terminate to a

#### SBOS309D-AUGUST 2004-REVISED AUGUST 2008

compliance voltage other than ground for operation, the appropriate voltage level may be applied to the noninverting input of the OPA2830. The DC gain for this circuit is equal to  $R_F$ . At high frequencies, the DAC output capacitance ( $C_D$  in Figure 83) will produce a zero in the noise gain for the OPA2830 that may cause peaking in the closed-loop frequency response.  $C_F$  is added across  $R_F$  to compensate for this noise gain peaking. To achieve a flat transimpedance frequency response, the pole in each feedback network should be set to:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}}$$

which will give a cutoff frequency  $f_{\!-\!3dB}$  of approximately:

$$_{-3dB} = \sqrt{\frac{GBP}{2\pi R_F C_D}}$$

f




Figure 83. High-Speed DAC—Differential Transimpedance Amplifier

#### **DESIGN-IN TOOLS**

#### **Demonstration Fixtures**

Two printed circuit boards (PCBs) are available to assist in the initial evaluation of circuit performance using the OPA2830 in its two package options. Both of these are offered free of charge as unpopulated PCBs, delivered with a user's guide. The summary information for these fixtures is shown in Table 1.

Table 1.	Demonstration	Fixtures	bv	Package
	Demonstration	I IALUI CO	Ny	I achage

PRODUCT	PACKAGE	ORDERING NUMBER	LITERATURE NUMBER
OPA2830ID	SO-8	DEM-OPA-SO-2A	SBOU003
OPA2830IDGK	MSOP-8	DEM-OPA-MSOP-2A	SBOU004

The demonstration fixtures can be requested at the Texas Instruments web site (www.ti.com) through the OPA2830 product folder.

#### **Macromodel and Applications Support**

Computer simulation of circuit performance using SPICE is often a quick way to analyze the performance of the OPA2830 and its circuit designs. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can play a major role on circuit performance. A SPICE model for the OPA2830 is available through the TI web page (www.ti.com). The applications department is also available for design assistance. These models predict typical small signal AC, transient steps, DC performance, and noise under a wide variety of operating conditions. The models include the noise terms found in the electrical specifications of the data sheet. These models do not attempt to distinguish between the package types in their small-signal AC performance.

#### OPERATING SUGGESTIONS OPTIMIZING RESISTOR VALUES

Since the OPA2830 is a unity-gain stable, voltage-feedback op amp, a wide range of resistor values may be used for the feedback and gain setting resistors. The primary limits on these values are set by dynamic range (noise and distortion) and parasitic capacitance considerations. For a noninverting unity-gain follower application, the feedback connection should be made with a direct short.

Below 200 $\Omega$ , the feedback network will present additional output loading which can degrade the harmonic distortion performance of the OPA2830. Above 1k $\Omega$ , the typical parasitic capacitance (approximately 0.2pF) across the feedback resistor may cause unintentional band limiting in the amplifier response.



A good rule of thumb is to target the parallel combination of  $R_F$  and  $R_G$  (see Figure 72) to be less than about 400 $\Omega$ . The combined impedance  $R_F \parallel R_G$  interacts with the inverting input capacitance, placing an additional pole in the feedback network, and thus a zero in the forward response. Assuming a 2pF total parasitic on the inverting node, holding  $R_F \parallel R_G <$  400 $\Omega$  will keep this pole above 200MHz. By itself, this constraint implies that the feedback resistor  $R_F$  can increase to several k $\Omega$  at high gains. This is acceptable as long as the pole formed by  $R_F$  and any parasitic capacitance appearing in parallel is kept out of the frequency range of interest.

In the inverting configuration, an additional design consideration must be noted. R<sub>G</sub> becomes the input resistor and therefore the load impedance to the driving source. If impedance matching is desired, R<sub>G</sub> may be set equal to the required termination value. However, at low inverting gains, the resultant feedback resistor value can present a significant load to the amplifier output. For example, an inverting gain of 2 with a 50 $\Omega$  input matching resistor (= R<sub>G</sub>) would require a  $100\Omega$  feedback resistor, which would contribute to output loading in parallel with the external load. In such a case, it would be preferable to increase both the  $R_F$  and  $R_G$  values, and then achieve the input matching impedance with a third resistor to ground (see Figure 84). The total input impedance becomes the parallel combination of R<sub>G</sub> and the additional shunt resistor.

#### BANDWIDTH vs GAIN: NONINVERTING OPERATION

Voltage-feedback op amps exhibit decreasing closed-loop bandwidth as the signal gain is increased. In theory, this relationship is described by the Gain Bandwidth Product (GBP) shown in the specifications. Ideally, dividing GBP by the noninverting signal gain (also called the Noise Gain, or NG) will predict the closed-loop bandwidth. In practice, this only holds true when the phase margin approaches 90°, as it does in high-gain configurations. At low gains (increased feedback factors), most amplifiers will exhibit a more complex response with lower phase margin. The OPA2830 is compensated to give a slightly peaked response in a noninverting gain of 2 (see Figure 72). This results in a typical gain of +2 bandwidth of 105MHz, far exceeding that predicted by dividing the 105MHz GBP by 2. Increasing the gain will cause the phase margin to approach 90° and the bandwidth to more closely approach the predicted value of (GBP/NG). At a gain of +10, the 10MHz bandwidth shown in the Electrical Characteristics agrees with that predicted using the simple formula and the typical GBP of 105MHz.



Frequency response in a gain of +2 may be modified to achieve exceptional flatness simply by increasing the noise gain to 3. One way to do this, without affecting the +2 signal gain, is to add an  $2.55k\Omega$ resistor across the two inputs, as shown in Figure 77. A similar technique may be used to reduce peaking in unity-gain (voltage follower) applications. For example, by using a 750 $\Omega$  feedback resistor along with a 750 $\Omega$  resistor across the two op amp inputs, the voltage follower response will be similar to the gain of +2 response of Figure 71. Further reducing the value of the resistor across the op amp inputs will further dampen the frequency response due to increased noise gain. The OPA2830 exhibits minimal bandwidth reduction going to single-supply (+5V) operation as compared with ±5V. This minimal reduction is because the internal bias control circuitry retains nearly constant quiescent current as the total supply voltage between the supply pins is changed.

#### **INVERTING AMPLIFIER OPERATION**

All of the familiar op amp application circuits are available with the OPA2830 to the designer. See Figure 84 for a typical inverting configuration where the I/O impedances and signal gain from Figure 70 are retained in an inverting circuit configuration. Inverting operation is one of the more common requirements and offers several performance benefits. It also allows the input to be biased at  $V_S/2$  without any headroom issues. The output voltage can be independently moved to be within the output voltage range with coupling capacitors, or bias adjustment resistors.




Figure 84. AC-Coupled, G = -2 Example Circuit

In the inverting configuration, three key design considerations must be noted. The first consideration is that the gain resistor ( $R_G$ ) becomes part of the

signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PC board trace, or other transmission line conductor),  $R_G$  may be set equal to the required termination value and  $R_F$  adjusted to give the desired gain. This is the simplest approach and results in optimum bandwidth and noise performance.

However, at low inverting gains, the resulting feedback resistor value can present a significant load to the amplifier output. For an inverting gain of 2, setting  $R_G$  to 50 $\Omega$  for input matching eliminates the need for  $R_M$  but requires a 100 $\Omega$  feedback resistor. This configuration has the interesting advantage of the noise gain becoming equal to 2 for a  $50\Omega$  source impedance-the same as the noninverting circuits considered above. The amplifier output will now see the  $100\Omega$  feedback resistor in parallel with the external load. In general, the feedback resistor should be limited to the 200 $\Omega$  to 1.5k $\Omega$  range. In this case, it is preferable to increase both the R<sub>F</sub> and R<sub>G</sub> values, as shown in Figure 84, and then achieve the input matching impedance with a third resistor (R<sub>M</sub>) to ground. The total input impedance becomes the parallel combination of R<sub>G</sub> and R<sub>M</sub>.

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and hence influences the bandwidth. For the example in Figure 84, the  $R_M$  value combines in parallel with the external  $50\Omega$  source impedance (at high frequencies), yielding an effective driving impedance of  $50\Omega \parallel 57.6\Omega = 26.8\Omega$ . This impedance is added in series with  $R_G$  for calculating the noise gain. The resulting noise gain is 2.87 for Figure 84, as opposed to only 2 if  $R_M$  could be eliminated as discussed above. The bandwidth will therefore be lower for the gain of -2 circuit of Figure 84 (NG = +2.87) than for the gain of +2 circuit of Figure 70.

The third important consideration in inverting amplifier design is setting the bias current cancellation resistors on the noninverting input (a parallel combination of  $R_T = 750\Omega$ ). If this resistor is set equal to the total DC resistance looking out of the inverting node, the output DC error, due to the input bias currents, will be reduced to (Input Offset Current) times  $R_F$ . With the DC blocking capacitor in series with  $R_G$ , the DC source impedance looking out of the inverting mode is simply  $R_F = 750\Omega$  for Figure 84. To reduce the additional high-frequency noise introduced by this resistor and power-supply feed-through,  $R_T$  is bypassed with a capacitor.



### **OUTPUT CURRENT AND VOLTAGES**

The OPA2830 provides outstanding output voltage capability. For the +5V supply, under no-load conditions at +25°C, the output voltage typically swings closer than 90mV to either supply rail.

The minimum specified output voltage and current specifications over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold startup will the output current and voltage decrease to the numbers shown in the ensured tables. As the output transistors deliver power, their junction temperatures will increase, decreasing their  $V_{BES}$  (increasing the available output voltage swing) and increasing their current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications, since the output stage junction temperatures will be higher than the minimum specified operating ambient.

### DRIVING CAPACITIVE LOADS

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an ADC—including additional external capacitance which may be recommended to improve ADC linearity. A high-speed, high open-loop gain amplifier like the OPA2830 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the primary considerations are frequency response flatness, pulse response fidelity, and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load.

The Typical Characteristic curves show the recommended  $R_S$  versus capacitive load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA2830. Long PC board traces, unmatched cables, and connections to multiple devices can easily exceed this value. Always consider this effect carefully, and add the recommended series resistor as close as possible to the output pin (see the *Board Layout Guidelines* section).

The criterion for setting this  $R_S$  resistor is a maximum bandwidth, flat frequency response at the load. For a gain of +2, the frequency response at the output pin is already slightly peaked without the capacitive load, requiring relatively high values of  $R_S$  to flatten the response at the load. Increasing the noise gain will also reduce the peaking (see Figure 77).

### DISTORTION PERFORMANCE

The OPA2830 provides good distortion performance into a 150 $\Omega$  load. Relative to alternative solutions, it provides exceptional performance into lighter loads and/or operating on a single +3V supply. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd-harmonic will dominate the distortion with a negligible 3rd-harmonic component. Focusing then on the 2nd-harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network; in the noninverting configuration (see Figure 72) this is sum of  $R_F + R_G$ , while in the inverting configuration, only R<sub>F</sub> needs to be included in parallel with the actual load. Running differentially suppresses the 2nd-harmonic, as shown in the differential typical characteristic curves.

### NOISE PERFORMANCE

High slew rate, unity-gain stable, voltage-feedback op amps usually achieve their slew rate at the expense of a higher input noise voltage. The  $9.2nV/\sqrt{Hz}$  input voltage noise for the OPA2830 however, is much lower than comparable amplifiers. The input-referred voltage noise and the two input-referred current noise terms ( $2.8pA/\sqrt{Hz}$ ) combine to give low output noise under a wide variety of operating conditions. Figure 85 shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either  $nV/\sqrt{Hz}$  or  $pA/\sqrt{Hz}$ .




Figure 85. Noise Analysis Model

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 1 shows the general form for the output noise voltage using the terms shown in Figure 85:

$$E_{O} = \sqrt{\left(E_{NI}^{2} + \left(I_{BN}R_{S}\right)^{2} + 4kTR_{S}\right)NG^{2} + \left(I_{BI}R_{F}\right)^{2} + 4kTR_{F}NG}$$
(1)



Dividing this expression by the noise gain  $(NG = (1 + R_F/R_G))$  will give the equivalent input-referred spot noise voltage at the noninverting input, as shown in Equation 2:

$$\mathsf{E}_{\mathsf{N}} = \sqrt{\mathsf{E}_{\mathsf{N}\mathsf{I}}^{2} + \left(\mathsf{I}_{\mathsf{B}\mathsf{N}}\mathsf{R}_{\mathsf{S}}\right)^{2} + 4\mathsf{k}\mathsf{T}\mathsf{R}_{\mathsf{S}} + \left(\frac{\mathsf{I}_{\mathsf{B}\mathsf{I}}\mathsf{R}_{\mathsf{F}}}{\mathsf{N}\mathsf{G}}\right)^{2} + \frac{4\mathsf{k}\mathsf{T}\mathsf{R}_{\mathsf{F}}}{\mathsf{N}\mathsf{G}}}$$
(2)

Evaluating these two equations for the circuit and component values shown in Figure 70 will give a total output spot noise voltage of 19.3 nV/ $\sqrt{Hz}$  and a total equivalent input spot noise voltage of 9.65 nV/ $\sqrt{Hz}$ . This is including the noise added by the resistors. This total input-referred spot noise voltage is not much higher than the 9.2 nV/ $\sqrt{Hz}$  specification for the op amp voltage noise alone.

#### DC ACCURACY AND OFFSET CONTROL

input stage of The balanced а wideband voltage-feedback op amp allows good output DC accuracy in a wide variety of applications. The power-supply current trim for the OPA2830 gives even tighter control than comparable products. Although the high-speed input stage does require relatively high input bias current (typically 5µA out of each input terminal), the close matching between them may be used to reduce the output DC error caused by this current. This is done by matching the DC source resistances appearing at the two inputs. Evaluating the configuration of Figure 72 (which has matched DC input resistances), using worst-case +25°C input offset voltage and current specifications, gives a worst-case output offset voltage equal to:

- (NG = noninverting signal gain at DC)
- $\pm(\text{NG} \times \text{V}_{OS(MAX)}) + (\text{R}_{\text{F}} \times \text{I}_{OS(MAX)})$
- $= \pm (2 \times 7.5 \text{mV}) \Im (375 \Omega \times 1.1 \mu \text{A})$
- = ±15.41mV

A fine-scale output offset null, or DC operating point adjustment, is often required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most of these techniques are based on adding a DC current through the feedback resistor. In selecting an offset trim method, one key consideration is the impact on the desired signal path frequency response. If the signal path is intended to be noninverting, the offset control is best applied as an inverting summing signal to avoid interaction with the signal source. If the signal path is intended to be inverting, applying the offset control to the noninverting input may be considered. Bring the DC offsetting current into the inverting input node through resistor values that are much larger than the signal path resistors. This will insure that the adjustment circuit has minimal effect on the loop gain and hence the frequency response.

SBOS309D-AUGUST 2004-REVISED AUGUST 2008

#### THERMAL ANALYSIS

Maximum desired junction temperature will set the maximum allowed internal power dissipation, as described below. In no case should the maximum junction temperature be allowed to exceed +150°C.

Operating junction temperature  $(T_J)$  is given by  $T_A + P_D \times \theta_{JA}$ . The total internal power dissipation  $(P_D)$  is the sum of quiescent power  $(P_{DQ})$  and additional power dissipated in the output stage  $(P_{DL})$  to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part.  $P_{DL}$  will depend on the required output signal and load; though, for resistive loads connected to mid-supply  $(V_S/2)$ ,  $P_{DL}$  is at a maximum when the output is fixed at a voltage equal to  $V_S/4$  or  $3V_S/4$ . Under this condition,  $P_{DL} = V_S^{2/}(16 \times R_I)$ , where  $R_I$  includes feedback network loading.

Note that it is the power in the output stage, and not into the load, that determines internal power dissipation.

As a worst-case example, compute the maximum  $T_J$  using an OPA2830 (MSOP-8 package) in the circuit of Figure 72 operating at the maximum specified ambient temperature of +85°C and driving a 150 $\Omega$  load at +2.5V<sub>DC</sub> on both outputs.

$$P_{D} = 10V \times 11.9mA + 2\left[\frac{5^{2}}{(16 \times (150\Omega \parallel 1500\Omega))}\right] = 142mW$$

Maximum  $T_J = + 85^{\circ}C + (0.142W \times 150^{\circ}C/W) = 106^{\circ}C$ 

Although this is still well below the specified maximum junction temperature, system reliability considerations may require lower ensured junction temperatures. The highest possible internal dissipation will occur if the load requires current to be forced into the output at high output voltages or sourced from the output at low output voltages. This puts a high current through a large internal voltage drop in the output transistors.

#### **BOARD LAYOUT GUIDELINES**

Achieving optimum performance with a high-frequency amplifier like the OPA2830 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the noninverting input, it can react with the source impedance to cause unintentional

Copyright © 2004–2008, Texas Instruments Incorporated

bandlimiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.

b) Minimize the distance ( < 0.25") from the power-supply pins to high-frequency 0.1µF decoupling capacitors. At the device pins, the ground and power-plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Each power-supply connection should always he decoupled with one of these capacitors. An optional supply decoupling capacitor (0.1µF) across the two power supplies (for bipolar operation) will improve 2nd-harmonic distortion performance. Larger (2.2µF to 6.8µF) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.

c) Careful selection and placement of external components will preserve the high-frequency performance. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal film or carbon composition axially-leaded resistors can also provide good high-frequency performance. Again, keep their leads and PC board traces as short as possible. Never use wire-wound type resistors in a high-frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as noninverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal film or surface-mount resistors have approximately 0.2pF in shunt with the resistor. For resistor values >  $1.5k\Omega$ , this parasitic capacitance can add a pole and/or zero below 500MHz that can effect circuit operation. Keep resistor values as low as possible consistent with load driving considerations. The 750Ω feedback used in the Typical Characteristics is a good starting point for design.



d) Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R<sub>S</sub> from the typical characteristic curve Recommended R<sub>S</sub> vs Capacitive Load. Low parasitic capacitive loads (< 5pF) may not need an R<sub>S</sub> since the OPA2830 is nominally compensated to operate with a 2pF parasitic load. Higher parasitic capacitive loads without an R<sub>S</sub> are allowed as the signal gain increases (increasing the unloaded phase margin). If a long trace is required, and the 6dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50 $\Omega$ environment is normally not necessary onboard, and in fact, a higher impedance environment will improve distortion as shown in the distortion versus load plots. With a characteristic board trace impedance defined (based on board material and trace dimensions), a matching series resistor into the trace from the output of the OPA2830 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device; this total effective impedance should be set to match the trace impedance. If the 6dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the typical characteristic curve Recommended R<sub>S</sub> vs Capacitive Load. This will not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

e) Socketing a high-speed part is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA2830 onto the board.

Copyright © 2004–2008, Texas Instruments Incorporated



#### INPUT AND ESD PROTECTION

The OPA2830 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the *Absolute Maximum Ratings* table. All device pins are protected with internal ESD protection diodes to the power supplies, as shown in Figure 86.




Figure 86. Internal ESD Protection

#### SBOS309D-AUGUST 2004-REVISED AUGUST 2008

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (that is, in systems with  $\pm 15V$  supply parts driving into the OPA2830), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible, since high values degrade both noise performance and frequency response.



### **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision C (March 2006) to Revision D	Page
•	Changed rating of storage temperature range in Absolute Maximum Ratings table from -40°C to +125°C to -65°C to +125°C.	2
C	hanges from Revision B (February 2006) to Revision C	Page
•	Changed Differential Input Voltage to ±2.5V from ±1.2V.	2

34 Submit Documentation Feedback



#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
OPA2830ID	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	OPA	
										2830	
OPA2830IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI   NIPDAUAG   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A59	Samples
OPA2830IDGKT	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 85	A59	
OPA2830IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA	Samples
										2830	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*	All dimensions are nominal												
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
Ĩ	OPA2830IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
	OPA2830IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
OPA2830IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0	
OPA2830IDR	SOIC	D	8	2500	356.0	356.0	35.0	

# **DGK0008A**



# **PACKAGE OUTLINE**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# DGK0008A

# **EXAMPLE BOARD LAYOUT**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated