JK flip-flops
Log in to view inventoryLog in
Solution name
Drag here to set column labels
Product number
Output type
Number of channels
Input type
Price|Quantity (USD)
Operating temperature range (°C)
Technology family
Features
Package type
Pin count
Clock frequency (MHz)
Images
Supply voltage (min) (V)
Supply voltage (max) (V)
Supply current (max) (µA)
IOL (max) (mA)
IOH (max) (mA)
Status
Data sheet: PDF
Data sheet: PDF
Data sheet: PDF
Data sheet: PDF
Data sheet: PDF
Data sheet: PDF
2
ALS
4.5
5.5
TTL
Push-Pull
34
4000
-0.4
8
Clear, High speed (tpd 10-50ns), Negative edge triggered, Preset
CDIP, LCCC
16, 20
$5.555 | 1ku
-55 to 125
2
HC
2
6
CMOS
Push-Pull
20
80
-4
4
Balanced outputs, Clear, High speed (tpd 10-50ns), Positive edge triggered, Positive input clamp diode, Preset
CDIP, CFP, LCCC
16, 20
$4.490 | 1ku
-55 to 125
2
LS
4.75
5.25
TTL
Push-Pull
30
6000
-0.4
8
Clear, High speed (tpd 10-50ns), Negative edge triggered
CDIP, CFP
14
$7.826 | 1ku
-55 to 125
2
HCT
4.5
5.5
TTL-Compatible CMOS
Push-Pull
20
80
-6
6
Balanced outputs, Clear, High speed (tpd 10-50ns), Negative edge triggered, Positive input clamp diode, Preset
CDIP
16
$12.190 | 1ku
-55 to 125
2
CD4000
3
18
TTL
Push-Pull
12
600
-1.5
1.5
Balanced outputs, Clear, Positive edge triggered, Positive input clamp diode, Preset, Standard speed (tpd > 50ns)
CDIP
16
$8.453 | 1ku
-55 to 125
2
HC
2
6
LVTTL/CMOS
Push-Pull
20
80
-6
6
Balanced outputs, Clear, High speed (tpd 10-50ns), Negative edge triggered, Positive input clamp diode
CDIP
14
$10.486 | 1ku
-55 to 125
2
LS
4.5
5.5
TTL
Push-Pull
30
15000
-0.4
8
Clear, High speed (tpd 10-50ns), Positive edge triggered, Preset
CDIP, CFP
16
$8.140 | 1ku
-55 to 125
2
LS
4.5
5.5
TTL
Push-Pull
30
6000
-0.4
8
Clear, High speed (tpd 10-50ns), Negative edge triggered, Preset
CDIP, CFP, LCCC
16, 20
$8.129 | 1ku
-55 to 125
2
HC
2
6
CMOS
Push-Pull
20
80
-4
4
Balanced outputs, Clear, High speed (tpd 10-50ns), Negative edge triggered, Positive input clamp diode, Preset
CDIP, CFP, LCCC
16, 20
$8.508 | 1ku
-55 to 125
2
HCT
4.5
5.5
TTL
Push-Pull
20
80
-6
6
Balanced outputs, Clear, High speed (tpd 10-50ns), Positive edge triggered, Positive input clamp diode, Preset
CDIP
16
$11.077 | 1ku
-55 to 125
2
LS
4.75
5.25
TTL
Push-Pull
30
15000
8
-0.4
Clear, High speed (tpd 10-50ns), Positive edge triggered, Preset
PDIP, SOIC, SOP
16
$0.426 | 1ku
0 to 70
2
LVC
2
3.6
TTL/CMOS
Push-Pull
150
10
24
-24
Balanced outputs, Clear, Negative edge triggered, Over-voltage tolerant inputs, Preset, Very high speed (tpd 5-10ns)
SOIC, SOP, SSOP, TSSOP, TVSOP
16
$0.163 | 1ku
-40 to 125
2
HC
2
6
LVTTL/CMOS
Push-Pull
24
40
4
-4
Balanced outputs, Clear, High speed (tpd 10-50ns), Negative edge triggered, Positive input clamp diode, Preset
PDIP, SOIC
16
$0.085 | 1ku
-40 to 85
2
HC
2
6
LVTTL/CMOS
Push-Pull
24
40
4
-4
Balanced outputs, Clear, High speed (tpd 10-50ns), Positive edge triggered, Positive input clamp diode, Preset
PDIP, SOIC, SOP
16
$0.077 | 1ku
-40 to 85
2
HCT
4.5
5.5
TTL
Push-Pull
24
80
6
-6
Balanced outputs, Clear, High speed (tpd 10-50ns), Negative edge triggered, Positive input clamp diode
PDIP, SOIC
14
$0.211 | 1ku
-55 to 125
2
LS
4.75
5.25
Bipolar
Push-Pull
13
6000
8
-0.4
Clear, High speed (tpd 10-50ns), Negative edge triggered
PDIP, SOIC
14
$0.652 | 1ku
0 to 70
2
HC
2
6
LVTTL/CMOS
Push-Pull
24
40
6
-6
Balanced outputs, Clear, High speed (tpd 10-50ns), Negative edge triggered, Positive input clamp diode, Preset
PDIP, SOIC, SOP, TSSOP
16
$0.142 | 1ku
-55 to 125
2
HC
2
6
Standard CMOS
Push-Pull
24
40
6
-6
Balanced outputs, Clear, High speed (tpd 10-50ns), Negative edge triggered, Positive input clamp diode
PDIP, SOIC
14
$0.087 | 1ku
-55 to 125
2
F
4.5
5.5
TTL
Push-Pull
100
19000
20
-1
Clear, Negative edge triggered, Preset, Very high speed (tpd 5-10ns)
PDIP, SOIC, SOP
16
$0.196 | 1ku
0 to 70
2
CD4000
3
18
TTL
Push-Pull
12
600
1.5
-1.5
Balanced outputs, Clear, Positive edge triggered, Positive input clamp diode, Preset, Standard speed (tpd > 50ns)
PDIP, SOIC, SOP, TSSOP
16
$0.129 | 1ku
-55 to 125
2
HC
2
6
LVTTL/CMOS
Push-Pull
24
40
6
-6
Balanced outputs, Clear, High speed (tpd 10-50ns), Negative edge triggered, Positive input clamp diode
PDIP, SOIC
14
$0.106 | 1ku
-55 to 125
2
ALS
4.5
5.5
TTL
Push-Pull
34
4000
-0.4
8
Clear, High speed (tpd 10-50ns), Positive edge triggered, Preset
CDIP, LCCC
16, 20
$3.536 | 1ku
-55 to 125
Description
Enabled
Description
Number of channels
Enabled
Number of channels
Technology family
Enabled
Technology family
Supply voltage (min) (V)
Enabled
Supply voltage (min) (V)
Supply voltage (max) (V)
Enabled
Supply voltage (max) (V)
Input type
Enabled
Input type
Output type
Enabled
Output type
Clock frequency (MHz)
Enabled
Clock frequency (MHz)
Supply current (max) (µA)
Enabled
Supply current (max) (µA)
IOL (max) (mA)
Enabled
IOL (max) (mA)
IOH (max) (mA)
Enabled
IOH (max) (mA)
Features
Enabled
Features
Package type
Enabled
Package type
Pin count
Enabled
Pin count
Price|Quantity (USD)
Enabled
Price|Quantity (USD)
Package area (mm^2)
Enabled
Package area (mm^2)
Package size (L x W) (mm)
Enabled
Package size (L x W) (mm)
Operating temperature range (°C)
Enabled
Operating temperature range (°C)
Rating
Enabled
Rating
Status
Enabled
Status
1
to
22
of
22
Page
1
of
1