





bq29410, bq29411, bq29412 bq29413, bq29414 bq29415, bq29419

SLUS669G - AUGUST 2005-REVISED AUGUST 2008

# VOLTAGE PROTECTION FOR 2-, 3-, OR 4-CELL Li-lon BATTERIES (2<sup>nd</sup>-LEVEL PROTECTION)

Check for Samples: bq29410, bq29411, bq29412, bq29413, bq29414, bq29415, bq29419

#### **FEATURES**

www.ti.com

- 2-, 3-, or 4-Cell Secondary Protection
- Low Power Consumption I<sub>CC</sub> < 2 μA [VCELL<sub>(ALL)</sub> < V<sub>(PROTECT)</sub>]
- Fixed High Accuracy Overvoltage Protection Threshold
  - bg29410 = 4.35 V
  - bg29411 = 4.40 V
  - bq29412 = 4.45 V
  - bq29413 = 4.50 V
  - bq29414 = 4.55 V
  - bq29415 = 4.60 V
  - bq29419 = 4.30 V
- Programmable Delay Time of Detection
- High Power Supply Ripple Rejection
- Stable During Pulse Charge Operation

#### **APPLICATIONS**


- 2<sup>nd</sup>-Level Overvoltage Protection in Li-Ion Battery Packs in:
  - Notebook Computers
  - Portable Instrumentation
  - Portable Equipment

#### DESCRIPTION

The bq2941x is a secondary overvoltage protection IC for 2-, 3-, or 4-cell lithium-ion battery packs that incorporates a high-accuracy precision overvoltage detection circuit. It includes a programmable delay circuit for overvoltage detection time.

#### **FUNCTION**

Each cell in a multiple-cell pack is compared to an internal reference voltage. If one cell reaches an overvoltage condition, the protection sequence begins. The bq2941x device starts charging an external capacitor through the CD pin. When the CD pin voltage reaches 1.2 V, the OUT pin changes from a low level to a high level.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

т	V (2)		PAC	CKAGE <sup>(3)</sup>	
T <sub>A</sub>	V <sub>(PROTECT)</sub> (2)	MSOP (DCT)	SYMBOL	SSOF	P (PW)
	4.20.1/	bq29419DCTR	CJQ	h~20440DWC4	h~20440DWDC4
	4.30 V	bq29419DCTT	CJQ	bq29419PWG4	bq29419PWRG4
		bq29410DCT3R			
	4.35 V	bq29410DCTR	CJG	bq29410PW bq29410PWG4	bq29410PWR bq29410PWRG4
		bq29410DCTT		542011011101	54201101111101
		bq29411DCT3R			
	4.40 V	bq29411DCTR	CJH	bq29411PW bg29411PWG4	bq29411PWR bg29411PWRG4
		bq29411DCTT		542511111151	54201111 111101
-40°C to 110°C		bq29412DCT3R			
	4.45 V	bq29412DCTR	CJJ	bq29412PW bq29412PWG4	bq29412PWR bq29412PWRG4
		bq29412DCTT		542511211161	54201121 111101
	4.50 V	bq29413DCTR	CJk	bg29413PW	bg29413PWR
	4.50 V	bq29413DCTT	CJK	bq29413PW	Dq29413FVVK
	4.55 V	bq29414DCTR	CJL	ha20414DW	ha20414DW/P
	4.55 V	bq29414DCTT	CJL	bq29414PW	bq29414PWR
	4.60 V	bq29415DCTR	CJM	bg29415PW	bg29415PWR
	4.00 V	bq29415DCTT	CJIVI	bq29415PW	D429413PVVR

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1) (2)

		UNIT
Supply voltage range	VDD	–0.3 V to 28 V
Input voltage renge	VC1, VC2, VC3, VC4	–0.3 V to 28 V
Input voltage range	VC1 TO VC2, VC2 TO VC3, VC3 TO VC4, VC4 TO GND	-0.3 V to 8 V
Output valtage range	OUT	–0.3 V to 28 V
Output voltage range	CD	–0.3 V to 28 V
Continuous total power dis	ssipation	See Dissipation Rating Table
Storage temperature range	e, T <sub>stg</sub>	−65°C to 150°C
Lead temperature (soldering	ng, 10 s)	300°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### PACKAGE DISSIPATION RATINGS

PACKAGE	T <sub>A</sub> = 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DCT	412 mW	3.3 mW/°C	264 mW	214 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW

Submit Documentation Feedback

<sup>(2)</sup> Contact your local Texas Instruments representative or sales office for alternative overvoltage threshold options.

<sup>(3)</sup> The "R" suffix indicates tape-and-reel packaging.

<sup>(2)</sup> All voltages are with respect to ground of this device except the differential voltage of VC1-VC2, VC2-VC3, VC3-VC4, and VC4-GND.





#### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage		4		25	V
.,	lancet colleges and as	VC1, VC2, VC3, VC4	0		25	.,
VI	Input voltage range	VCn – VC (n=1), (n=1, 2, 3), VC4 – GND	0		5	V
t <sub>d(CD)</sub>	Delay time capacitance			0.22		μF
R <sub>IN</sub>	Voltage-monitor filter re	sistance	100	1k		Ω
C <sub>IN</sub>	Voltage-monitor filter ca	pacitance	0.01	0.1		μF
$R_{VD}$	Supply-voltage filter res	istance	0		1	kΩ
$C_{VD}$	Supply-voltage filter cap	pacitance		0.1		μF
T <sub>A</sub>	Operating ambient temp	perature range	-40		110	°C

# **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range, T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	NOM	MAX	UNIT
		T <sub>A</sub> = 25°C		25	35	
$V_{(OA)}$	Overvoltage detection accuracy	$T_A = -20$ °C to 85°C		25	50	mV
	accuracy	$T_A = -40$ °C to 110°C			80	ĺ
		bq29410		4.35		
		bq29411		4.40		ĺ
		bq29412		4.45		ĺ
V <sub>(PROTECT)</sub>	Overvoltage detection voltage	bq29413		4.50		V
	detection voltage	bq29414		4.55		ĺ
		bq29415		4.60		ĺ
		bq29419		4.30		ĺ
	Overvoltage detection	bq29410/11/12/13/14/15		320		>/
$V_{hys}$	hysteresis	bq29419	250	320	450	mV
I <sub>IN</sub>	Input current	V2, V3 , VC4 input ,V <sub>DD</sub> = VC1 VC1 = VC2 = VC3 = VC4 = 3.5 V (see Figure 1)			0.3	μA
t <sub>D1</sub>	Overvoltage detection delay time	V <sub>DD</sub> = VC1, CD = 0.22 μF	1	1.5	2	S
I <sub>(CD_dis)</sub>	CD GND clamp current	V <sub>DD</sub> = VC1, CD = 1 V	5	12		μA
	Complex assessed	V <sub>DD</sub> = VC1, VC1-VC2 = VC2-VC3 = VC3-VC4 = VC4-GND = 3.5 V (see Figure 1)		2	3	^
lcc	Supply current	V <sub>DD</sub> = VC1, VC1-VC2 = VC2-VC3 = VC3-VC4 = VC4-GND = 2.3 V (see Figure 1)		1.5	2.5	μA
V	OUT pin drive voltage	$VC1-VC2 = VC2-VC3 = VC3-VC4 = VC4-GND = V_{(PROTECT)}Max, V_{DD} = 14 V, I_{OH} = 0 mA$		7		V
V <sub>(OUT)</sub>	OOT pill drive voltage	$VC1 = VC2 = VC3 = VC4 = V_{(PROTECT)}Max$ , $V_{DD} = 4.3 \text{ V}$ , $T_A = 0^{\circ}\text{C}$ to $70^{\circ}\text{C}$ , $I_{OH} = 40 \mu\text{A}$	1.5	2	2.5	V
I <sub>OH</sub>	High-level output current	OUT = 3 V, $VC1-VC2 = VC2-VC3 = VC3-VC4 = VC4-GND = V_{(PROTECT)}Max, V_{DD} = 14 V$			-1	mA
$I_{OL}$	Low-level output current	OUT = 0.1 V, V <sub>DD</sub> = VC1, VC1-VC2 = VC2-VC3 = VC3-VC4 = VC4-GND = 3.5 V	5			μΑ







Figure 1. I<sub>CC</sub>, I<sub>IN</sub> Measurement (DCT Package)

# **Terminal Functions**

	TERMINAL		
MSOP (DCT)	TSSOP (PW)	NAME	DESCRIPTION
8	1	VC1	Sense voltage input for most positive cell
7	2	VC2	Sense voltage input for second most positive cell
6	3	VC3	Sense voltage input for third most positive cell
5	4	GND	Ground pin
4	5	VC4	Sense voltage input for least positive cell
3	6	CD	An external capacitor is connected to determine the programmable delay time
2	7	VDD	Power supply
1	8	OUT	Output



#### **FUNCTIONAL BLOCK DIAGRAM**



### **OVERVOLTAGE PROTECTION**

When one of the cell voltages exceeds  $V_{(PROTECT)}$ , an internal current source begins to charge the capacitor,  $C_{(DELAY)}$ , connected to the CD pin. If the voltage at the CD pin,  $V_{CD}$ , reaches 1.2 V, the OUT pin is activated and transitions high. An externally connected NCH FET is activated and blows the external fuse in the positive battery rail; see the functional block diagram.

If all cell voltages fall below  $V_{(PROTECT)}$  before the voltage at pin CD reaches 1.2 V, the delay time does not run out. An internal switch clamps the CD pin to GND and discharges the capacitor,  $C_{(DELAY)}$ , and secures the full delay time for the next occurring overvoltage event.

Once the pin OUT is activated, it transitions back from high to low after all battery cells reach  $V_{(PROTECT)} - V_{hys.}$ 

#### **DELAY TIME CALCULATION**

The delay time is calculated as follows:

$$t_{d} = \frac{\left[1.2 \text{ V} \times \text{C}_{(DELAY)}\right]}{|\text{CD}}$$
$$C_{(DELAY)} = \frac{\left[t_{d} \times \text{I}_{CD}\right]}{1.2 \text{ V}}$$

Where  $I_{(CD)} = CD$  current source = 0.18  $\mu$ A






Figure 2. Timing for Overvoltage Sensing

#### **APPLICATION INFORMATION**

# **BATTERY CONNECTIONS**

The following diagrams show the DCT package device in different cell configurations.




Figure 3. 4-Series Cell Configuration

Figure 4. 3-Series Cell Configuration (Connect together VC1 and VC2)






Figure 5. 2-Series Cell Configuration

#### **CELL CONNECTIONS**

To prevent incorrect output activation, the following connection sequences must be used.

#### 4-Series Cell Configuration

- $VC1(=VDD) \rightarrow VC2 \rightarrow VC3 \rightarrow VC4 \rightarrow GND$  or
- GND  $\rightarrow$  VC4  $\rightarrow$  VC3  $\rightarrow$  VC2  $\rightarrow$  VC1(=VDD)

#### 3-Series Cell Configuration

- $VC1(=VC2=VDD) \rightarrow VC3 \rightarrow VC4 \rightarrow GND$  or
- GND  $\rightarrow$  VC4  $\rightarrow$  VC3  $\rightarrow$  VC1(=VC2=VDD)

#### 2-Series Cell Configuration

- $VC1(=VC2=VC3=VDD) \rightarrow VC4 \rightarrow GND$  or
- GND → VC4 → VC1(=VC2=VC3=VDD)





www.ti.com 8-Oct-2024

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ29410DCT3R	ACTIVE	SSOP	DCT	8	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 110	CJG W	Samples
BQ29410DCT3RE6	ACTIVE	SSOP	DCT	8	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 110	CJG W	Samples
BQ29410DCTR	ACTIVE	SSOP	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	CJG W	Samples
BQ29410DCTT	ACTIVE	SSOP	DCT	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	CJG W	Samples
BQ29410PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	29410	Samples
BQ29410PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	29410	Samples
BQ29410PWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29410	Samples
BQ29411DCT3R	ACTIVE	SSOP	DCT	8	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 110	CJH W	Samples
BQ29411DCTR	ACTIVE	SSOP	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	CJH W	Samples
BQ29411DCTRG4	ACTIVE	SSOP	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	CJH W	Samples
BQ29411DCTT	ACTIVE	SSOP	DCT	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	M CJH	Samples
BQ29411PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	29411	Samples
BQ29411PWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29411	Samples
BQ29412DCT3R	ACTIVE	SSOP	DCT	8	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 110	M C11	Samples
BQ29412DCTR	ACTIVE	SSOP	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	M C11	Samples
BQ29412DCTRG4	ACTIVE	SSOP	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	M C11	Samples
BQ29412DCTT	ACTIVE	SSOP	DCT	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	M C11	Samples



www.ti.com 8-Oct-2024

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ29412PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		29412	Samples
BQ29412PWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		29412	Samples
BQ29413DCTR	ACTIVE	SSOP	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 110	CJK W	Samples
BQ29413PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29413	Samples
BQ29415PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	2915	Samples
BQ29419PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29419	Samples
BQ29419PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	29419	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

www.ti.com 8-Oct-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 8-Oct-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ29410DCT3R	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
BQ29410DCTR	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
BQ29410DCTT	SSOP	DCT	8	250	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
BQ29410PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
BQ29410PWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
BQ29411DCT3R	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
BQ29411DCTR	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
BQ29411DCTT	SSOP	DCT	8	250	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
BQ29411PWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
BQ29412DCTR	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
BQ29412DCTT	SSOP	DCT	8	250	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
BQ29412PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
BQ29412PWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
BQ29413DCTR	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
BQ29413PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
BQ29415PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

www.ti.com 8-Oct-2024

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	BQ29419PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 8-Oct-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ29410DCT3R	SSOP	DCT	8	3000	182.0	182.0	20.0
BQ29410DCTR	SSOP	DCT	8	3000	182.0	182.0	20.0
BQ29410DCTT	SSOP	DCT	8	250	182.0	182.0	20.0
BQ29410PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
BQ29410PWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0
BQ29411DCT3R	SSOP	DCT	8	3000	182.0	182.0	20.0
BQ29411DCTR	SSOP	DCT	8	3000	182.0	182.0	20.0
BQ29411DCTT	SSOP	DCT	8	250	182.0	182.0	20.0
BQ29411PWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0
BQ29412DCTR	SSOP	DCT	8	3000	182.0	182.0	20.0
BQ29412DCTT	SSOP	DCT	8	250	182.0	182.0	20.0
BQ29412PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
BQ29412PWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0
BQ29413DCTR	SSOP	DCT	8	3000	182.0	182.0	20.0
BQ29413PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
BQ29415PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
BQ29419PWR	TSSOP	PW	8	2000	367.0	367.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Oct-2024


# **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
BQ29410PW	PW	TSSOP	8	150	530	10.2	3600	3.5
BQ29411PW	PW	TSSOP	8	150	530	10.2	3600	3.5
BQ29419PW	PW	TSSOP	8	150	508	8.5	3250	2.8






#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated