Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered.



CY74FCT16245T CY74FCT162245T CY74FCT162H245T

SCCS026B - July 1994 - Revised September 2001

16-Bit Transceivers

Features

- I_{off} supports partial-power-down mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- V_{CC} = 5V \pm 10%

CY74FCT16245T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce)<1.0V at V_{CC} = 5V, $T_A = 25^{\circ}C$

CY74FCT162245T Features:

- Balanced output drivers: 24 mA
- Reduced system switching noise
- Typical V_{OLP} (ground bounce) <0.6V at V_{CC} = 5V, T_{A} = 25 $^{\circ}C$

CY74FCT162H245T Features:

- · Bus hold on data inputs
- Eliminates the need for external pull-up or pull-down resistors

Functional Description


These 16-bit transceivers are designed for use in bidirectional synchronous communication between two buses, where high speed and low power are required. With the exception of the CY74FCT16245T, these devices can be operated either as two independent octals or a single 16-bit transceiver. Direction of data flow is controlled by (DIR), the Output Enable (\overline{OE}) transfers data when LOW and isolates the buses when HIGH.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16245T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162245T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162245T is ideal for driving transmission lines.

The CY74FCT162H245T is a 24-mA balanced output part that has bus hold on the data inputs. The device retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.





Pin Description

Name	Description					
ŌĒ	Three-State Output Enable Inputs (Active LOW)					
DIR	Direction Control					
A	Inputs or Three-State Outputs ^[1]					
В	Inputs or Three-State Outputs ^[1]					

Function Table^[2]

Inp		
ŌĒ	DIR	Outputs
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	High Z State

Maximum Ratings^[3, 4]

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage TemperatureCom'l -55°C to +125°C
Ambient Temperature with Power AppliedCom'I -55°C to +125°C
DC Input Voltage0.5V to +7.0V
DC Output Voltage0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)–60 to +120 mA
Power Dissipation1.0W
Static Discharge Voltage>2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	v _{cc}
Industrial	–40°C to +85°C	5V ± 10%

Notes:

Son CY74FCT162H245T these pins have bus hold. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = High Impedance. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground. 1. 2. 3. 4.

Electrical Characteristics Over the Operating Range

Parameter	Description		Test Co	nditions	Min.	Typ. ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage				2.0			V
V _{IL}	Input LOW Voltage						0.8	V
V _H	Input Hysteresis ^[6]					100		mV
V _{IK}	Input Clamp Diode Voltage		V _{CC} =Min., I _{IN} :	=–18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	Standard	V _{CC} =Max., V _I	=V _{CC}			±1	μΑ
		Bus Hold					±100	
I _{IL}	Input LOW Current	Standard	V _{CC} =Max., V _I	=GND			±1	μΑ
		Bus Hold					±100	μA
I _{BBH}	Bus Hold Sustain Current on Bus He	old Input ^[7]	V _{CC} =Min.	V _I =2.0V	-50			μΑ
IBBL				V _I =0.8V	+50			
I _{BHHO} I _{BHLO}	Bus Hold Overdrive Current on Bus	Hold Input ^[7]	V _{CC} =Max., V _I	=1.5V			TBD	mA
I _{OZH}	High Impedance Output Current (Three-State Output pins)		V _{CC} =Max., V _C	_{DUT} =2.7V			±1	μΑ
I _{OZL}	High Impedance Output Current (Three-State Output pins)		V _{CC} =Max., V _C	_{DUT} =0.5V			±1	μΑ
I _{OS}	Short Circuit Current ^[8]		V _{CC} =Max., V _C	_{DUT} =GND	-80	-140	-200	mA
I _O	Output Drive Current ^[8]		V _{CC} =Max., V _C	_{DUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable		V _{CC} =0V, V _{OU} -	_Γ ≤4.5V ^[9]			±1	μA



Output Drive Characteristics for CY74FCT16245T

Parameter	Description	Test Conditions	litions Min. Typ. ^[5]		Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =–3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =–15 mA	2.4	3.5		V
		V _{CC} =Min., I _{OH} =-32 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162245T, CY74FCT162H245T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
I _{ODL}	Output LOW Current ^[8]	V_{CC} =5V, V_{IN} =V _{IH} or V_{IL} , V_{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[8]	V_{CC} =5V, V_{IN} =V _{IH} or V_{IL} , V_{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =–24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Notes:

Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
 This parameter is specified but not tested.
 Pins with bus hold are described in Pin Description.

Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter 8. tests, I_{OS} tests should be performed last.

9. Tested at +25°C.

Capacitance^[6] (T_A = +25°C, f = 1.0 MHz)

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF



Power Supply Characteristics

Parameter	Description	Test Condition	Typ. ^[5]	Max.	Unit	
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} ≤0.2V, V _{IN} ≥V _{CC} -0.2V	5	500	μΑ
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max.	V _{IN} =3.4V ^[10]	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[11]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=DIR=GND		60	100	μA/MHz
I _C	Total Power Supply Current ^[12]	50% Duty Cycle, Outputs Open, V _{IN} =GND		0.6	1.5	mA
		One Bit Toggling, OE=DIR=GND	V _{IN} =3.4V or V _{IN} =GND	0.9	2.3	mA
		V _{CC} =Max., f ₁ =2.5 MHz, 50% Duty Cycle, Outputs Open,	V _{IN} =V _{CC} or V _{IN} =GND	2.4	4.5 ^[13]	mA
		Sixteen Bits Toggling, OE=DIR=GND	V _{IN} =3.4V or V _{IN} =GND	6.4	16.5 ^[13]	mA

Notes:

Notes: 10. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND. 11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations. 12. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC} I_C = I_{CC}+ Δ _{ICC}D_HN_T+I_{CCD}(f₀/2 + f₁N₁) I_{CC} = Quiescent Current with CMOS input levels Δ I_{CC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V) D_H = Duty Cycle for TTL inputs HIGH N_T = Number of TTL inputs at D_H I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL) f₀ = Clock frequency for registered devices, otherwise zero f₁ = Input signal frequency N₁ = Number of inputs changing at f₁

Ń₁ = Number of inputs changing at f1

All currents are in milliamps and all frequencies are in megahertz. 13. Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.



Switching Characteristics Over the Operating Range^[14]

		74FCT16245T 74FCT16245AT 74FCT162245T 74FCT162245AT 74FCT162H245AT			Fig		
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[15]
t _{PLH} t _{PHL}	Propagation Delay Data to Output A to B, B to A	1.5	7.0	1.5	4.5	ns	1, 3
t _{PZH} t _{PZL}	Output Enable Time OE to A or B	1.5	9.5	1.5	6.2	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time OE to A or B	1.5	7.5	1.5	5.0	ns	1, 7, 8
t _{PZH} t _{PZL}	Output Enable Time DIR to A or B	1.5	9.5	1.5	6.2	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time DIR to A or B	1.5	7.5	1.5	5.0	ns	1, 7, 8
t _{SK(O)}	Output Skew ^[16]		0.5		0.5	ns	—

		74FCT10	74FCT16245CT 74FCT162245CT 74FCT162H245CT		
Parameter	Description	Min.	Max.	Unit	Fig. No. ^[15]
t _{PLH} t _{PHL}	Propagation Delay Data to Output A to B, B to A	1.5	4.1	ns	1, 3
t _{PZH} t _{PZL}	Output Enable Time OE to A or B	1.5	5.8	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time OE to A or B	1.5	4.8	ns	1, 7, 8
t _{PZH} t _{PZL}	Output Enable Time DIR to A or B	1.5	5.8	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time DIR to A or B	1.5	4.8	ns	1, 7, 8
t _{SK(O)}	Output Skew ^[16]		0.5	ns	—

Note:

Minimum limits are specified but not tested on Propagation Delays.
 See "Parameter Measurement Information" in the General Information section.
 Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.

Ordering Information CY74FCT16245

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT16245CTPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16245CTPVC/PVCT	O48	48-Lead (300-Mil) SSOP	
4.5	CY74FCT16245ATPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16245ATPVC/PVCT	O48	48-Lead (300-Mil) SSOP	
7.0	CY74FCT16245TPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16245TPVC/PVCT	O48	48-Lead (300-Mil) SSOP	



Ordering Information CY74FCT162245


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT162245CTPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162245CTPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT162245CTPVCT	O48	48-Lead (300-Mil) SSOP	
4.5	74FCT162245ATPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162245ATPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT162245ATPVCT	O48	48-Lead (300-Mil) SSOP	
7.0	CY74FCT162245TPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162245TPVC/PVCT	O48	48-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162H245

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	74FCT162H245CTPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162H245CTPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT162H245CTPVCT	O48	48-Lead (300-Mil) SSOP	
4.5	74FCT162H245ATPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162H245ATPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT162H245ATPVCT	O48	48-Lead (300-Mil) SSOP	




Package Diagrams





Package Diagrams





PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	-	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74FCT162245ATPACT	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI	-40 to 85	FCT162245A	
74FCT162245CTPACT	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI	-40 to 85	FCT162245C	
CY74FCT162245ATPVC	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	FCT162245A	
CY74FCT162245CTPVC	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	FCT162245C	
CY74FCT162245TPACT	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI	-40 to 85	FCT162245	
CY74FCT162245TPVC	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	FCT162245	
CY74FCT162245TPVCT	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	FCT162245	
CY74FCT16245ATPACT	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI	-40 to 85	FCT16245A	
CY74FCT16245ATPVCT	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	FCT16245A	
CY74FCT16245CTPVCT	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	FCT16245C	
CY74FCT16245TPACT	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI	-40 to 85	FCT16245	
CY74FCT16245TPVC	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	FCT16245	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated