



# 16-Bit, Ultra-Low Power, Voltage-Output Digital-to-Analog Converter

#### **FEATURES**

- 16-Bit Resolution
- 2.7 V to 5.5 V Single-Supply Operation
- Very Low Power: 15 μW for 3 V Power
- High Accuracy, INL: 1 LSB
- Low Noise: 18n V/√Hz
- Fast Settling: 1.0 μS
- Fast SPI™ Interface, up to 50 MHz
- Reset to Mid-Code
- Schmitt-Trigger Inputs for Direct Optocoupler Interface

#### **APPLICATIONS**

- Portable Equipment
- Automatic Test Equipment
- Industrial Process Control
- Data Acquisition Systems
- Optical Networking

#### DESCRIPTION


The DAC8832 is a single, 16-bit, serial-input, voltage-output digital-to-analog converter (DAC) operating from a single 3 V to 5 V power supply. The DAC8832 provides excellent linearity (1 LSB INL), low glitch, low noise, and fast settling (1.0  $\mu$ S to 1/2 LSB of full-scale output) over the specified temperature range of -40°C to +85°C. The output is unbuffered, which reduces the power consumption and the error introduced by the buffer.

This device features a standard high-speed (clock up to 50MHz), 3 V or 5 V SPI serial interface to communicate with a DSP or microprocessor.

The DAC8832 provides unipolar or bipolar output  $(\pm V_{REF})$  when working with an external buffer, and is reset to mid-code after power-up. For optimum performance, a set of Kelvin connections to the external reference and the analog ground input are provided.

The DAC8832 is available in a QFN-14 package, and is pin-to-pin compatible with the DAC8831IRGY, which is reset to zero code after power-up.

#### **Functional Block Diagram**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc.

Microwire is a trademark of National Semiconductor Corp. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	POWER- ON RESET VALUE	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	PACKAGE- LEAD	PACKAGE DESIGNATOR	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DAC8832IRGY	±4	±1	Mid Code	-40°C to +85°C	88321	QFN-14	RGY	DAC8832IRGYT	Tape and Reel, 250
DAC6632ING I	±4 ±1 Mild Code   -		-40 C to +65 C	00321	QFN-14	KGT	DAC8832IRGYR	Tape and Reel, 1000	
DAC8832IBRGY	±2	.4	Mid Code	-40°C to +85°C	00221	OFN 44	RGY	DAC8832IBRGYT	Tape and Reel, 250
DAC6632IBRG I	±2	±1	Mid Code	-40°C 10 +65°C	00321	8832I QFN-14		DAC8832IBRGYR	Tape and Reel, 1000
DAC8832ICRGY	.1	.1	Mid Code	-40°C to +85°C	88321	QFN-14	RGY	DAC8832ICRGYT	Tape and Reel, 250
DAC6632ICRG1	±1	±1	IVIIU CODE	-40 C (0 +85°C	00321	QFIN-14	NGT	DAC8832ICRGYR	Tape and Reel, 1000

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature range (unless otherwise noted)(1)

	DAC8832	UNIT
V <sub>DD</sub> to AGND	-0.3 to +7	V
Digital input voltage to DGND	$-0.3 \text{ to } +V_{DD} + 0.3$	V
V <sub>OUT</sub> to AGND	$-0.3 \text{ to } +V_{DD} + 0.3$	V
AGND, AGNDF, AGNDS to DGND	-0.3 to +0.3	V
Operating temperature range	-40 to +85	°C
Storage temperature range	-65 to +150	°C
Junction temperature range (T <sub>J</sub> max)	+150	°C
Power dissipation	$(T_J max - T_A) / \theta_{JA}$	W
Thermal impedance, θ <sub>JA</sub>	54.9	°C/W

<sup>(1)</sup> Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



### **ELECTRICAL CHARACTERISTICS**

All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{DD} = +3$  V or  $V_{DD} = +5$  V,  $V_{REF} = +2.5$  V unless otherwise noted.

			[	DAC8832			
PARAI	METER	CONDITIONS	MIN	TYP	MAX	UNIT	
TIC PERFORMANC	E		<u> </u>		,		
Resolution			16			bits	
	DAC8832ICRGY			±0.5	±1		
Linearity error	DAC8832IBRGY			±0.5	±2	LSB	
	DAC8832IRGY			±0.5	±4		
Differential linearit	y error	All grades		±0.5	±1	LSE	
0-1		T <sub>A</sub> = +25°C		±1	±5	1.00	
Gain error		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±7	LSB	
Gain drift				±0.1		ppm/	
<b>7</b>		T <sub>A</sub> = +25°C		±0.25	±1	LSB	
Zero code error		$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$			±2	LOB	
Zero code drift				±0.05		ppm/	
PUT CHARACTERI	STICS		<u> </u>		,		
Voltage output (1)		Unipolar operation	0		+V <sub>REF</sub>	V	
voitage output (1)		Bipolar operation	-V <sub>REF</sub>		+V <sub>REF</sub>	V	
Output impedance	9			6.25		kΩ	
Settling time		To $1/2$ LSB of FS, $C_L = 10$ pF		1		μs	
Slew rate <sup>(2)</sup>		C <sub>L</sub> = 10 pF		25		V/µs	
Digital-to-analog	glitch	1 LSB change around major carry		35		nV-s	
Digital feedthroug	h <sup>(3)</sup>			0.2		nV-s	
Output noise		T <sub>A</sub> = +25°C		18		nV/√F	
Power-supply reje	ection	V <sub>DD</sub> varies ±10%			±1	LSE	
Dipolar register	otobina	R <sub>FB</sub> / R <sub>INV</sub>		1		Ω/Ω	
Bipolar resistor ma	attriing	Ratio error	=	±0.0015	±0.0076	%	
Dinalas mass		T <sub>A</sub> = +25°C		±0.25	±5	1.05	
Bipolar zero error		$T_A = -40^{\circ}C$ to $+85^{\circ}C$			±7	LSB	
Bipolar zero drift				±0.2		ppm/°	

See the *Bipolar Output Operation* section for details.
Slew rate is measured from 10% to 90% of transition when the output changes from 0 to full-scale.

Digital feedthrough is defined as the impulse injected into the analog output from the digital input. It is measured when the DAC output does not change;  $\overline{\text{CS}}$  is held high, while SCLK and DIN signals are toggled.



# **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{DD} = +3$  V or  $V_{DD} = +5$  V,  $V_{REF} = +2.5$  V unless otherwise noted.

				DAC8832		
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
REF	ERENCE INPUT					
	Reference input voltage range		1.25		$V_{DD}$	V
	D-((4)	Unipolar mode	9			1.0
	Reference input impedance <sup>(4)</sup>	Bipolar mode	7.5			kΩ
	Reference –3 dB bandwidth, BW	Code = FFFFh		1.3		MHz
	Reference feedthrough	Code = 0000h, V <sub>REF</sub> = 1 V <sub>PP</sub> at 100 kHz		1		mV
	Signal-to-noise ratio, SNR			92		dB
	B. (	Code = 0000h		75		_
	Reference input capacitance	Code = FFFFh		120		pF
DIGI	TAL INPUTS					
.,	Input low voltage	V <sub>DD</sub> = 2.7 V			0.6	V
$V_{IL}$		V <sub>DD</sub> = 5 V	i		0.8	V
. ,		V <sub>DD</sub> = 2.7 V	2.1			
$V_{IH}$	Input high voltage	V <sub>DD</sub> = 5 V	2.4			V
	Input current				±1	μΑ
	Input capacitance				10	pF
	Hysteresis voltage			0.4		V
POW	ER SUPPLY					
$V_{DD}$	Power-supply voltage		2.7		5.5	V
	Development .	V <sub>DD</sub> = 3 V		5	20	^
I <sub>DD</sub>	Power-supply current	V <sub>DD</sub> = 5 V		5	20	μΑ
	Devices	V <sub>DD</sub> = 3 V		15	60	\^/
	Power	V <sub>DD</sub> = 5 V		25	100	μW
TEM	PERATURE RANGE	·				
	Specified performance		-40		+85	°C

<sup>(4)</sup> Reference input resistance is code-dependent, minimum at 8555h.



# PIN CONFIGURATION (NOT TO SCALE)

#### RGY PACKAGE QFN-14 (TOP VIEW) 13 9 12 10 $\rm V_{\rm DD}$ SCLK 14) 8 DAC8832 Thermal Pad<sup>(1)</sup> RFB 1 7 CS 0 5 6 4

NOTE: (1) Exposed thermal pad must be connected to analog ground.

### **TERMINAL FUNCTIONS**

TER	MINAL	DESCRIPTION
NO.	NAME	DESCRIPTION
1	RFB	Feedback resistor. Connect to the output of external operational amplifier in bipolar mode.
2	V <sub>OUT</sub>	Analog output of DAC
3	AGNDF	Analog ground (Force)
4	AGNDS	Analog ground (Sense)
5	V <sub>REF-</sub> S	Voltage reference input (Sense). Connect to external voltage reference
6	V <sub>REF-</sub> F	Voltage reference input (Force). Connect to external voltage reference
7	CS	Chip select input (active low). Data are not clocked into SDI unless CS is low.
8	SCLK	Serial clock input.
9	NC	No internal connection
10	SDI	Serial data input. Data are latched into input register on the rising edge of SCLK.
11	LDAC	Load DAC control input. Active low. When $\overline{\text{LDAC}}$ is Low, the DAC latch is simultaneously updated with the content of the input register.
12	DGND	Digital ground
13	INV	Junction point of internal scaling resistors. Connect to external operational amplifier inverting input in bipolar mode.
14	$V_{DD}$	Analog power supply, +3 V to +5 V.

Copyright © 2006–2007, Texas Instruments Incorporated






Figure 1. DAC8832 Timing Diagram



# TIMING CHARACTERISTICS: $V_{DD} = +5 V^{(1)(2)}$

At -40°C to +85°C, unless otherwise noted.

	PARAMETER	MIN	MAX	UNIT
t <sub>sck</sub>	SCLK period	20		ns
t <sub>wsck</sub>	SCLK high or low time	10		ns
t <sub>Delay</sub>	Delay from SCLK high to CS low	10		ns
t <sub>Lead</sub>	CS enable lead time	10		ns
t <sub>Lag</sub>	CS enable lag time	10		ns
t <sub>DSCLK</sub>	Delay from CS high to SCLK high	10		ns
t <sub>td</sub>	CS high between active period	30		ns
t <sub>su</sub>	Data setup time (input)	10		ns
t <sub>ho</sub>	Data hold time (input)	0		ns
t <sub>WLDAC</sub>	LDAC width	30		ns
t <sub>DLDAC</sub>	Delay from CS high to LDAC low	30		ns
	V <sub>DD</sub> high to $\overline{\text{CS}}$ low (power-up delay)	10		μs

# TIMING CHARACTERISTICS: $V_{DD} = +3 V^{(1)(2)}$

At -40°C to +85°C, unless otherwise noted.

	PARAMETER	MIN MA	AX UNIT
t <sub>sck</sub>	SCLK period	20	ns
t <sub>wsck</sub>	SCLK high or low time	10	ns
t <sub>Delay</sub>	Delay from SCLK high to CS low	10	ns
t <sub>Lead</sub>	CS enable lead time	10	ns
t <sub>Lag</sub>	CS enable lag time	10	ns
t <sub>DSCLK</sub>	Delay from CS high to SCLK high	10	ns
t <sub>td</sub>	CS high between active period	30	ns
t <sub>su</sub>	Data setup time (input)	10	ns
t <sub>ho</sub>	Data hold time (input)	0	ns
t <sub>WLDAC</sub>	LDAC width	30	ns
t <sub>DLDAC</sub>	Delay from CS high to LDAC low	30	ns
	V <sub>DD</sub> high to $\overline{\text{CS}}$ low (power-up delay)	10	μs

Copyright © 2006–2007, Texas Instruments Incorporated

Assured by design. Not production tested. Sample tested during the initial release and after any redesign or process changes that may affect this parameter.

<sup>(1)</sup> Assured by design. Not production tested.(2) Sample tested during the initial release and after any redesign or process changes that may affect this parameter.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V

At  $T_A = +25^{\circ}C$ ,  $V_{REF} = +2.5 \text{ V}$  unless otherwise noted.




Figure 2.




Figure 4.




Figure 6.




Figure 3.




Figure 5.




Figure 7.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

At  $T_A = +25$ °C,  $V_{REF} = +2.5$  V unless otherwise noted.




Figure 8.





Figure 10.



DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 9.






Figure 11.

# ZERO-CODE ERROR




Figure 13.



V<sub>REF</sub> = 2.5 V

# TYPICAL CHARACTERISTICS: $V_{DD} = +5 \text{ V}$ (continued)

At  $T_A = +25$ °C,  $V_{REF} = +2.5$  V unless otherwise noted.





Figure 14.



REFERENCE CURRENT vs CODE (BIPOLAR MODE)






Figure 16.










Figure 19.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

At  $T_A = +25$ °C,  $V_{REF} = +2.5$  V unless otherwise noted.





Copyright © 2006–2007, Texas Instruments Incorporated



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +3 V

At  $T_A = +25^{\circ}C$ ,  $V_{REF} = +2.5 \text{ V}$  unless otherwise noted.




Figure 25.






Figure 27.



DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE



Digital Input Code

Figure 26.

# DIFFERENTIAL LINEARITY ERROR VS DIGITAL INPUT CODE




Figure 28.

# DIFFERENTIAL LINEARY ERROR VS DIGITAL INPUT CODE




Figure 30.

**DIFFERENTIAL LINEARITY ERROR** 

**vs DIGITAL INPUT CODE** 



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +3 V (continued)

At  $T_A = +25$ °C,  $V_{REF} = +2.5$  V unless otherwise noted.





Figure 31.









Figure 33.



REFERENCE CURRENT




Figure 35.




Figure 36.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +3 V (continued)

At  $T_A = +25$ °C,  $V_{REF} = +2.5$  V unless otherwise noted.




Figure 37.




Figure 38.




Figure 39.





Figure 40.






Figure 42.



#### THEORY OF OPERATION

#### **GENERAL DESCRIPTION**

The DAC8832 is a single, 16-bit, serial-input, voltage-output DAC. It operates from a single supply ranging from 2.7 V to 5 V, and typically consumes 5  $\mu$ A. Data are written to this device in a 16-bit word format, via an SPI serial interface. To ensure a known power-up state, the DAC8832 is designed with a power-on reset function. The DAC8832 is reset to mid-scale code. In unipolar mode, the DAC8832 is reset to  $1/2 \times V_{REF}$ , and in bipolar mode, is reset to 0 V. Kelvin sense connections for the reference and analog ground are also included.

#### **DIGITAL-TO-ANALOG SECTIONS**

The DAC architecture consists of two matched DAC sections and is segmented. A simplified circuit diagram is shown in Figure 43. The four MSBs of the 16-bit data word are decoded to drive 15 switches, E1 to E15. Each of these switches connects one of 15 matched resistors to either AGND or  $V_{REF}$ . The remaining 12 bits of the data word drive switches S0 to S11 of a 12-bit voltage mode R-2R ladder network.




Figure 43. DAC Architecture

#### **OUTPUT RANGE**

The output of the DAC is:

 $V_{OUT} = (V_{REF} \times Code)/65536$ 

Where Code is the decimal data word loaded to the DAC latch.



### **POWER-ON RESET**

The DAC8832 has a power-on reset function to ensure the output is at a known state upon power-up. Upon power-up, the DAC latch and input register contain mid-scale code until new data are loaded from the input serial shift register. Therefore, after power-up, the output from pin  $V_{OUT}$  is  $0.5 \times V_{REF}$  in unipolar mode, and 0 V in bipolar mode.

However, the serial register is not cleared on power-up, so its contents are undefined. When loading data initially to the device, 16 bits or more should be loaded to prevent erroneous data appearing on the output. If more than 16 bits are loaded, the last 16 are kept; if less than 16 are loaded, bits will remain from the previous word. If the device must be interfaced with data shorter than 16 bits, the data should be padded with 0s at the LSBs.

#### SERIAL INTERFACE

The digital interface is standard 3-wire connection compatible with SPI, QSPI<sup>TM</sup>, Microwire<sup>TM</sup>, and TI DSP interfaces, which can operate at speeds up to 50 M-bits/sec. The data transfer is framed by  $\overline{CS}$ , the chip select signal. The DAC works as a bus slave. The bus master generates the synchronize clock, SCLK, and initiates the transmission. When  $\overline{CS}$  is high, the DAC is not accessed, and the clock SCLK and serial input data SDI are ignored. The bus master accesses the DAC by driving pin  $\overline{CS}$  low. Immediately following the high-to-low transition of  $\overline{CS}$ , the serial input data on pin SDI is shifted out from the bus master synchronously on the falling edge of SCLK, and latched on the rising edge of SCLK into the input shift register, MSB first. The low-to-high transition of  $\overline{CS}$  transfers the contents of the input shift register to the input register. All data registers are 16-bit. It takes 16 clocks of SCLK to transfer one data word to the parts. To complete a whole data word,  $\overline{CS}$  must go high immediately after 16 SCLKs are clocked in. If more than 16 SCLKs are applied during the low state of  $\overline{CS}$ , the last 16 bits are transferred to the input register on the rising edge of  $\overline{CS}$ . However, if  $\overline{CS}$  is not kept low during the entire 16 SCLK cycles, the data are corrupted. In this case, reload the DAC with a new 16-bit word.

The DAC8832 has an  $\overline{\text{LDAC}}$  pin allowing the DAC latch to be updated asynchronously by bringing  $\overline{\text{LDAC}}$  low after  $\overline{\text{CS}}$  goes high. In this case,  $\overline{\text{LDAC}}$  must be maintained high while  $\overline{\text{CS}}$  is low. If  $\overline{\text{LDAC}}$  is tied permanently low, the DAC latch is updated immediately after the input register is loaded (caused by the low-to-high transition of  $\overline{\text{CS}}$ ).



#### **APPLICATION INFORMATION**

# **UNIPOLAR OUTPUT OPERATION**

The DAC8832 is capable of driving unbuffered loads of  $60 \text{ k}\Omega$ . Unbuffered operation results in low supply current (typically 5  $\mu$ A) and a low offset error. The DAC8832 can be configured to output both unipolar and bipolar voltages. Figure 44 shows a typical unipolar output voltage circuit. The code table for this mode of operation is shown in Table 1.




Figure 44. Unipolar Output Mode

Table 1. Unipolar Code

DAC LATCH CONTENTS	
MSB LSB	ANALOG OUTPUT
1111 1111 1111 1111	V <sub>REF</sub> × (65,535/65,536)
1000 0000 0000 0000	$V_{REF} \times (32,768/65,536) = 1/2 V_{REF}$
0000 0000 0000 0001	V <sub>REF</sub> × (1/65,536)
0000 0000 0000 0000	0 V

Assuming a perfect reference, the worst-case output voltage may be calculated in the following equation:

# **Unipolar Mode Worst-Case Output:**

$${\rm V_{OUT\_UNI}} = \frac{\rm D}{\rm 2^{16}} \times \left({\rm V_{REF}} + {\rm V_{GE}}\right) + {\rm V_{ZSE}} + {\rm INL}$$

#### Where:

V<sub>OUT\_UNI</sub> = Unipolar mode worst-case output

D = Code loaded to DAC

 $V_{RFF}$  = Reference voltage applied to part

 $V_{GE}$  = Gain error in volts

 $V_{ZSE}$  = Zero scale error in volts

INL = Integral nonlinearity in volts

Copyright © 2006–2007, Texas Instruments Incorporated



#### **BIPOLAR OUTPUT OPERATION**

With the aid of an external operational amplifier, the DAC8832 may be configured to provide a bipolar voltage output. A typical circuit of such an operation is shown in Figure 45. The matched bipolar offset resistors  $R_{FB}$  and  $R_{INV}$  are connected to an external operational amplifier to achieve this bipolar output swing; typically,  $R_{FB} = R_{INV} = 28 \text{ k}\Omega$ .




Figure 45. Bipolar Output Mode

Table 2 shows the transfer function for this output operating mode. The DAC8832 also provides a set of Kelvin connections to the analog ground and external reference inputs.

Table 2. Bipolar Code

Assuming a perfect reference, the worst-case output voltage may be calculated from the following equation:

#### Bipolar Mode Worst-Case Output:

$$V_{OUT\_BIP} = \frac{\left[\left(V_{OUT\_UNI} + V_{OS}\right)(2 + RD) - V_{REF}(1 + RD)\right]}{1 + \left(\frac{2 + RD}{A}\right)}$$

Where:

V<sub>OS</sub> = External operational amplifier input offset voltage

 $RD = R_{FB}$  and  $R_{IN}$  resistor matching error

A = Operational amplifier open-loop gain



#### **OUTPUT AMPLIFIER SELECTION**

For bipolar mode, a precision amplifier should be used, supplied from a dual power supply. This provides the  $\pm V_{REF}$  output.

In a single-supply application, selection of a suitable operational amplifier may be more difficult because the output swing of the amplifier does not usually include the negative rail; in this case, AGND. This output swing can result in some degradation of the specified performance unless the application does not use codes near 0.

The selected operational amplifier needs to have low-offset voltage (the DAC LSB is 38  $\mu$ V with a 2.5 V reference), eliminating the need for output offset trims. Input bias current should also be low because the bias current multiplied by the DAC output impedance (approximately 6.25 k $\Omega$ ) adds to the zero-code error.

Rail-to-rail input and output performance are required. For fast settling, the slew rate of the operational amplifier should not impede the settling time of the DAC. Output impedance of the DAC is constant and code-independent, but in order to minimize gain errors the input impedance of the output amplifier should be as high as possible. The amplifier should also have a 3 dB bandwidth of 1 MHz or greater. The amplifier adds another time constant to the system, thus increasing the settling time of the output. A higher 3 dB amplifier bandwidth results in a shorter effective settling time of the combined DAC and amplifier.

#### REFERENCE AND GROUND

Since the input impedance is code-dependent, the reference pin should be driven from a low impedance source. The DAC8832 operates with a voltage reference ranging from 1.25 V to  $V_{DD}$ . References below 1.25 V result in reduced accuracy.

The DAC full-scale output voltage is determined by the reference. Table 1 and Table 2 outline the analog output voltage for particular digital codes.

For optimum performance, Kelvin sense connections are provided. If the application does not require separate force and sense lines, they should be tied together close to the package to minimize voltage drops between the package leads and the internal die.

#### POWER SUPPLY AND REFERENCE BYPASSING

For accurate high-resolution performance, it is recommended that the reference and supply pins be bypassed with a 10  $\mu$ F tantalum capacitor in parallel with a 0.1  $\mu$ F ceramic capacitor.

Copyright © 2006–2007, Texas Instruments Incorporated



11-Apr-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
DAC8832IBRGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832IBRGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832IBRGYT	ACTIVE	VQFN	RGY	14	250	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832IBRGYTG4	ACTIVE	VQFN	RGY	14	250	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832ICRGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832ICRGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832ICRGYT	ACTIVE	VQFN	RGY	14	250	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832ICRGYTG4	ACTIVE	VQFN	RGY	14	250	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832IRGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832IRGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832IRGYT	ACTIVE	VQFN	RGY	14	250	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	
DAC8832IRGYTG4	ACTIVE	VQFN	RGY	14	250	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

www.ti.com 7-Oct-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC8832IBRGYT	ACTIVE	VQFN	RGY	14	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	BQW	Samples
DAC8832ICRGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	BQW	Samples
DAC8832ICRGYT	ACTIVE	VQFN	RGY	14	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	BQW	Samples
DAC8832IRGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	BQW	Samples
DAC8832IRGYRG4	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	BQW	Samples
DAC8832IRGYT	ACTIVE	VQFN	RGY	14	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	BQW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Oct-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC8832ICRGYR	VQFN	RGY	14	3000	330.0	12.4	3.85	3.85	1.35	8.0	12.0	Q1
DAC8832IRGYR	VQFN	RGY	14	3000	330.0	12.4	3.85	3.85	1.35	8.0	12.0	Q1

www.ti.com 5-Dec-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC8832ICRGYR	VQFN	RGY	14	3000	350.0	350.0	43.0
DAC8832IRGYR	VQFN	RGY	14	3000	350.0	350.0	43.0

3.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated