


DRV5056-Q1 Automotive Unipolar Ratiometric Linear Hall-Effect Sensor

1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
 - Device temperature grade 0: -40°C to 150°C ambient operating temperature range
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- **Functional Safety-Capable**
 - Documentation available to aid functional safety system design
- Unipolar linear hall effect magnetic sensor
- Operates from 3.3-V and 5-V power supplies
- Analog output with 0.6-V quiescent offset:
 - Maximizes voltage swing for high accuracy
- Magnetic sensitivity options (at $V_{CC} = 5 \text{ V}$):
 - A1: 200 mV/mT, 20-mT range
 - A2: 100 mV/mT, 39-mT range
 - A3: 50 mV/mT, 79-mT range
 - A4: 25 mV/mT, 158-mT range
- Fast 20-kHz sensing bandwidth
- Low-noise output with ±1-mA drive
- Compensation for magnet temperature drift
- Standard industry packages:
 - Surface-mount SOT-23
 - Through-hole TO-92

2 Applications

- Automotive position sensing
- Brake, acceleration, clutch pedals
- Torque sensors, gear shifters
- Throttle position, height leveling
- Powertrain and transmission components
- Current sensing



3 Description

The DRV5056-Q1 is a linear Hall-effect sensor that responds proportionally to flux density of a magnetic south pole. The device can be used for accurate position sensing in a wide range of applications.

Featuring a unipolar magnetic response, the analog output drives 0.6 V when no magnetic field is present, and increases when a south magnetic pole is applied. This response maximizes the output dynamic range in applications that sense one magnetic pole. Four sensitivity options further maximize the output swing based on the required sensing range.

The device operates from 3.3-V or 5-V power supplies. Magnetic flux perpendicular to the top of the package is sensed, and the two package options provide different sensing directions.

The device uses a ratiometric architecture that can minimize error from V_{CC} tolerance when the external analog-to-digital converter (ADC) uses the same V_{CC} for its reference. Additionally, the device features magnet temperature compensation to counteract how magnets drift for linear performance across a wide -40°C to +150°C temperature range.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	
DRV5056-Q1	DBZ (SOT-23, 3)	2.92 mm × 2.37 mm	
	LPG (TO-92, 3)	4.00 mm × 1.52 mm	

- For all available packages, see the package option addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.






Table of Contents

1 Features	1	7 Application and Implementation	14
2 Applications	1	7.1 Application Information	14
3 Description	1	7.2 Typical Application	
4 Pin Configuration and Functions	3	7.3 Best System Practices	
5 Specifications	4	7.4 Power Supply Recommendations	19
5.1 Absolute Maximum Ratings	4	7.5 Layout	19
5.2 ESD Ratings		8 Device and Documentation Support	20
5.3 Recommended Operating Conditions		8.1 Documentation Support	20
5.4 Thermal Information	4	8.2 Receiving Notification of Documentation Upda	tes20
5.5 Electrical Characteristics	4	8.3 Support Resources	20
5.6 Magnetic Characteristics	5	8.4 Trademarks	
5.7 Typical Characteristics		8.5 Electrostatic Discharge Caution	20
6 Detailed Description		8.6 Glossary	
6.1 Overview		9 Revision History	20
6.2 Functional Block Diagram	9	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description	9	Information	21
6.4 Device Functional Modes			

4 Pin Configuration and Functions




Figure 4-1. DBZ Package 3-Pin SOT-23 Top View




Figure 4-2. LPG Package 3-Pin TO-92 Top View

Table 4-1. Pin Functions

	PIN		I/O	DESCRIPTION
NAME	SOT-23	TO-92	1/0	DESCRIPTION
GND	3	2	_	Ground reference
OUT	2	3	0	Analog output
V _{CC}	1	1		Power supply. TI recommends connecting this pin to a ceramic capacitor to ground with a value of at least 0.1 μ F.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Power supply voltage	V _{CC}	-0.3	7	V
Output voltage	OUT	-0.3	V _{CC} + 0.3	V
Magnetic flux density, B _{MAX}		Unlimite	ed	Т
Operating junction temperature, T _J		-40	170	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2500	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per AEC Q100-011	±750	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V Power supply voltage(1)		3	3.6	V
V _{CC}	Power supply voltage ⁽¹⁾	4.5	5.5	v
Io	Output continuous current	-1	1	mA
T _A	Operating ambient temperature ⁽²⁾	-40	150	°C

⁽¹⁾ There are two isolated operating V_{CC} ranges. For more information see the *Operating V_{CC} Ranges* section.

5.4 Thermal Information

			DRV5056-Q1			
	THERMAL METRIC ⁽¹⁾	SOT-23 (DBZ)	TO-92 (LPG)	UNIT		
		3 PINS	3 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	170	121	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	66	67	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	49	97	°C/W		
Y_{JT}	Junction-to-top characterization parameter	1.7	7.6	°C/W		
Y_{JB}	Junction-to-board characterization parameter	48	97	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

for V_{CC} = 3 V to 3.6 V and 4.5 V to 5.5 V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
I _{CC}	Operating supply current			6	10	mA
t _{ON}	Power-on time (see Figure 6-4)	B = 0 mT, no load on OUT		150	300	μs
f _{BW}	Sensing bandwidth			20		kHz
t _d	Propagation delay time	From change in B to change in OUT		10		μs

Product Folder Links: DRV5056-Q1

⁽²⁾ Power dissipation and thermal limits must be observed.

for V_{CC} = 3 V to 3.6 V and 4.5 V to 5.5 V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONI	TEST CONDITIONS ⁽¹⁾		TYP	MAX	UNIT
D		V _{CC} = 5 V			130		nT/√ Hz
B _{ND}	Input-referred RMS noise density	V _{CC} = 3.3 V		215			ni/√Hz
D	B _N Input-referred noise	B _{ND} × 6.6 × √ 20 kHz	V _{CC} = 5 V		0.12		mT _{PP}
DΝ			V _{CC} = 3.3 V		0.2		
			DRV5056A1-Q1		24		
V	Output referred pains(2)	D v C	DRV5056A2-Q1		12		m)/
V _N Output-referred noise ⁽²⁾	Output-referred fiolse(2)	B _N × S	DRV5056A3-Q1		6		mV_PP
			DRV5056A4-Q1		3		

- (1) B is the applied magnetic flux density.
- (2) V_N describes voltage noise on the device output. If the full device bandwidth is not needed, noise can be reduced with an RC filter.

5.6 Magnetic Characteristics

for V_{CC} = 3 V to 3.6 V and 4.5 V to 5.5 V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
			DRV5056A1-Q1	0.535	0.6	0.665	
VQ	Quiescent voltage	B = 0 mT, T _A = 25°C	DRV5056A2-Q1	0.54	0.6	0.66	V
, Q	Quiossoni vonago		DRV5056A3-Q1, DRV5056A4-Q1	0.55	0.6	0.65	•
		B = 0 mT,	V _{CC} = 5 V		0.08		
V _{QΔT}	Quiescent voltage temperature drift	$T_A = -40$ °C to 150°C versus 25°C	V _{CC} = 3.3 V		0.04		V
$V_{Q\Delta L}$	Quiescent voltage lifetime drift	High-temperature oper hours	rating stress for 1000		< 0.5%		
			DRV5056A1-Q1	190	200	210	
		V _{CC} = 5 V,	DRV5056A2-Q1	95	100	105	
		T _A = 25°C	DRV5056A3-Q1	47.5	50	52.5	
s	Sensitivity		DRV5056A4-Q1	23.8	25	26.2	mV/mT
3	Sensitivity	V _{CC} = 3.3 V, T _A = 25°C	DRV5056A1-Q1	114	120	126	
			DRV5056A2-Q1	57	60	63	
			DRV5056A3-Q1	28.5	30	31.5	
			DRV5056A4-Q1	14.3	15	15.8	
		V _{CC} = 5 V, T _A = 25°C	DRV5056A1-Q1	20			
			DRV5056A2-Q1	39			
			DRV5056A3-Q1	79			
B _L	Linear magnetic sensing range ⁽²⁾		DRV5056A4-Q1	158			
DL	Linear magnetic sensing range		DRV5056A1-Q1	19			mT
		V _{CC} = 3.3 V,	DRV5056A2-Q1	39			
		T _A = 25°C	DRV5056A3-Q1	78			
			DRV5056A4-Q1	155			
V _L	Linear range of output voltage ⁽³⁾			V _Q	-	V _{CC} - 0.2	V
S _{TC}	Sensitivity temperature compensation for magnets ⁽⁴⁾				0.12		%/°C
S _{LE}	Sensitivity linearity error ⁽³⁾	V _{OUT} is within V _L			±1%		
S _{RE}	Sensitivity ratiometry error ⁽⁵⁾	$T_A = 25$ °C, with respect to $V_{CC} = 3.3$ V or 5 V		-2.5%		2.5%	
S _{ΔL}	Sensitivity lifetime drift	High-temperature oper hours	rating stress for 1000		< 0.5%		


(1) B is the applied magnetic flux density.



- (2) B_L describes the minimum linear sensing range at 25°C taking into account the maximum V_Q and Sensitivity tolerances.
- (3) See the Sensitivity Linearity section.
- (4) S_{TC} describes the rate the device increases Sensitivity with temperature. For more information, see the *Sensitivity Temperature Compensation For Magnets* section.
- (5) See the Ratiometric Architecture section.


5.7 Typical Characteristics

at $T_A = 25$ °C (unless otherwise noted)




Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated








6 Detailed Description

6.1 Overview

The DRV5056-Q1 is a 3-pin linear Hall-effect sensor with fully integrated signal conditioning, temperature compensation circuits, mechanical stress cancellation, and amplifiers. The device operates from 3.3-V and 5-V ($\pm 10\%$) power supplies, measures magnetic flux density, and outputs a proportional analog voltage that is referenced to V_{CC} .

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Magnetic Flux Direction

As shown in Figure 6-1, the DRV5056-Q1 is sensitive to the magnetic field component that is perpendicular to the die inside the package.




Figure 6-1. Direction of Sensitivity

Magnetic flux that travels from the bottom to the top of the package is considered positive. This condition exists when a south magnetic pole is near the top (marked-side) of the package. Magnetic flux that travels from the top to the bottom of the package results in negative millitesla values.




Figure 6-2. The Flux Direction for Positive B

6.3.2 Magnetic Response

The DRV5056-Q1 outputs an analog voltage according to Equation 1 when in the presence of a magnetic field:

$$V_{OUT} = V_Q + B \times \left(Sensitivity_{(25^{\circ}C)} \times (1 + S_{TC} \times (T_A - 25^{\circ}C)) \right)$$
 (1)

where

- V_O is typically 600 mV
- · B is the applied magnetic flux density
- Sensitivity_(25°C) depends on the device option and V_{CC}
- S_{TC} is typically 0.12%/°C
- · T_A is the ambient temperature
- V_{OUT} is within the V_L range

As an example, consider the DRV5056A3-Q1 with V_{CC} = 3.3 V, a temperature of 50°C, and 67 mT applied. Excluding tolerances, V_{OUT} = 600 mV + 67 mT × (30 mV/mT × [1 + 0.0012/°C × (50°C – 25°C)]) = 2.67 V.

The DRV5056-Q1 only responds to the flux density of a magnetic south pole.

6.3.3 Sensitivity Linearity

The device produces a linear response when the output voltage is within the specified V_L range. Outside this range, sensitivity is reduced and nonlinear. Figure 6-3 graphs the magnetic response.




Figure 6-3. Magnetic Response

Equation 2 calculates parameter B_I, the minimum linear sensing range at 25°C taking into account the maximum quiescent voltage and sensitivity tolerances.

$$B_{L(MIN)} = \frac{V_{L(MAX)} - V_{Q(MAX)}}{S_{(MAX)}}$$
(2)

The parameter S_{LE} defines linearity error as the difference in sensitivity between any two positive B values when the output is within the V_L range.

6.3.4 Ratiometric Architecture

The DRV5056-Q1 has a ratiometric analog architecture that scales the sensitivity linearly with the power-supply voltage. For example, the sensitivity is 5% higher when V_{CC} = 5.25 V compared to V_{CC} = 5 V. This behavior enables external ADCs to digitize a more consistent value regardless of the power-supply voltage tolerance, when the ADC uses V_{CC} as its reference.

Equation 3 calculates sensitivity ratiometry error:

$$S_{RE} = 1 - \frac{S_{(VCC)} / S_{(5V)}}{V_{CC} / 5V} \text{ for } V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \qquad S_{RE} = 1 - \frac{S_{(VCC)} / S_{(3.3V)}}{V_{CC} / 3.3V} \text{ for } V_{CC} = 3 \text{ V to } 3.6 \text{ V}$$

$$(3)$$

where

- $S_{(VCC)}$ is the sensitivity at the current V_{CC} voltage $S_{(5V)}$ or $S_{(3.3V)}$ is the sensitivity when V_{CC} = 5 V or 3.3 V
- V_{CC} is the current V_{CC} voltage

6.3.5 Operating V_{CC} Ranges

The DRV5056-Q1 has two recommended operating V_{CC} ranges: 3 V to 3.6 V and 4.5 V to 5.5 V. When V_{CC} is in the middle region between 3.6 V to 4.5 V, the device continues to function, but sensitivity is less known because there is a crossover threshold near 4 V that adjusts device characteristics.

6.3.6 Sensitivity Temperature Compensation For Magnets

Magnets generally produce weaker fields as temperature increases. The DRV5056-Q1 compensates by increasing sensitivity with temperature, as defined by the parameter S_{TC} . The sensitivity at T_A = 125°C is typically 12% higher than at T_A = 25°C.

6.3.7 Power-On Time

After the V_{CC} voltage is applied, the DRV5056-Q1 requires a short initialization time before the output is set. The parameter t_{ON} describes the time from when V_{CC} crosses 3 V until OUT is within 5% of V_{Q} , with 0 mT applied and no load attached to OUT. Figure 6-4 shows this timing diagram.




Figure 6-4. t_{ON} Definition

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

6.3.8 Hall Element Location

Figure 6-5 shows the location of the sensing element inside each package option.




Figure 6-5. Hall Element Location

6.4 Device Functional Modes

The DRV5056-Q1 has one mode of operation that applies when the *Recommended Operating Conditions* are met.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Selecting the Sensitivity Option

Select the highest DRV5056-Q1 sensitivity option that can measure the required range of magnetic flux density, so that the output voltage swing is maximized.

Larger magnets and greater sensing distances can generally enable better positional accuracy than very small magnets at close distances, because magnetic flux density increases exponentially with the proximity to a magnet.

7.1.2 Temperature Compensation for Magnets

The DRV5056-Q1 temperature compensation is designed to directly compensate the average drift of neodymium (NdFeB) magnets and partially compensate ferrite magnets. The residual flux density (B_r) of a magnet typically reduces by 0.12%/°C for NdFeB, and 0.20%/°C for ferrite. When the operating temperature range of a system is reduced, temperature drift errors are also reduced.

7.1.3 Adding a Low-Pass Filter

As illustrated in the Functional Block Diagram, an RC low-pass filter can be added to the device output for the purpose of minimizing voltage noise when the full 20-kHz bandwidth is not needed. This filter can improve the signal-to-noise ratio (SNR) and overall accuracy. Do not connect a capacitor directly to the device output without a resistor in between because doing so can make the output unstable.

7.1.4 Designing for Wire Break Detection

Some systems must detect if interconnect wires become open or shorted. The DRV5056-Q1 can support this function.

First, select a sensitivity option that causes the output voltage to stay within the V₁ range during normal operation. Second, add a pullup resistor between OUT and V_{CC} . TI recommends a value between 20 k Ω to 100 k Ω , and the current through OUT must not exceed the I $_{\Omega}$ specification, including current going into an external ADC. Then, if the output voltage is ever measured to be within 150 mV of V_{CC} or GND, a fault condition exists. Figure 7-1 shows the circuit, and Table 7-1 describes fault scenarios.




Figure 7-1. Wire Fault Detection Circuit

Product Folder Links: DRV5056-Q1

Table 7-1. Fault Scenarios and the Resulting V	OUT
--	-----

FAULT SCENARIO	V _{OUT}
V _{CC} disconnects	Close to GND
GND disconnects	Close to V _{CC}
V _{CC} shorts to OUT	Close to V _{CC}
GND shorts to OUT	Close to GND

7.2 Typical Application




Figure 7-2. Unipolar Sensing Application

7.2.1 Design Requirements

Use the parameters listed in Table 7-2 for this design example.

Table 7-2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE				
V _{CC}	3.3 V				
Magnet	10-mm diameter × 6-mm long cylinder, ferrite				
Distance from magnet to sensor	From 20 mm to 3 mm				
Maximum B at the sensor at 25°C	72 mT at 3 mm				
Device option	DRV5056A3-Q1				

7.2.2 Detailed Design Procedure

This design example consists of a mechanical component that moves back and forth, an embedded magnet with the south pole facing the printed-circuit board, and a DRV5056-Q1. The DRV5056-Q1 outputs an analog voltage that describes the precise position of the component. The component must not contain ferromagnetic materials such as iron, nickel, and cobalt because these materials change the magnetic flux density at the sensor.

When designing a linear magnetic sensing system, always consider these three variables: the magnet, sensing distance, and range of the sensor. Select the DRV5056-Q1 with the highest sensitivity that has a B_L (linear magnetic sensing range) that is larger than the maximum magnetic flux density in the application.

Magnets are made from various ferromagnetic materials that have tradeoffs in cost, drift with temperature, absolute maximum temperature ratings, remanence or residual induction (B_r), and coercivity (H_c). The B_r and the dimensions of a magnet determine the magnetic flux density (B) produced in 3-dimensional space. For simple magnet shapes, such as rectangular blocks and cylinders, there are simple equations that solve B at a given distance centered with the magnet. Figure 7-3 shows diagrams for Equation 4 and Equation 5.




Figure 7-3. Rectangular Block and Cylinder Magnets

Use Equation 4 for the rectangular block shown in Figure 7-3:

$$\overrightarrow{\mathbf{B}} = \frac{\mathsf{B_r}}{\pi} \left(\arctan \left(\frac{\mathsf{WL}}{2\mathsf{D}\sqrt{4\mathsf{D}^2 + \mathsf{W}^2 + \mathsf{L}^2}} \right) - \arctan \left(\frac{\mathsf{WL}}{2(\mathsf{D} + \mathsf{T})\sqrt{4(\mathsf{D} + \mathsf{T})^2 + \mathsf{W}^2 + \mathsf{L}^2}} \right) \right) \tag{4}$$

Use Equation 5 for the cylinder shown in Figure 7-3:

$$\vec{\mathbf{B}} = \frac{B_r}{2} \left(\frac{D + T}{\sqrt{(0.5C)^2 + (D + T)^2}} - \frac{D}{\sqrt{(0.5C)^2 + D^2}} \right)$$
 (5)

where

- · W is width
- · L is length
- T is thickness (the direction of magnetization)
- · D is distance
- · C is diameter

7.2.3 Application Curve

Figure 7-4 shows the magnetic flux density versus distance for a 10-mm × 6-mm cylinder ferrite magnet.



Figure 7-4. Magnetic Profile of a 10-mm × 6-mm Cylindrical Ferrite Magnet

7.3 Best System Practices

Because the Hall element is sensitive to magnetic fields that are perpendicular to the top of the package, a correct magnet approach must be used for the sensor to detect the field. Figure 7-5 illustrates correct and incorrect approaches.






Figure 7-5. Correct and Incorrect Magnet Approaches

7.4 Power Supply Recommendations

A decoupling capacitor close to the device must be used to provide local energy with minimal inductance. TI recommends using a ceramic capacitor with a value of at least $0.01 \, \mu F$.

7.5 Layout

7.5.1 Layout Guidelines

Magnetic fields pass through most nonferromagnetic materials with no significant disturbance. Embedding Hall-effect sensors within plastic or aluminum enclosures and sensing magnets on the outside is common practice. Magnetic fields also easily pass through most printed-circuit boards, which makes placing the magnet on the opposite side possible.

7.5.2 Layout Examples




Figure 7-6. Layout Examples



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Incremental rotary encoder design considerations application note
- Texas Instruments, Using linear hall effect sensors to measure angle application note
- Texas Instruments, Angle measurements with linear hall effect sensors

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (August 2018) to Revision B (December 2024)	Page
Updated the numbering format for tables, figures, and cross-references throughout the document	
Added Functional Safety information to the <i>Features</i> section	
Changed Device Information table to Package Information	1
Added Y-axis title to Figure 5-5	6
Changed What to Do and What Not to Do section to Best System Practices	
Changes from Revision * (January 2018) to Revision A (August 2018)	Page
Released to production	1

Product Folder Links: DRV5056-Q1



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



www.ti.com 6-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV5056A1EDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	56A1Z	Samples
DRV5056A1ELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	56A1Z	Samples
DRV5056A1ELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	56A1Z	Samples
DRV5056A2EDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	56A2Z	Samples
DRV5056A2ELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	56A2Z	Samples
DRV5056A2ELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	56A2Z	Samples
DRV5056A3EDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	56A3Z	Samples
DRV5056A3ELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	56A3Z	Samples
DRV5056A3ELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	56A3Z	Samples
DRV5056A4EDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	56A4Z	Samples
DRV5056A4ELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	56A4Z	Samples
DRV5056A4ELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	56A4Z	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

PACKAGE OPTION ADDENDUM

www.ti.com 6-Sep-2023

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DRV5056-Q1:

Catalog: DRV5056

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Jan-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV5056A1EDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5056A2EDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5056A3EDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3

www.ti.com 9-Jan-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV5056A1EDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
DRV5056A2EDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
DRV5056A3EDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0



TRANSISTOR OUTLINE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.



TRANSISTOR OUTLINE




TRANSISTOR OUTLINE





SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.
- 5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated