

SNOSAS3A-OCTOBER 2010-REVISED APRIL 2013

DS26C32AMQML Quad Differential Line Receiver

Check for Samples: DS26C32AMQML

FEATURES


- CMOS Design for Low Power
- ±0.2V Sensitivity Over Input Common Mode Voltage Range
- Input Fail-Safe Circuitry
- Inputs Won't Load Line When V_{CC} = 0V
- Meets the Requirements of EIA Standard RS-422
- TRI-STATE Outputs for Connection to System
 Buses

DESCRIPTION

The DS26C32A is a quad differential line receiver designed to meet the RS-422, RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission, while retaining the low power characteristics of CMOS.

The DS26C32A has an input sensitivity of 200 mV over the common mode input voltage range of \pm 7V. The DS26C32A features internal pull-up and pull-down resistors which prevent output oscillation on unused channels.

The DS26C32A provides an enable and disable function common to all four receivers, and features TRI-STATE outputs with 6 mA source and sink capability. This product is pin compatible with the DS26LS32A and the AM26LS32.



CONNECTION DIAGRAMS


Figure 1. CDIP and CLGA Packages-Top View See Package Numbers NFE0016A, NAC0016A, or NAD0016A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.


TEXAS INSTRUMENTS

SNOSAS3A-OCTOBER 2010-REVISED APRIL 2013









Truth Table ⁽¹⁾

ENABLE	ENABLE	Input	Output
L	Н	X	Z
	Other	V _{ID} ≥ V _{Th} (Max)	Н
Combinations of Enable Inputs		V _{ID} ≤ V _{Th} (Min)	L
Enabl		Open	Н

(1) Z = TRI-STATE



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



SNOSAS3A-OCTOBER 2010-REVISED APRIL 2013

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage (V _{CC})	7V
Common Mode Range (V _{CM})	±14V
Differential Input Voltage (V _{Diff})	±14V
Enable Input Voltage (V)	7V
Storage Temperature Range (T Stg)	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$
Lead Temperature (Soldering 4 sec.)	260°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not verify specific performance limits. For verified specifications and test conditions, see the Electrical Characteristics. The verified specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) Unless otherwise specified, all voltages are referenced to ground.

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	4.50	5.50	V
Operating Temperature Range (T _A)	-55	+125	°C

Quality Conformance Inspection

Table 1. Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

DS26C32AM Electrical Characteristics DC Parameters

Parameter		Parameter Test Conditions No		Min	Мах	Unit	Sub- groups
V _{TH}	Minimum Differential Input Voltage	V_{CC} = 5V, V_{O} = V_{OH} or V_{OL} , -7 < V_{CM} < +7		-200	+200	mV	1, 2, 3
RI	Input Resistance	V_{CC} = 5V, -7 < V_{CM} < +7, One input AC Gnd		4.5	11	KΩ	1, 2, 3
l _l	Input Current	$V_{CC} = 5V, V_I = +10V,$ Other Input = Gnd			+1.8	mA	1, 2, 3
		$V_{CC} = 5V, V_I = -10V,$ Other Input = Gnd			-2.7	mA	1, 2, 3
V _{OH}	Logical "1" Output Voltage	$V_{CC} = 4.5V, V_{Diff} = +1V, \label{eq:V_CC} I_O = -6.0mA$		3.8		V	1, 2, 3
V _{OL}	Logical "0" Output Voltage	V_{CC} = 5.5V, V_{CC} = Max, V_{Diff} = -1V, I_O = 6.0mA			0.3	V	1, 2, 3

Copyright © 2010-2013, Texas Instruments Incorporated



DS26C32AM Electrical Characteristics DC Parameters (continued)

Parameter		rameter Test Conditions		Min	Max	Unit	Sub- groups
V _{IH} Minimum Enable High Level Voltage			(1)	2.0		V	1, 2, 3
V _{IL}	Maximum Enable Low Level Voltage		(1)		0.8	V	1, 2, 3
I _{OZ}	Maximum TRI-STATE Output Leakage Current	$V_O = V_{CC}$ or Gnd, Enable = V _{IL} , Enable = V _{IH}			±5.0	μA	1, 2, 3
I _I	Maximum Enable Input Current	$V_{I} = V_{CC}$ or Gnd			±1.0	μA	1, 2, 3
I _{CC}	Quiescent Power Supply Current	$V_{\text{Diff}} = +1V, V_{\text{CC}} = 5.5V$			25	mA	1, 2, 3

(1) Parameter tested Go-No-Go only.

DS26C32AM Electrical Characteristics AC Parameters - Propagation Delay Time

The following conditions apply, unless otherwise specified. $V_{CC} = 5V \pm 10\%$, $C_{CL} = 50pF$, $V_{Diff} = 2.5V$


Parameter		Parameter Test Conditions		Min	Max	Unit	Sub- groups
t _{PLH}	Input to Output Prop Delay	$V_{CM} = 0V$			35	ns	9, 10, 11
t _{PHL}	Input to Output Prop Delay	$V_{CM} = 0V$			35	ns	9, 10, 11
t _{Rise}	Output Rise Time	$V_{CM} = 0V$			9	ns	9, 10, 11
t _{Fall}	Output Fall Time	$V_{CM} = 0V$			9	ns	9, 10, 11
t _{PLZ}	Output Disable Time	R _L = 1000Ω			29	ns	9, 10, 11
t _{PZL}	Output Enable Time	R _L = 1000Ω			29	ns	9, 10, 11
t _{PHZ}	Output Disable Time	R _L = 1000Ω			29	ns	9, 10, 11
t _{PZH}	Output Enable Time	R _L = 1000Ω			29	ns	9, 10, 11

Copyright © 2010–2013, Texas Instruments Incorporated





Typical Performance Characteristics



1.0

0.8

0.6

0.4

0.2

0.0

6.72

6.70

6.68

6.66

6.64

6.60 -

100

75

50

25

0

-25

-50

-75

-100 -

INPUT RESISTANCE - kΩ

R N 6.62

 $V_{\text{TL}},~V_{\text{H}\gamma}$ - TRANSITION VOLTAGE - mV

, тн,

6


0

l_{ol}

5


OUTPUT LOW VOLTAGE - V

VoL




-40





www.ti.com






 $\ensuremath{\mathsf{C}}_{\ensuremath{\mathsf{L}}}$ includes load and test jig capacitance.


 S_1 = V_{CC} for $_{tPZL},$ and t_{PLZ} measurements.

 S_1 = Gnd for t_{PZH} , and t_{PHZ} measurements.

Figure 18. Test Circuit for TRI-STATE Output Tests











TYPICAL APPLICATIONS







www.ti.com

REVISION HISTORY

Released	Revision	Section	Changes
10/26/2010	*	New Release, Corporate format	MDS data sheets converted into one Corp. data sheet format. MNDS26C32AM-X Rev 0B0 will be archived.
4/15/2013	А		Changed layout of National Data Sheet to TI format



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material			Device Marking (4/5)	Samples
5962-9164001M2A	ACTIVE	LCCC	NAJ	20	50	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	DS26C32AME /883 Q 5962-91640 01M2A ACO 01M2A >T	Samples
5962-9164001MEA	ACTIVE	CDIP	NFE	16	25	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	DS26C32AMJ/883 5962-9164001MEA Q	Samples
5962-9164001MFA	ACTIVE	CFP	NAD	16	19	Non-RoHS & Green	S Call TI Level-1-NA-UNLIM -55 to 125		DS26C32AMW /883 Q 5962-91640 01MFA ACO 01MFA >T	Samples	
5962-9164001MXA	ACTIVE	CFP	NAC	16	88	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	DS26C32AMWG /883 Q 5962-91640 01MXA ACO 01MXA >T	Samples
DS26C32A MD8	ACTIVE	DIESALE	Y	0	100	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
DS26C32AME/883	ACTIVE	LCCC	NAJ	20	50	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	DS26C32AME /883 Q 5962-91640 01M2A ACO 01M2A >T	Samples
DS26C32AMJ/883	ACTIVE	CDIP	NFE	16	25	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	DS26C32AMJ/883 5962-9164001MEA Q	Samples
DS26C32AMW/883	ACTIVE	CFP	NAD	16	19	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	DS26C32AMW /883 Q 5962-91640 01MFA ACO 01MFA >T	Samples
DS26C32AMWG/883	ACTIVE	CFP	NAC	16	88	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	DS26C32AMWG /883 Q 5962-91640 01MXA ACO 01MXA >T	Samples

PACKAGE OPTION ADDENDUM



⁽¹⁾ The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS

www.ti.com

1-Aug-2023

TUBE




- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9164001M2A	NAJ	LCCC	20	50	470	11	3810	0
5962-9164001MEA	NFE	CDIP	16	25	506.98	15.24	13440	NA
5962-9164001MFA	NAD	CFP	16	19	502	23	9398	9.78
DS26C32AME/883	NAJ	LCCC	20	50	470	11	3810	0
DS26C32AMJ/883	NFE	CDIP	16	25	506.98	15.24	13440	NA
DS26C32AMW/883	NAD	CFP	16	19	502	23	9398	9.78

MECHANICAL DATA

NAJ0020A






NAC0016A



PACKAGE OUTLINE

CFP - 2.33mm max height

CERAMIC FLATPACK



NOTES:

- Controlling dimension is Inch. Values in [] are milimeters. Dimensions in () for reference only.
 For solder thickness and composition, see the "Lead Finish Composition/Thickness" link in the packaging section of the
- Texas Instruments website 3. Lead 1 identification shall be:
- a) A notch or other mark within this area
- b) A tab on lead 1, either side
- 4. No JEDEC registration as of December 2021




NAC0016A

EXAMPLE BOARD LAYOUT

CFP - 2.33mm max height

CERAMIC FLATPACK






	REVISIONS											
REV	DESCRIPTION	E.C.N.	DATE	BY/APP'D								
Α	RELEASE TO DOCUMENT CONTROL	2197879	12/30/2021	TINA TRAN / ANIS FAUZI								
В	NO CHANGE TO DRAWING; REVISION FOR YODA RELEASE;	2198832	02/15/2022	K. SINCERBOX								
С	.387±.003 WAS .39000±.00012;	2200917	08/08/2022	D. CHIN / K. SINCERBOX								


SCALE	size A	4215108	C	PAGE 4 of 4
		• •		

MECHANICAL DATA

NFE0016A









IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated