

PRECISION MICROPOWER SHUNT VOLTAGE REFERENCE

Check for Samples: LM4040-EP

FEATURES

- Fixed Output Voltage of 2.5 V
- Tight Output Tolerances and Low Temperature Coefficient
 - Max 0.65%, 100 ppm/°C
- Low Output Noise: 35 μV_{RMS} Typ
- Wide Operating Current Range: 45 μA Typ to 15 mA
- Stable With All Capacitive Loads; No Output Capacitor Required


APPLICATIONS

- Data-Acquisition Systems
- Power Supplies and Power-Supply Monitors
- Instrumentation and Test Equipment
- Process Controls
- Precision Audio
- Automotive Electronics
- Energy Management
- Battery-Powered Equipment

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

DBZ (SOT-23) PACKAGE (TOP VIEW)



- * Pin 3 is attached to substrate and must be connected to ANODE or left open.
- (1) Custom temperature ranges available

DESCRIPTION/ORDERING INFORMATION

The LM4040 series of shunt voltage references are versatile, easy-to-use references that cater to a vast array of applications. The 2-pin fixed-output device requires no external capacitors for operation and is stable with all capacitive loads. Additionally, the reference offers low dynamic impedance, low noise, and low temperature coefficient to ensure a stable output voltage over a wide range of operating currents and temperatures. The LM4040 uses fuse and Zener-zap reverse breakdown voltage trim during wafer sort to offer an output voltage tolerance of 0.65%.

Packaged in a space-saving SOT-23-3 package and requiring a minimum current of 45 μ A (typ), the LM4040 also is ideal for portable applications. The LM4040C25 is characterized for operation over an ambient temperature range of –55°C to 125°C.

ORDERING INFORMATION(1)

T _A	DEVICE GRADE	V _{KA}	PACKAC	GE .	ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾
–55°C to 125°C	0.65% initial accuracy and 100 ppm/°C temperature coefficient	2.5 V	SOT-23-3 (DBZ)	Reel of 250	LM4040C25MDBZTEP	SAGU


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) The actual top-side marking has one additional character that designates the wafer fab/assembly site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTIONAL BLOCK DIAGRAM



Absolute Maximum Ratings(1)

over free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
IZ	Continuous cathode current	-10	25	mA
T_{J}	Operating virtual junction temperature		150	°C
T _{stg}	Storage temperature range	- 65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		LM4040	
	THERMAL METRIC(1)	DBZ	UNITS
		3 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	320.8	
θ_{JC}	Junction-to-case thermal resistance	98.2	
θ_{JB}	Junction-to-board thermal resistance (3)	53.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter (4)	3.3	
ΨЈВ	Junction-to-board characterization parameter ⁽⁵⁾	51.8	

- For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7). The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted
- from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).



Recommended Operating Conditions

		MIN	MAX	UNIT
I_Z	Cathode current	See (1)	15	mA
TA	Free-air temperature	– 55	125	°C

⁽¹⁾ See parametric tables

Electrical Characteristics

at extended temperature range, full-range $T_A = -55^{\circ}C$ to $125^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
Vz	Reverse breakdown voltage	I _Z = 100 μA	25°C		2.5		V	
۸۱/	Reverse breakdown voltage	1 100	25°C	-16		16	mV	
ΔV_Z	tolerance	$I_Z = 100 \mu A$	Full range	-42		42		
L .	Minimum cathode current		25°C		45	75	μA	
$I_{Z,min}$	willimum cathode current		Full range			82	μΑ	
		$I_Z = 10 \text{ mA}$	25°C	±20				
α	Average temperature coefficient of	1 1 m A	25°C		±15		ppm/°C	
α_{VZ}	reverse breakdown voltage	$I_Z = 1 \text{ mA}$	Full range			±100		
		I _Z = 100 μA	25°C		±15			
			25°C		0.3	0.8	mV	
$\frac{\Delta V_Z}{\Delta I_Z}$	Reverse breakdown voltage change with cathode current change	$I_{Z,min} < I_Z < 1 \text{ mA}$	Full range			1.1		
ΔI_Z		1 m \ < 1 < 15 m \	25°C		2.5	6		
		1 mA < I _Z < 15 mA	Full range			9		
Z _Z	Reverse dynamic impedance	$I_Z = 1 \text{ mA, f} = 120 \text{ Hz,}$ $I_{AC} = 0.1 I_Z$	25°C		0.3		Ω	
e_N	Wideband noise	$I_Z = 100 \mu A$, 10 Hz \le f \le 10 kHz	25°C		35		μV_{RMS}	
	Long-term stability of reverse breakdown voltage	t = 1000 h, T _A = 25°C ± 0.1°C, I _Z = 100 μA			120		ppm	
V _{HYST}	Thermal hysteresis (1)	$\Delta T_A = -55^{\circ}C$ to 125°C			0.08		%	

⁽¹⁾ Thermal hysteresis is defined as $V_{Z,25^{\circ}C}$ (after cycling to $-55^{\circ}C$) – $V_{Z,25^{\circ}C}$ (after cycling to $125^{\circ}C$).



TYPICAL CHARACTERISTICS




Figure 1. Change in Vz vs Change in Temperature




Figure 3. Output Impedance vs Frequency




Figure 5. Noise Voltage vs Frequency




Figure 2. Output Impedance vs Frequency




Figure 4. Cathode Current vs Reverse Voltage




Figure 6. Start-Up Characteristics



APPLICATION INFORMATION

Start-Up Characteristics




Figure 7. Test Circuit

Output Capacitor

The LM4040 does not require an output capacitor across cathode and anode for stability. However, if an output bypass capacitor is desired, the LM4040 is designed to be stable with all capacitive loads.

SOT-23 Connections

There is a parasitic Schottky diode connected between pins 2 and 3 of the SOT-23 packaged device. Thus, pin 3 of the SOT-23 package must be left floating or connected to pin 2.

Cathode and Load Currents

In a typical shunt-regulator configuration (see Figure 8), an external resistor, R_S , is connected between the supply and the cathode of the LM4040. R_S must be set properly, as it sets the total current available to supply the load (I_L) and bias the LM4040 (I_Z). In all cases, I_Z must stay within a specified range for proper operation of the reference. Taking into consideration one extreme in the variation of the load and supply voltage (maximum I_L and minimum V_S), R_S must be small enough to supply the minimum I_Z required for operation of the regulator, as given by data-sheet parameters. At the other extreme, maximum V_S and minimum I_L , R_S must be large enough to limit I_Z to less than its maximum-rated value of 15 mA.

R_S is calculated according to Equation 1:

$$R_{s} = \frac{(V_{s} - V_{z})}{(I_{L} + I_{z})} \tag{1}$$




Figure 8. Shunt Regulator

www.ti.com 25-Nov-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM4040C25MDBZTEP	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SAGU	Samples
V62/11615-01XE	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		SAGU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 25-Nov-2024

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4040C25MDBZTEP	SOT-23	DBZ	3	250	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4040C25MDBZTEP	SOT-23	DBZ	3	250	200.0	183.0	25.0



SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.
- 5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated