





Texas Instruments

SN54ACT74, SN74ACT74 SCAS520I – AUGUST 1995 – REVISED JULY 2024

# SNx4ACT74 Dual Positive-Edge-Triggered D-Type Flip-Flops

### **1** Features

- 4.5V to 5.5V V<sub>CC</sub> operation
- Inputs accept voltages to 5.5V
- Max t<sub>pd</sub> of 10.5 ns at 5V
- Inputs are TTL-voltage compatible


### 2 Description

The 'ACT74 dual positive-edge-triggered devices are D-type flip-flops.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE (2)	BODY SIZE <sup>(3)</sup>
	PW (TSSOP, 14)	5mm × 6.4mm	5mm × 4.40mm
	D (SOIC, 14)	OIC, 14) 8.65mm × 6mm	
SNx4ACT74	DB (SSOP, 14)	6.2mm × 7.8mm	6.2mm × 5.3mm
	N (PDIP, 14)	19.3mm × 9.4mm	19.3mm × 6.35mm
	NS (SOP, 14)	10.2mm × 7.8mm	10.3mm × 5.3mm

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)




## **Table of Contents**

1 Features 2 Description	
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	4
4.2 Recommended Operating Conditions	4
4.3 Thermal Information	4
4.4 Electrical Characteristics	5
4.5 Timing Requirements	5
4.6 Switching Characteristics	
4.7 Operating Characteristics	
5 Parameter Measurement Information	
6 Detailed Description	8
6.1 Overview	
6.2 Functional Block Diagram	


6.3 Device Functional Modes	8
7 Application and Implementation	9
7.1 Power Supply Recommendations	9
7.2 Layout	9
8 Device and Documentation Support	10
8.1 Documentation Support (Analog)	10
8.2 Receiving Notification of Documentation Updates.	10
8.3 Support Resources	10
8.4 Trademarks	10
8.5 Electrostatic Discharge Caution	10
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	11



## **3 Pin Configuration and Functions**



NS, PW (Top View)



SN54ACT74 FK Package (Top View)

P	IN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
1 CLR	1	Input	Channel 1, Clear Input, Active Low
1D	2	Input	Channel 1, Data Input
1CLK	3	Input	Channel 1, Positive edge triggered clock input
1 PRE	4	Input	Channel 1, Preset Input, Active Low
1Q	5	Output	Channel 1, Output
1 Q	6	Output	Channel 1, Inverted Output
GND	7	_	Ground
2 <u>Q</u>	8	Output	Channel 2, Inverted Output
2Q	9	Output	Channel 2, Output
2 PRE	10	Input	Channel 2, Preset Input, Active Low
2CLK	11	Input	Channel 2, Positive edge triggered clock input
2D	12	Input	Channel 2, Data Input
2 CLR	13	Input	Channel 2, Clear Input, Active Low
V <sub>CC</sub>	14	_	Positive Supply

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



### 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V	
Vo	Voltage range applied to any output in the high-	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	$(V_{I} < 0 \text{ or } V_{I} > V_{CC})$		±20	mA
I <sub>ОК</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
lo	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through $V_{CC}$ or GND		±200	mA	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

### 4.2 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)

		SN54AC	T74	SN74ACT74		UNIT
		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-24	mA
I <sub>OL</sub>	Low-level output current		24		24	mA
Δt/Δv	Input transition rise and fall rate		8		8	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

### 4.3 Thermal Information

		D (SOIC)	DB (SSOP)	N (PDIP)	NS (SOP)	PW (TSSOP)	
THERMAL METRIC		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	UNIT
$R_{\theta J A}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	119.9	96	80	76	145.7	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.



### 4.4 Electrical Characteristics

DADAMETED	TEST CONDITIONS	V	٦	r <sub>A</sub> = 25°C		SN54A0	CT74	SN74ACT74		
PARAMETER		V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	L = 50 ··· A	4.5 V	4.4	4.49		4.4		4.4		
	I <sub>OH</sub> = –50 μA	5.5 V	5.4	5.49		5.4		5.4		
	L = 24 mA	4.5 V	3.86			3.7		3.76		V
V <sub>OH</sub>	I <sub>OH</sub> = -24 mA	5.5 V	4.86			4.7		4.76		v
	I <sub>OH</sub> = -50 mA† <sup>(1)</sup>	5.5 V				3.86				
	I <sub>OH</sub> = -75 mA† <sup>(1)</sup>	5.5 V						3.85		
	I <sub>OL</sub> = 50 μA	4.5 V		0.001	0.1		0.1		0.1	
		5.5 V		0.001	0.1		0.1		0.1	
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5		0.44	N
V <sub>OL</sub>		5.5 V			0.36		0.5		0.44	V
	I <sub>OL</sub> = 50 mA† <sup>(1)</sup>	5.5 V					1.65			
	I <sub>OL</sub> = 75 mA† <sup>(1)</sup>	5.5 V							1.65	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			2		40		20	μA
$\Delta I_{CC\ddagger}^{(2)}$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.6			1.6		1.5	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3						pF

over recommended operating free-air temperature range (unless otherwise noted)

(1) Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

(2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

### 4.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			T <sub>A</sub> = 25°C		SN54ACT74		SN74ACT74		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
f <sub>clock</sub>	Clock frequency			145		85		125	MHz	
+	Pulse duration	PRE or CLR low	5		7		6		20	
<sup>t</sup> w		CLK	5		7		6		ns	
	Setup time, data before CLK↑	Data	3		4		3.5			
t <sub>su</sub>	Setup time, data before CLK		0		0.5		0		ns	
t <sub>h</sub>	Hold time, data after CLK↑	PRE or CLR inactive	1		1		1		ns	

### 4.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			SN54ACT74				SN74ACT74						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C		MIN	МАХ	T <sub>A</sub> = 2	T <sub>A</sub> = 25°C		MIN	мах	UNIT	
		(0011 01)	MIN	ТҮР	MAX	IVITIN	IVIAA	MIN	TYP	MAX		IVIAA	
f <sub>max</sub>			145	210		85		145	210		125		MHz
t <sub>PLH</sub>	PRE or	Q or $\overline{Q}$	1	5.5	9.5	1	11.5	3	5.5	9.5	2.5	10.5	
t <sub>PHL</sub>	CLR		1	6	10	1	12.5	3	6	10	3	11.5	ns
t <sub>PLH</sub>	CLK	Q or $\overline{Q}$	1	7.5	11	1	14	4	7.5	11	4	13	ns
t <sub>PHL</sub>			1	6	10	1	12	3.5	6	10	3	11.5	115

Copyright © 2024 Texas Instruments Incorporated



## 4.7 Operating Characteristics

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

PARAMETER		TES	TEST CONDITIONS		
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 1 MHz	45	pF



### **5 Parameter Measurement Information**

C<sub>L</sub> includes probe and jig capacitance. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, ZO = 50  $\Omega$ , tr  $\leq$  2.5 ns, tf  $\leq$  2.5 ns. The outputs are measured one at a time with one input transition per measurement.




Figure 5-1. Load Circuit and Voltage Waveforms

Note

A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, ZO = 50  $\Omega$ , tr  $\leq$  2.5 ns, tf  $\leq$  2.5 ns.

C. The outputs are measured one at a time with one input transition per measurement.



### 6 Detailed Description

### 6.1 Overview

A low level at the preset ( $\overrightarrow{PRE}$ ) or clear ( $\overrightarrow{CLR}$ ) input sets or resets the outputs, regardless of the levels of the other inputs. When  $\overrightarrow{PRE}$  and  $\overrightarrow{CLR}$  are inactive (high), data at the data (D) input meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at D can be changed without affecting the levels at the outputs.

### 6.2 Functional Block Diagram




Figure 6-1. Logic Diagram (Positive Logic)

### 6.3 Device Functional Modes

Tabi	Table 6-1. Function Table (each inp-hop)									
	INPUTS									
PRE	CLR	CLK	Q	Q						
L	Н	Х	Х	Н	L					
Н	L	Х	Х	L	н					
L	L	Х	Х	H1	H1					
Н	Н	$\uparrow$	Н	н	L					
Н	н	<b>↑</b>	L	L	Н					
Н	н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$					

## Table 6-1. Function Table (each flip-flop)

1. This configuration is nonstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

### 7.2 Layout

### 7.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

#### 7.2.2 Layout Example




Figure 7-1. Example Layout for the in the SNx4ACT74 Package



### 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Documentation Support (Analog)

#### 8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54ACT74	Click here	Click here	Click here	Click here	Click here	
SN74ACT74	Click here	Click here	Click here	Click here	Click here	

#### Table 8-1. Related Links

### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision H (October 2003) to Revision I (July 2024)

- Updated the numbering format for tables, figures, and cross-references throughout the document......1

Page



## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8752501M2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8752501M2A SNJ54ACT 74FK	Samples
5962-8752501MCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8752501MC A SNJ54ACT74J	Samples
5962-8752501MDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8752501MD A SNJ54ACT74W	Samples
SN74ACT74D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85	ACT74	
SN74ACT74DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD74	Samples
SN74ACT74DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT74	Samples
SN74ACT74N	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74ACT74N	Samples
SN74ACT74NE4	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74ACT74N	Samples
SN74ACT74NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT74	Samples
SN74ACT74PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85	AD74	
SN74ACT74PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD74	Samples
SN74ACT74PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD74	Samples
SNJ54ACT74FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8752501M2A SNJ54ACT 74FK	Samples
SNJ54ACT74J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8752501MC A SNJ54ACT74J	Samples
SNJ54ACT74W	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8752501MD A SNJ54ACT74W	Samples

## PACKAGE OPTION ADDENDUM



(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ACT74, SN74ACT74 :

Catalog : SN74ACT74

- Enhanced Product : SN74ACT74-EP, SN74ACT74-EP
- Military : SN54ACT74



www.ti.com

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT74DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74ACT74DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74ACT74DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74ACT74NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74ACT74PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74ACT74PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74ACT74PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74ACT74PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

19-Dec-2024




All dimensions are nominal		~					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT74DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74ACT74DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74ACT74DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74ACT74NSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74ACT74PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74ACT74PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74ACT74PWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74ACT74PWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0

## TEXAS INSTRUMENTS

www.ti.com

19-Dec-2024

### TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-8752501M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8752501MDA	W	CFP	14	25	506.98	26.16	6220	NA
SN74ACT74N	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT74N	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT74NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74ACT74NE4	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54ACT74FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ACT74W	W	CFP	14	25	506.98	26.16	6220	NA

# **D0014A**



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0014A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



# **DB0014A**



# **PACKAGE OUTLINE**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



# DB0014A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0014A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



# FK 20

## 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.



# J0014A

# **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **PW0014A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0014A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0014A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated