

14.2-GBPS Dual Channel, Dual Mode Linear Equalizer

Check for Samples: [SN65LVCP1412](#)

FEATURES

- Dual Channel, Uni-Directional, Multi-Rate, Dual-Mode Linear Equalizer with Operation up to 14.2Gbps Serial Data Rate for Backplane and Cable Interconnects
- Linear Equalization Increases Link Margin for Systems Implementing Decision Feedback Equalizers (DFE)
- 18dB Analog Equalization at 7.1GHz with 1dB Step Control for Backplane Mode or Cable Mode
- Output Linear Dynamic Range: 1200mV
- Bandwidth: >20GHz – Typical
- Better than 15dB Return Loss at 7.1GHz
- Supports Out-of-Band (OOB) Signaling
- Low Power: Typically 75mW per Channel at 2.5V VCC
- 24-Terminal QFN (Quad Flatpack, No-Lead) 4mm x 5mm x 0.75mm; 0.5mm Terminal Pitch

- Excellent Impedance Matching to 100Ω Differential PCB Transmission Lines
- GPIO or I²C Control
- 2.5V and 3.3V±5% Single Power Supply
- 2kV ESD (HBM)
- Flow-Through Pin-Out Provides Ease of Routing
- Small Package Size Saves Board Space

APPLICATIONS

- High Speed Links in Telecommunication and Data communication
- Backplane and Cable Interconnects for 10GbE, 16GFC, 10G SONET, SAS, SATA, CPRI, OBSAI, Infiniband, 10GBase-KR, and XFI/SFI

DESCRIPTION

The SN65LVCP1412 is an asynchronous, protocol-agnostic, low latency, two-channel linear equalizer optimized for use up to 14.2Gbps and compensates for losses in backplane or active cable applications. The architecture of SN65LVCP1412 is designed to work with an ASIC or a FPGA with digital equalization employing Decision Feedback Equalizers (DFE). SN65LVCP1412 linear equalizer preserves the shape of the transmitted signal ensuring optimum DFE performance. SN65LVCP1412 provides a low power solution while at the same time extending the effectiveness of DFE.

SN65LVCP1412 is configurable via I²C or GPIO interface. Using the I²C interface of the SN65LVCP1412 enables the user to control independently the Equalization, Path Gain, and Output Dynamic Range for each individual channel. In GPIO mode, Equalization, Path Gain, and Output Dynamic Range can be set for all channels using the GPIO Input pins.

SN65LVCP1412 outputs can be disabled independently via I²C.

The SN65LVCP1412 operates from a single 2.5V or 3.3V power supply.

The package for the SN65LVCP1412 is a 24 pin 4mm x 5mm x 0.75mm QFN (Quad Flatpack, No-lead) lead-free package with 0.5mm pitch, and characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN65LVCP1412

SLLSED2 – SEPTEMBER 2012

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




Figure 1. Typical Backplane Application – Trace Mode




Figure 2. Typical Cable Application – Cable Mode

BLOCK DIAGRAM (GPIO or I²C Mode)

A simplified block diagram of the SN65LVCP1412 is shown in Figure 3 for GPIO or I²C input control mode. This compact, low power, 14.2Gbps dual-channel dual-mode linear analog equalizer consists of two high-speed data paths and an input GPIO pin logic-control block and a two-wire interface with a control-logic block.




Figure 3. Simplified Block Diagram of the SN65LVCP1412

SN65LVCP1412

SLLSED2 – SEPTEMBER 2012

www.ti.com

PACKAGE

The package pin locations and assignments are shown in Figure 4. The SN65LVCP1412 is packaged in a 4mm x 5mm x 0.75mm, 24 pin, 0.5mm pitch lead-free QFN.




Figure 4. Package Drawing (Top View)

PIN DESCRIPTIONS

PINS		DIRECTION TYPE SUPPLY	DESCRIPTION
NAME	NO.		
DIFFERENTIAL HIGH-SPEED I/O			
INO_P INO_N	2 3	Input, (with 50 Ω termination to input common mode)	Differential input, lane 0
IN1_P IN1_N	5 6	Input, (with 50 Ω termination to input common mode)	Differential input, lane 1
OUT0_P OUT0_N	18 17	Output	Differential output, lane 0
OUT1_P OUT1_N	15 14	Output	Differential output, lane 1
CONTROL SIGNALS			
SDA	8	Input Output, Open drain	GPIO mode No action needed I²C mode I ² C data. Connect a 10kΩ pull-up resistor externally
DRV_PK#/SCL	9	Input. (with 200kΩ pull-up)	GPIO mode HIGH: disable Driver peaking LOW: enables Driver 6dB AC peaking I²C mode I ² C clock. Connect a 10kΩ pull-up resistor externally
I2C_EN	10	Input, (with 200kΩ pull-down) 2.5V/3.3V CMOS	Configures the device operation for I ² C or GPIO mode: HIGH: enables I ² C mode LOW: enables GPIO mode

PIN DESCRIPTIONS (continued)

PINS		DIRECTION TYPE SUPPLY	DESCRIPTION																															
NAME	NO.																																	
VOD/CS	11	Input, (with 200kΩ pull-down) 2.5V/3.3V CMOS	GPIO mode HIGH: set high VOD range LOW: set low VOD range	I²C mode HIGH: acts as Chip Select LOW: disables I ² C interface																														
REXT	12	Input, Analog	External Bias Resistor: 1,200 Ω to GND																															
EQ0/ADD0	20	Input, 2.5V/3.3V CMOS - 3-state	GPIO mode Working with EQ1 to determine input EQ gain.	I²C mode ADD0 along with pins ADD1 and ADD2 comprise the three bits of I ² C slave address. ADD2:ADD1:ADD0:XXX																														
EQ1/ADD1	21	Input, 2.5V/3.3V CMOS - 3-state	GPIO mode Working with EQ0 to determine input EQ gain steps of approximately 2dB	I²C mode ADD1 along with pins ADD0 and ADD2 comprise the three bits of I ² C slave address ADD2:ADD1:ADD0:XXX																														
			<table border="1"> <thead> <tr> <th>EQ1</th> <th>EQ0</th> <th>EQ GAIN</th> </tr> </thead> <tbody> <tr><td>GND</td><td>GND</td><td>000</td></tr> <tr><td>GND</td><td>HiZ</td><td>000</td></tr> <tr><td>GND</td><td>VCC</td><td>001</td></tr> <tr><td>HiZ</td><td>GND</td><td>010</td></tr> <tr><td>HiZ</td><td>HiZ</td><td>011</td></tr> <tr><td>HiZ</td><td>VCC</td><td>100</td></tr> <tr><td>VCC</td><td>GND</td><td>101</td></tr> <tr><td>VCC</td><td>HiZ</td><td>110</td></tr> <tr><td>VCC</td><td>VCC</td><td>111</td></tr> </tbody> </table>	EQ1	EQ0	EQ GAIN	GND	GND	000	GND	HiZ	000	GND	VCC	001	HiZ	GND	010	HiZ	HiZ	011	HiZ	VCC	100	VCC	GND	101	VCC	HiZ	110	VCC	VCC	111	
EQ1	EQ0	EQ GAIN																																
GND	GND	000																																
GND	HiZ	000																																
GND	VCC	001																																
HiZ	GND	010																																
HiZ	HiZ	011																																
HiZ	VCC	100																																
VCC	GND	101																																
VCC	HiZ	110																																
VCC	VCC	111																																
			EQ1 and EQ0 work with AC_GAIN and DC_GAIN to determine final EQ gain as this:																															
			<table border="1"> <thead> <tr> <th>EQ1/ EQ0</th> <th>GAIN</th> <th>DC GAIN (dB)</th> <th>EQ GAIN (dB)</th> </tr> </thead> <tbody> <tr><td>000 ~ 111</td><td>LOW</td><td>-6</td><td>1 ~ 9</td></tr> <tr><td>000 ~ 111</td><td>HiZ</td><td>-6</td><td>7 ~ 17</td></tr> <tr><td>000 ~ 111</td><td>HIGH</td><td>0</td><td>1 ~ 9</td></tr> </tbody> </table>	EQ1/ EQ0	GAIN	DC GAIN (dB)	EQ GAIN (dB)	000 ~ 111	LOW	-6	1 ~ 9	000 ~ 111	HiZ	-6	7 ~ 17	000 ~ 111	HIGH	0	1 ~ 9															
EQ1/ EQ0	GAIN	DC GAIN (dB)	EQ GAIN (dB)																															
000 ~ 111	LOW	-6	1 ~ 9																															
000 ~ 111	HiZ	-6	7 ~ 17																															
000 ~ 111	HIGH	0	1 ~ 9																															
EQ_MODE/ ADD2	22	Input, (with 200kΩ pull-down), 2.5V/3.3V CMOS	GPIO mode HIGH: Trace mode LOW: Cable mode	I²C mode ADD2 along with pins ADD1 and ADD0 comprise the three bits of I ² C slave address. ADD2:ADD1:ADD0:XXX																														
GAIN	23	Input, 2.5V/3.3V CMOS - 3-state	GPIO mode Work with EQ1/EQ0 to set total EQ Gain. See table above.	I²C mode No action needed																														
PWD#	24	Input, (with 200kΩ pull-up), 2.5V/3.3V CMOS	HIGH: Normal Operation LOW: Powers down the device, inputs off and outputs disabled, resets I ² C																															
POWER SUPPLY																																		
VCC	1, 4, 7, 13, 16, 19	Power	Power supply 2.5V±5%, 3.3V±5%																															
GND Center Pad		Ground	The ground center pad is the metal contact at the bottom of the package. This pad must be connected to the GND plane. At least 9 PCB vias are recommended to minimize inductance and provide a solid ground. Refer to the package drawing (RLH-package) for the via placement.																															

ABSOLUTE MAXIMUM RATINGS

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUES	UNIT
V _{CC}	Supply voltage range ⁽²⁾	–0.3 to 4	V
V _{IN,DIFF}	Differential Voltage between INx_P and INx_N	±2.5	V
V _{IN+, IN–}	Voltage at INx_P and fINx_N	–0.5 V to VCC+0.5	V
V _{IO}	Voltage on Control IO pins	–0.5 V to VCC+0.5	V
I _{IN+ IIN–}	Continuous Current at high speed differential data inputs (differential)	–25 to 25	mA
I _{OUT+ IOUT–}	Continuous Current at high speed differential data outputs	–25 to 25	mA
ESD	Human Body Model ⁽³⁾ (All Pins)	2.0	kV
	Charged-Device Model ⁽⁴⁾ (All Pins)	500	V
Moisture Sensitivity level		2	
Shelf Life Conditions In Moisture Barrier Bag		24 Months at <40°C and <90% Humidity	
Reflow Temperature package soldering, 4 sec		260	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		SN65LVCP1412	UNITS
		RLH (24 PINS)	
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	34.7	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	33.8	
θ _{JB}	Junction-to-board thermal resistance ⁽⁴⁾	12.5	
ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	0.50	
ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	12.5	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	2.00	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT	
dR	Operating Data Rate			14.2	Gbps	
V _{CC}	Supply voltage	2.375	2.5	2.625	V	
V _{CC}	Supply voltage	3.135	3.3	3.465	V	
TC	Junction temperature	-10		125	°C	
TB	Maximum board temperature			85	°C	
CMOS DC SPECIFICATIONS						
V _{IH}	High-level input voltage	0.8×V _{CC}			V	
V _{MID}	Mid-level input voltage	V _{CC} ×0.4		V _{CC} ×0.6	V	
V _{IL}	Low-level input voltage	-0.5			0.2×V _{CC}	V
PSNR BG	Bandgap Circuit PSNR	20			dB	

ELECTRICAL CHARACTERISTICS (VCC 2.5V ±5%)

over operating free-air temperature range. All parameters are referenced to package pins. (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
POWER CONSUMPTION						
PD _L	Device power dissipation	VOD = LOW at 2.5V VCC with all 4 channels active.			150 250	mW
PD _H	Device power dissipation	VOD = HIGH, at 2.5V VCC with all 4 channels active.			225 400	mW
PD _{OFF}	Device power with all 4 channels switched off	Refer to I ² C section for device configuration. 2.5V VCC			5	mW

(1) All typical values are at 25°C and with 2.5V supply unless otherwise noted.

ELECTRICAL CHARACTERISTICS (VCC 3.3V ±5%)

over operating free-air temperature range. All parameters are referenced to package pins. (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
POWER CONSUMPTION						
PD _L	Device power dissipation	VOD = LOW at 3.3V VCC with all 4 channels active.			225 375	mW
PD _H	Device power dissipation	VOD = HIGH, at 3.3V VCC with all 4 channels active.			330 525	mW
PD _{OFF}	Device power with all 4 channels switched off	Refer to I ² C section for device configuration. 3.3V VCC			5	mW

(1) All typical values are at 25°C and with 2.5V supply unless otherwise noted.

ELECTRICAL CHARACTERISTICS (VCC 2.5V ±5%, 3.3V ±5%)

over operating free-air temperature range. All parameters are referenced to package pins. (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT		
CMOS DC SPECIFICATIONS							
I _{IH}	High level input current	VIN = 0.9 × V _{CC}			-40	17 40	μA
I _{IL}	Low level input current	VIN = 0.1 × V _{CC}			-40	17 40	μA
CML INPUTS (IN[3:0]_P, IN[3:0]_N)							
r _{IN}	Differential input resistance	INx_P to INx_N				100	Ω
V _{IN}	Input linear dynamic range	Gain = 0.5				1200	mV _{pp}
V _{ICM}	Input common mode voltage	Internally biased				V _{CC} -0.8	V
SCD11	Input differential to common mode conversion	100MHz to 7.1GHz				-20	dB
SDD11	Differential input return loss	100MHz to 7.1GHz				-15	dB

(1) All typical values are at 25°C and with 2.5V and 3.3V supply unless otherwise noted.

ELECTRICAL CHARACTERISTICS (VCC 2.5V ±5%, 3.3V ±5%) (continued)

over operating free-air temperature range. All parameters are referenced to package pins. (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
CML OUTPUTS (OUT[3:0]_P, OUT[3:0]_N)						
V _{OD}	Output linear dynamic range	R _L = 100 Ω, V _{OD} = HIGH		1200		mV _{pp}
		R _L = 100 Ω, V _{OD} = LOW		600		mV _{pp}
V _{OS}	Output offset voltage	R _L = 100 Ω, 0 V applied at inputs		10		mV _{pp}
V _{OCM}	Output common mode voltage	See Figure 5		V _{CC} -0.4		V
V _{CM,RIP}	Common mode output ripple	K28.5 pattern at 14.2Gbps on all 4 channels, no interconnect loss, VOD = HIGH		10	20	mV _{RMS}
V _{OD,RIP}	Differential path output ripple	K28.5 pattern at 14.2Gbps on all channels, no interconnect loss, VIN = 1200mVpp.			20	mV _{pp}
V _{OC(SS)}	Change in steady-state common-mode output voltage between logic states			±10		mV
t _R	Rise time ⁽²⁾	Input signal with 30ps rise time. 20% to 80%. See Figure 7		31		ps
t _F	Fall time ⁽²⁾	Input signal with 30ps fall time. 20% to 80%. See Figure 7		32		ps
SDD22	Differential output return loss	100MHz to 7.1GHz		-15		dB
SCC22	Common-mode output return loss	100MHz to 7.1GHz		-8		dB
t _{PLH}	Low-to-high propagation delay	See Figure 6		65		ps
t _{PHL}	High-to-low propagation delay			65		ps
t _{SK(O)}	Inter-Pair (lane to lane) output skew ⁽³⁾	All outputs terminated with 100 Ω, See Figure 8		3		ps
t _{SK(PP)}	Part-to-part skew ⁽⁴⁾	All outputs terminated with 100 Ω			50	ps
r _{OT}	Single ended output resistance	Single ended on-chip termination to VCC. Outputs will be AC coupled.		50		Ω
r _{OM}	Output termination mismatch at 1MHz	$\Delta_{rom} = 2 \times \frac{rp - rn}{rp + rn} \times 100$		5		%
Ch _{iso}	Channel-to-channel isolation	Frequency at 7.1GHz	35	45		dB
OUT _{NOISE}	Output referred noise ⁽⁵⁾	10MHz to 7.1GHz. No other noise source present. VOD = LOW		400		μVRMS
		10MHz to 7.1GHz. No other noise source present. VOD = HIGH		500		μVRMS
EQUALIZATION						
EQ _{Gain}	At 7.1GHz input signal	Equalization Gain, EQ = MAX	15	18		dB
V _{pre}	Output pre-cursor pre-emphasis	Input signal with 3.75 pre-cursor and measure it on the output signal, Refer Figure 9 . V _{pre} = 20log(V3/V2)		3.75		dB
V _{pst}	Output post-cursor pre-emphasis	Input signal with 12dB post-cursor and measure it on the output signal, Refer Figure 9 . V _{pst} = 20log(V1/V2)		12		dB
DJ1	Residual deterministic jitter at 10.3125 Gbps	Transmit Side application Tx launch Amplitude = 0.6Vpp, EQ=0, ACGain and DCgain = Low and VOD = High, Trace Mode Test Channel -> 0". See Figure 11		0.016		Ulp-p
DJ2	Residual deterministic jitter at 10.3125 Gbps	Receive Side Application Tx launch Amplitude = 0.6Vpp, EQ=7, ACGain and VOD = High and DCgain = High, Trace Mode Test Channel -> 12" (9dB loss at 5GHz) See Figure 10		0.11		Ulp-p
DJ3	Residual Deterministic Jitter at 14.2 Gbps	Transmit Side Application Tx launch Amplitude = 0.6Vpp, EQ=0, ACGain and DCgain = Low and VOD = High, Trace Mode Test Channel -> 0". See Figure 11		0.041		Ulp-p
DJ4	Residual Deterministic Jitter at 14.2 Gbps	Receive Side Application Tx launch Amplitude = 0.6Vpp, EQ=7, ACGain and VOD = High and DCgain = High, Trace Mode Test Channel -> 8" (9dB loss at 7GHz) See Figure 10		0.13		Ulp-p

 (2) Rise and Fall measurements include board and channel effects of the test environment, refer to [Figure 10](#) and [Figure 11](#)

 (3) t_{SK(O)} is the magnitude of the time difference between the channels.

 (4) t_{SK(PP)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(5) All noise sources added.

PARAMETER MEASUREMENT INFORMATION




Figure 5. Common Mode Output Voltage Test Circuit




Figure 6. Propagation Delay Input to Output




Figure 7. Output Rise and Fall Time




Figure 8. Output Inter-Pair Skew

SN65LVCP1412

SLLSED2 – SEPTEMBER 2012

www.ti.com




Figure 9. Vpre and Vpost (The test pattern is 1111111100000000 (8-1s, 8-0s))




Figure 10. Receive Side Performance Test Circuit




Figure 11. Transmit Side Performance Test Circuit

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




Figure 12. Equivalent Input Circuit Design




Figure 13. 3-Level Input Biasing Network

TYPICAL CHARACTERISTICS

Typical operating condition is at $V_{CC} = 2.5V$ and $T_A = 25^\circ C$, no interconnect line at the output, and with default device settings (unless otherwise noted).




Figure 14. Typical EQ Gain Profile Curve

G001




Figure 15. Differential Input Return Loss

G002




Figure 16. Differential to Common Mode Conversion

G003

TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 2.5V$ and $T_A = 25^\circ C$, no interconnect line at the output, and with default device settings (unless otherwise noted).




Figure 17. Differential Output Return Loss

G004




Figure 18. Common Mode Output Return Loss

G005




Figure 19. Cable Mode – Symbol Response

G006




Figure 20. Cable Mode – Frequency Domain


G007

A. With SN65LVCP1412 -> EQ = 4, VOD = High, ACGain = HiZ, DCGain = Low

A. With SN65LVCP1412 -> EQ = 4, VOD = High, ACGain = HiZ, DCGain = Low


TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 2.5V$ and $T_A = 25^\circ C$, no interconnect line at the output, and with default device settings (unless otherwise noted).



A. With SN65LVCP1412 -> EQ = 7, VOD = High, ACGain = High, DCGain = Low

Figure 21. Trace Mode – Symbol Response



A. With SN65LVCP1412 -> EQ = 7, VOD = High, ACGain = High, DCGain = Low

Figure 22. Trace Mode - Frequency Domain

Table 1. Control Settings Descriptions

MODE	DCGAIN	ACGAIN<1:0>	EQ<2:0>	DC GAIN (dB)	EQ GAIN (dB)	APPLICATION
0	0	00	000 to 111	-6	1 to 9	Short Input Trace; Large Input Swing
0	0	11	000 to 111	-6	7 to 17	Long Input Trace; Large Input Swing
0	1	01	000 to 111	0	1 to 9	Short Input Trace; Small Input Swing
0	1	11	000 to 111	0	2 to 10	Short Input Trace; Small Input Swing
1	0	00	000 to 111	-6	1 to 9	Short Input Cable; Large Input Swing
1	0	11	000 to 111	-6	7 to 17	Long Input Cable; Large Input Swing
1	1	01	000 to 111	0	1 to 9	Short Input Cable; Small Input Swing
1	1	11	000 to 111	0	2 to 10	Short Input Cable; Small Input Swing

Table 2. Control Settings Descriptions

GAIN	DC GAIN	ACGAIN<1:0>
Low	0	00
HighZ	0	11
High	1	01

TWO-WIRE SERIAL INTERFACE AND CONTROL LOGIC

The SN65LVCP1412 uses a 2-wire serial interface for digital control. The two circuit inputs, SDA and SCL, are driven, respectively, by the serial data and serial clock from a microcontroller, for example. The SDA and SCK pins require external 10kΩ pull-ups to VCC.

The 2-wire interface allows write access to the internal memory map to modify control registers and read access to read out control and status signals. The SN65LVCP1412 is a slave device only which means that it cannot initiate a transmission itself; it always relies on the availability of the SCK signal for the duration of the transmission. The master device provides the clock signal as well as the START and STOP commands. The protocol for a data transmission is as follows:

1. START command
2. 7 bit slave address (0000ADD[2:0]) followed by an eighth bit which is the data direction bit (R/W). A zero indicates a WRITE and a 1 indicates a READ. The ADD[2:0] address bits change with the status of the ADD2, ADD1, and ADD0 device pins, respectively. If the pins are left floating or pulled down, the 7 bit slave address is 0000000.
3. 8 bit register address
4. 8 bit register data word
5. STOP command

Regarding timing, the SN65LVCP1412 is I²C compatible. The typical timing is shown in [Figure 9](#) and a complete data transfer is shown in [Figure 10](#). Parameters for [Figure 9](#) are defined in [Table 3](#).

Bus Idle: Both SDA and SCL lines remain HIGH

Start Data Transfer: A change in the state of the SDA line, from HIGH to LOW, while the SCL line is HIGH, defines a START condition (S). Each data transfer is initiated with a START condition.

Stop Data Transfer: A change in the state of the SDA line from LOW to HIGH while the SCL line is HIGH defines a STOP condition (P). Each data transfer is terminated with a STOP condition; however, if the master still wishes to communicate on the bus, it can generate a repeated START condition and address another slave without first generating a STOP condition.

Data Transfer: The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge bit. The transmitter releases the SDA line and a device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Setup and hold times must be taken into account. When a slave-receiver doesn't acknowledge the slave address, the data line must be left HIGH by the slave. The master can then generate a STOP condition to abort the transfer. If the slave-receiver does acknowledge the slave address but some time later in the transfer cannot receive any more data bytes, the master must abort the transfer. This is indicated by the slave generating the not acknowledge on the first byte to follow. The slave leaves the data line HIGH and the master generates the STOP condition.





Figure 23. Two-wire Serial Interface Timing Diagram

Table 3. Two-Wire Serial Interface Timing Diagram Definitions

SYMBOL	PARAMETER	MIN	MAX	UNIT
f_{SCL}	SCL clock frequency		400	kHz
t_{BUF}	Bus free time between START and STOP conditions	1.3		μ s
t_{HDSTA}	Hold time after repeated START condition. After this period, the first clock pulse is generated	0.6		μ s
t_{LOW}	Low period of the SCL clock	1.3		μ s
t_{HIGH}	High period of the SCL clock	0.6		μ s
t_{SUSTA}	Setup time for a repeated START condition	0.6		μ s
t_{HDDAT}	Data HOLD time	0		μ s
t_{SUDAT}	Data setup time	100		ns
t_R	Rise time of both SDA and SCL signals		300	ns
t_F	Fall time of both SDA and SCL signals		300	ns
t_{SUSTO}	Setup time for STOP condition	0.6		μ s


Figure 24. Two-wire Serial Interface Data Transfer

REGISTER MAPPING

The register mapping for read/write register addresses 0 (0x00) through 22 (0x18) are shown in [Table 4](#). [Table 5](#) describes the circuit functionality based on the register settings.

Table 4. SN65LVCP1412 Register Mapping Information

Register 0x00 (General Device Settings) R/W							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
RSVD	PWRDOWN	SYNC_01	RSVD	SYNC_ALL	EQ_MODE		RSVD
Register 0x01 (Channel Enable) R/W							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
					LN_EN_CH1	LN_EN_CH0	
Register 0x05 (Channel 0 Control Settings) R/W							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
RSVD	EQ2	EQ1	EQ0	VOD_CTRL	DC_GAIN	AC_GAIN1	AC_GAIN0
Register 0x06 (Channel 0 Enable Settings) R/W							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
					DRV_PEAK	EQ_EN	DRV_EN
Register 0x08 (Channel 1 Control Settings) R/W							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
RSVD	EQ2	EQ1	EQ0	VOD_CTRL	DC_GAIN	AC_GAIN1	AC_GAIN0
Register 0x09 (Channel 1 Enable Settings) R/W							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
					DRV_PEAK	EQ_EN	DRV_EN
Register 0x0F Read Only							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
Register 0x11 R/W							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	RSVD						
Register 0x12 R/W							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
RSVD							

Table 5. SN65LVCP1412 Register Description

REGISTER	BIT	SYMBOL	FUNCTION	DEFAULT
0x00	7	RSVD	For TI use only	00000000
	6	PWRDOWN	Power down the device: 0 = Normal operation 1 = Powerdown	
	5	SYNC_01	All settings from channel 1 will be used for channel 0 and 1: 0 = channel 0 tracking channel 1 settings 1 = no tracking tracking	
	4	RSVD	For TI use only	
	3	SYNC_ALL	All settings from channel 1 will be used on all channels: 0 = all channels tracking channel 1 1 = no channel tracking Overwrites SYNC_01	
	2	EQ_MD	Set EQ Mode: 0 = Cable Mode 1 = Trace Mode	
	1			
	0	RSVD	For TI use only	

Table 5. SN65LVCP1412 Register Description (continued)

REGISTER	BIT	SYMBOL	FUNCTION	DEFAULT
0x01	7			00000000
	6			
	5			
	4			
	3			
	2	LN_EN_CH1	Channel 1 Enable: 0 = Enable 1 = Disable	
	1	LN_EN_CH0	Channel 0 Enable: 0 = Enable 1 = Disable	
	0			
0x05 0x08	7	RSVD		00000000
	6	EQ2	Equalizer Adjustment Setting 000 = Minimum equalization setting 111 = Maximum equalization setting	
	5	EQ1		
	4	EQ0		
	3	VOD_CTRL	Channel [x] VOD control: 0 = low VOD range 1 = high VOD range	
	2	DC_GAIN_CTRL	Channel [x] EQ DC Gain: 0 = set EQ DC Gain to 0.5x 1 = set EQ DC Gain to 1x	
	1	AC_GAIN_CTRL1	AC Gain Control: 00 = Low 01 = HiZ 11 = High	
	0	AC_GAIN_CTRL0		
0x06 0x09	7			00000000
	6			
	5			
	4			
	3			
	2	DRV_PEAK	Channel [x] Driver Peaking: 0 = disables driver Peaking 1 = enables driver 6db AC Peaking	
	1	EQ_EN	Channel [x] EQ stage enable: 0 = Enable 1 = Disable	
	0	DRV_EN	Channel [x] Driver stage enable: 0 = Enable 1 = Disable	
0x0F	7	RSVD	For TI use only	00110000
	6	RSVD	For TI use only	
	5	RSVD	For TI use only	
	4	RSVD	For TI use only	
	3	RSVD	For TI use only	
	2	RSVD	For TI use only	
	1	RSVD	For TI use only	
	0	RSVD	For TI use only	


Table 5. SN65LVCP1412 Register Description (continued)

REGISTER	BIT	SYMBOL	FUNCTION	DEFAULT
0x11	7			00000000
	6	RSVD	For TI use only	
	5			
	4			
	3			
	2			
	1			
	0			
0x12	7	RSVD	For TI use only	00000000
	6			
	5			
	4			
	3			
	2			
	1			
	0			

MECHANICAL DATA

RLH (R-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4212455/A 01/12

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) Package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-220.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated