SDAS006B – APRIL 1982 – REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean functions $Y = A \oplus B$ or $Y = \overline{AB} + \overline{AB}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

The SN54ALS86 and SN54AS86A are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS86 and SN74AS86A are characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each gate)											
INP	UTS	OUTPUT									
Α	В	Y									
L	L	L									
L	Н	н									
н	L	н									
н	Н	L									

logic symbol[†]




	(10		
1A 1B 1Y 2A 2B 2Y GND	1 2 3 4 5 6	, 14 13	V _{CC} 4B 4A 4Y 3B 3A 3Y
			I

SN54ALS86, SN54AS86A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303

DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251-1443

SDAS006B - APRIL 1982 - REVISED DECEMBER 1994


exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.




These are five equivalent exclusive-OR symbols valid for an 'ALS86 or 'AS86A gate in positive logic. Negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT




The output is active (low) if all inputs are at the same logic level (i.e., A = B).

EVEN-PARITY ELEMENT



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.



SDAS006B - APRIL 1982 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Operating free-air temperature range, T _A : SN54ALS86	-55°C to 125°C
SN74ALS86	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN	154ALS8	86	SN	174ALS8	6	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-0.4			-0.4	mA
IOL	Low-level output current			4			8	mA
ТА	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		SN	154ALS8	36	SN				
PARAMETER	TEST C	ONDITIONS	MIN	typ‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	l _l = –18 mA			-1.5			-1.5	V
VOH	$V_{CC} = 4.5 V$ to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} –2			V _{CC} -2	2		V
Mar		$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$	I _{OL} = 8 mA					0.35	0.5	V
l	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
Ιн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
۱ _O §	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
ICC	V _{CC} = 5.5 V,	All inputs at 4.5 V		3.9	5.9		3.9	5.9	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL RL	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [¶]					
		, , , , , , , , , , , , , , , , , , ,	SN54A	LS86	SN74A				
			MIN	MAX	MIN	MAX			
^t PLH	A or B	V	3	22	3	17			
^t PHL	(other input low)	Y	2	14	2	12	ns		
^t PLH	A or B	V	3	22	3	17	20		
tPHL	(other input high)	ľ	2	12	2	10	ns		

 \P For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS006B - APRIL 1982 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I		
Operating free-air temperature range, T_A :		
	SN74AS86A	 0°C to 70°C
Storage temperature range		 –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN	154AS86	A	SN	174AS86	Α	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
IOH	High-level output current			-2			-2	mA
IOL	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		SN	154AS86	Α	SN	174AS86	A		
PARAMETER	TEST	CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			-1.2	V
VOH	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		V
VOL	$V_{CC} = 4.5 V,$	I _{OL} = 20 mA		0.35	0.5		0.35	0.5	V
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
IIН	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
١ _{١L}	$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$			-0.5			-0.5	mA
۱ ₀ §	$V_{CC} = 5.5 V,$	V _O = 2.25 V	-30		-112	-30		-112	mA
Іссн	$V_{CC} = 5.5 V,$	$V_{I(A)} = 4.5 V, V_{I(B)} = 0$		11	18		11	18	mA
ICCL	V _{CC} = 5.5 V,	V _I = 4.5 V		20	38		20	38	mA

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL RL	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX¶					
			SN54A	S86A	SN74A				
			MIN	MAX	MIN	MAX			
^t PLH	A or B	V	2	8.5	2	7.5			
^t PHL	(other input low)	Y	2	8	2	6.5	ns		
^t PLH	A or B	×	1	8	1	6.5			
^t PHL	(other input high)	T	1	9	1	7	ns		

 \P For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS006B - APRIL 1982 - REVISED DECEMBER 1994



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8862101CA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8862101CA SNJ54ALS86J	Samples
5962-8862101DA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8862101DA SNJ54ALS86W	Samples
SN54ALS86J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54ALS86J	Samples
SN74ALS86D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	ALS86	
SN74ALS86DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS86	Samples
SN74ALS86N	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS86N	Samples
SN74ALS86NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS86	Samples
SN74AS86AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS86A	Samples
SN74AS86AN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74AS86AN	Samples
SNJ54ALS86J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8862101CA SNJ54ALS86J	Samples
SNJ54ALS86W	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8862101DA SNJ54ALS86W	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS86, SN74ALS86 :

Catalog : SN74ALS86

• Military : SN54ALS86

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

www.ti.com

Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS86DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74ALS86NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS86DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74ALS86NSR	SOP	NS	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-8862101DA	W	CFP	14	25	506.98	26.16	6220	NA
SN74ALS86N	N	PDIP	14	25	506	13.97	11230	4.32
SN74ALS86N	N	PDIP	14	25	506	13.97	11230	4.32
SN74AS86AD	D	SOIC	14	50	506.6	8	3940	4.32
SN74AS86AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74AS86AN	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54ALS86W	W	CFP	14	25	506.98	26.16	6220	NA

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated