

SCES388K-MARCH 2002-REVISED JANUARY 2007


#### **FEATURES**

- Available in the Texas Instruments
   NanoFree™ Package
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max t<sub>nd</sub> of 1.9 ns at 1.8 V

- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)







See mechanical drawings for dimensions.

### **DESCRIPTION/ORDERING INFORMATION**

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the  $\overline{\mathbb{Q}}$  output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING(2)
-40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74AUC1G80YZPR	UX_
	SOT (SOT-23) - DBV	Reel of 3000	SN74AUC1G80DBVR	U80_
	SOT (SC-70) - DCK	Reel of 3000	SN74AUC1G80DCKR	UX_

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.


<sup>(2)</sup> DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



### **FUNCTION TABLE**

IN	IPUTS	OUTPUT				
CLK	D	Q				
1	Н	L				
1	L	Н				
L	Χ	$\overline{Q}_{0}$				

### **LOGIC DIAGRAM (POSITIVE LOGIC)**



# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	3.6	V
VI	Input voltage range (2)		-0.5	3.6	V
Vo	Voltage range applied to any output in the	e high-impedance or power-off state <sup>(2)</sup>	-0.5	3.6	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		<b>-</b> 50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA
Io	Continuous output current			±20	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DBV package		206	
$\theta_{JA}$	Package thermal impedance (3)	DCK package		252	°C/W
		YZP package		132	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74AUC1G80 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES388K-MARCH 2002-REVISED JANUARY 2007

# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		0.8	2.7	V
		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V <sub>CC</sub> = 0.8 V		0	
$V_{IL}$	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.	$35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	$V_{CC}$	V
		V <sub>CC</sub> = 0.8 V		-0.7	
		V <sub>CC</sub> = 1.1 V		-3	
$I_{OH}$	High-level output current	$V_{CC} = 1.4 \text{ V}$		<b>-</b> 5	mA
		V <sub>CC</sub> = 1.65 V		-8	
		$V_{CC} = 2.3 \text{ V}$		-9	
		V <sub>CC</sub> = 0.8 V		0.7	
		V <sub>CC</sub> = 1.1 V		3	
$I_{OL}$	Low-level output current	V <sub>CC</sub> = 1.4 V		5	mA
		V <sub>CC</sub> = 1.65 V		8	
		V <sub>CC</sub> = 2.3 V		9	
Δt/Δν	Input transition rise or fall rate	·		20	ns/V
$T_A$	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.


### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDI	ITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT			
		I <sub>OH</sub> = -100 μA		0.8 V to 2.7 V	V <sub>CC</sub> - 0.1						
		$I_{OH} = -0.7 \text{ mA}$		0.8 V		0.55					
V		$I_{OH} = -3 \text{ mA}$		1.1 V	0.8			V			
V <sub>OH</sub>		$I_{OH} = -5 \text{ mA}$		1.4 V	1			V			
		$I_{OH} = -8 \text{ mA}$		1.65 V	1.2						
		$I_{OH} = -9 \text{ mA}$		2.3 V	1.8						
		I <sub>OL</sub> = 100 μA		0.8 V to 2.7 V			0.2				
		$I_{OL} = 0.7 \text{ mA}$		0.8 V		0.25					
V		$I_{OL} = 3 \text{ mA}$		1.1 V			0.3	V			
V <sub>OL</sub>		I <sub>OL</sub> = 5 mA		1.4 V			0.4	V			
		I <sub>OL</sub> = 8 mA		1.65 V			0.45				
		I <sub>OL</sub> = 9 mA		2.3 V			0.6				
I <sub>I</sub> D	or CLK input	$V_I = V_{CC}$ or GND		0 to 2.7 V			±5	μΑ			
I <sub>off</sub>		$V_I$ or $V_O = 2.7 \text{ V}$		0			±10	μΑ			
I <sub>CC</sub>		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	0.8 V to 2.7 V			10	μΑ			
C <sub>i</sub>		$V_I = V_{CC}$ or GND		2.5 V		2.5		pF			

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C.

# SN74AUC1G80 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP





### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		2.5 V 2 V	UNIT
		TYP	MIN MA	K MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	50	20	0	225		250		275	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4.6	1.7	1.7		1.7		1.7		ns
t <sub>su</sub>	Setup time before CLK↑, data high or low	1.6	1.1	0.8		0.6		0.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	0	0	0.1		0.1		0.1		ns

## **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT	
	(INFOT)		TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			50	200		225		250			275		MHz
t <sub>pd</sub>	CLK	Q	5	1	3.9	0.8	2.5	0.3	1	1.9	0.3	1.3	ns

# **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub>	<sub>C</sub> = 1.8 \ 0.15 V	/	$V_{CC}$ = 2.5 V $\pm$ 0.2 V		UNIT
	(INFOT)	(001701)	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			250	·		275		ns
t <sub>pd</sub>	CLK	Q	0.8	1.5	2.4	0.6	1.8	ns


# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

ſ				V 00V	V 40V	V 45V	V 40V	V 05V		
		PARAMETER	TEST	$V_{CC} = 0.8 V$	V <sub>CC</sub> = 1.2 V	$V_{CC} = 1.5 V$	$V_{CC} = 1.8 V$	$V_{CC} = 2.5 V$	UNIT	
	!	FARAWILTER	CONDITIONS	TYP	TYP	TYP	TYP	TYP	ONII	
	$C_{pd}$	Power dissipation capacitance	f = 10 MHz	18	18	18	18.5	20.5	pF	


SCES388K-MARCH 2002-REVISED JANUARY 2007

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{PLZ}/t_{PZL}$	2 × V <sub>cc</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V <sub>cc</sub>	<b>C</b> ∟	R <sub>∟</sub>	<b>V</b> <sub>\(\Delta\)</sub>
V 8.0	15 pF	<b>2 k</b> Ω	0.1 V
1.2 V ± 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V ± 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V ± 0.15 V	15 pF	<b>2 k</b> Ω	0.15 V
2.5 V ± 0.2 V	15 pF	<b>2 k</b> Ω	0.15 V
1.8 V ± 0.15 V	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V ± 0.2 V	30 pF	500 Ω	0.15 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_o$  = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\text{\tiny PLZ}}$  and  $t_{\text{\tiny PHZ}}$  are the same as  $t_{\text{\tiny dis}}$ .
- F.  $t_{\mbox{\tiny PZL}}$  and  $t_{\mbox{\tiny PZH}}$  are the same as  $t_{\mbox{\tiny en}}.$
- G.  $t_{Pl\,H}$  and  $t_{PHl}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 3-Nov-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUC1G80DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U80R	Samples
SN74AUC1G80DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(UXF, UXR)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 3-Nov-2023

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Nov-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC1G80DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUC1G80DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AUC1G80DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Nov-2023



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC1G80DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUC1G80DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUC1G80DCKR	SC70	DCK	5	3000	202.0	201.0	28.0





### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated