







SN74TVC3306 SCDS112E - MARCH 2001 - REVISED SEPTEMBER 2023

# SN74TVC3306 Dual Voltage Clamp

#### 1 Features

- Designed to be used in voltage-limiting applications
- 3.5-ω on-state connection between ports A and B
- Flow-through pinout for ease of printed circuit board trace routing
- Direct interface with GTL+ levels
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD protection exceeds JESD 22:
  - 2000-V Human-Body Model
  - 200-V Machine Model
  - 1000-V Charged-Device Model

# 2 Applications

- Voltage level translation
- Signal switching
- Bus isolation

# 3 Description


The SN74TVC3306 device provides three parallel NMOS pass transistors with a common unbuffered gate. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device can be used as a dual switch, with the gates cascaded together to a reference transistor. The low-voltage side of each pass transistor is limited to a voltage set by the reference transistor. This is done to protect components with inputs that are sensitive to high-state voltage-level overshoots.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACAKGE SIZE <sup>(2)</sup>
SN74TVC3306	DCT (SSOP, 8)	2.95 mm × 4 mm
	DCU (VSSOP, 8)	2 mm × 3.1 mm

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



The SN74TVC3306 device has bidirectional capability across many voltage levels. The voltage levels documented in this data sheet are examples.

### **Simplified Schematic**



# **Table of Contents**

1 Features	1	7 Parameter Measurement Information	7
2 Applications	1	8 Detailed Description	8
3 Description	1	8.1 Overview	
4 Revision History	2	8.2 Functional Block Diagram	8
5 Pin Configuration and Functions	3	8.3 Feature Description	8
6 Specifications		8.4 Device Functional Modes	8
6.1 Absolute Maximum Ratings	4	9 Application and Implementation	9
6.2 ESD Ratings	4	9.1 Application Information	9
6.3 Recommended Operating Conditions	4	9.2 Typical Application	9
6.4 Thermal Information	4	9.3 Power Supply Recommendations	
6.5 Electrical Characteristics	<mark>5</mark>	9.4 Layout	10
6.6 Switching Characteristics (AC, V <sub>GATE</sub> = 3.3 V,		10 Device and Documentation Support	12
Translating Down)	5	10.1 Receiving Notification of Documentation Updat	tes12
6.7 Switching Characteristics (AC, V <sub>GATE</sub> = 2.5 V,		10.2 Support Resources	12
Translating Down)	<mark>5</mark>	10.3 Trademarks	12
6.8 Switching Characteristics (AC, V <sub>GATE</sub> = 3.3 V,		10.4 Electrostatic Discharge Caution	12
Translating Up)	<mark>5</mark>	10.5 Glossary	12
6.9 Switching Characteristics (AC, V <sub>GATE</sub> = 2.5 V,		11 Mechanical, Packaging, and Orderable	
Translating Up)	6	Information	12
6.10 Typical Characteristics	6		
•			
,,			—

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (December 2014) to Revision E (September 2023)	Page
•	Changed the numbering format for tables, figures, and cross-references throughout the document  Changed the thermal values to reflect device performance  Changed the switching characteristics to reflect device performance	4
С	hanges from Revision C (March 2002) to Revision D (December 2014)	Page
•	Added Applications, Device Information table, Pin Functions table, Handling Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and	olication

Submit Document Feedback

# **5 Pin Configuration and Functions**




Figure 5-1. DCT or DCU Package, 8-Pin SOP or VSSOP (Top View)

**Table 5-1. Pin Functions** 

PIN		TYPE <sup>(1)</sup>	DESCRIPTION				
NAME	NO.	ITPE\'	DESCRIPTION				
A1	2	I/O	I/O of gate 1				
A2	3	I/O	I/O of gate 1				
A3	4	I/O	I/O of gate 1				
B1	5	I/O	I/O of gate 2				
B2	6	I/O	I/O of gate 2				
B3	7	I/O	I/O of gate 2				
GATE	8	ı	Gate pin. Set high to enable the switches. Connect to B1 (V <sub>BIAS</sub> ) for translation application.				
GND	1	_	Ground				

<sup>(1)</sup> I = input, O = output, P = power



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
V <sub>I/O</sub>	Input/output voltage range <sup>(2)</sup>		-0.5	7	V
	Continuous channel current			128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

		MIN	MAX	UNIT
V <sub>I/O</sub>	Input/output voltage	0	5	V
V <sub>GATE</sub>	GATE voltage	0	5	V
I <sub>PASS</sub>	Pass transistor current		64	mA
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

#### 6.4 Thermal Information

		SN74T	VC3306	
THERMAL METRIC <sup>(1)</sup>		DCT	DCU	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	254.1	275.5	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	148.6	127.1 1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	168.8	186.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	70.1	65.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	167.4	185.9	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Document Feedback

<sup>(2)</sup> The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	,	TEST CONDITION	NS ,	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	I <sub>I</sub> = -18 mA,	V <sub>GATE</sub> = 0				-1.2	V
I <sub>IH</sub>	V <sub>I</sub> = 5 V,	V <sub>GATE</sub> = 0				5	μΑ
C <sub>i(GATE)</sub>	V <sub>I</sub> = 3 V or 0				11		pF
C <sub>io(off)</sub>	V <sub>O</sub> = 3 V or 0,	V <sub>GATE</sub> = 0			4	6	pF
C <sub>io(on)</sub>	V <sub>O</sub> = 3 V or 0,	V <sub>GATE</sub> = 3 V			10.5	12.5	pF
			V <sub>GATE</sub> = 4.5 V		3.5	5.5	
	$V_I = 0$ ,	I <sub>O</sub> = 64 mA	V <sub>GATE</sub> = 3 V		4.7	7	
R <sub>on</sub> (2)			V <sub>GATE</sub> = 2.3 V		6.3	9.5	Ω
	V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = 15 mA	V <sub>GATE</sub> = 4.5 V		4.8	7.5	
	V <sub>I</sub> = 1.8 V,	I <sub>O</sub> = 15 mA	V <sub>GATE</sub> = 4.5 V		4.5	5	

<sup>(1)</sup> All typical values are at T<sub>A</sub> = 25°C.

# 6.6 Switching Characteristics (AC, V<sub>GATE</sub> = 3.3 V, Translating Down)

over recommended operating free-air temperature range,  $V_{GATE} = 3.3 \text{ V}$ ,  $V_{IH} = 3.3 \text{ V}$ ,  $V_{IL} = 0$ , and  $V_{M} = 1.15 \text{ V}$  (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	C <sub>L</sub> = 5	0 pF	C <sub>L</sub> = 3	0 pF	C <sub>L</sub> = 1	5 pF	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
t <sub>PLH</sub>	A D	PorA	0	0.8	0	0.6	0	0.3	no
t <sub>PHL</sub>	A or B	B or A	0	1.2	0	1	0	0.75	ns

# 6.7 Switching Characteristics (AC, V<sub>GATE</sub> = 2.5 V, Translating Down)

over recommended operating free-air temperature range,  $V_{GATE} = 2.5 \text{ V}$ ,  $V_{IH} = 2.5 \text{ V}$ ,  $V_{IL} = 0$ , and  $V_{M} = 0.75 \text{ V}$  (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	C <sub>L</sub> = 5	0 pF	C <sub>L</sub> = 3	0 pF	C <sub>L</sub> = 1	5 pF	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
t <sub>PLH</sub>	A or B	B or A	0	1	0	0.7	0	0.4	no
t <sub>PHL</sub>	AOIB	BUIA	0	1.3	0	1	0	0.75	ns

# 6.8 Switching Characteristics (AC, V<sub>GATE</sub> = 3.3 V, Translating Up)

over recommended operating free-air temperature range,  $V_{GATE}$  = 3.3 V,  $V_{IH}$  = 2.3 V,  $V_{IL}$  = 0,  $V_{T}$  = 3.3 V,  $V_{M}$  = 1.15 V, and  $R_{L}$  = 300  $\Omega$  (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	C <sub>L</sub> = 5	0 pF	C <sub>L</sub> = 3	0 pF	C <sub>L</sub> = 1	5 pF	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A D	A or B B or A	0	0.9	0	0.6	0	0.4	ne
t <sub>PHL</sub>	AOIB	BOIA	0	1.4	0	1.1	0	1.0	ns

<sup>(2)</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.




# 6.9 Switching Characteristics (AC, V<sub>GATE</sub> = 2.5 V, Translating Up)


over recommended operating free-air temperature range,  $V_{GATE}$  = 2.5 V,  $V_{IH}$  = 1.5 V,  $V_{IL}$  = 0,  $V_{T}$  = 2.5 V,  $V_{M}$  = 0.75 V, and  $R_{L}$  = 300  $\Omega$  (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		C <sub>L</sub> = 15 pF		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	0	1	0	0.6	0	0.4	ns
t <sub>PHL</sub>	AOIB		0	1.3	0	1.3	0	1.3	

# **6.10 Typical Characteristics**



# 7 Parameter Measurement Information



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r \leq$  2 ns,  $t_r \leq$  2 ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 7-1. Load Circuit for Outputs


# **8 Detailed Description**

#### 8.1 Overview

The SN74TVC3306 device provides three parallel NMOS pass transistors with a common unbuffered gate. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device can be used as a dual switch, with the gates cascaded together to a reference transistor. The low-voltage side of each pass transistor is limited to a voltage set by the reference transistor. This is done to protect components with inputs that are sensitive to high-state voltage-level overshoots.

#### 8.2 Functional Block Diagram



The SN74TVC3306 device has bidirectional capability across many voltage levels. The voltage levels documented in this data sheet are examples.

#### 8.3 Feature Description

#### 8.3.1 Voltage Clamping

The internal NMOS transistors allow the SN74TVC3306 device to act as a voltage clamp and be configured as a voltage level translator. For more information, see *Application and Implementation*.

#### 8.4 Device Functional Modes

#### 8.4.1 Voltage Clamping

Whenever the signal on the inputs on the side with  $V_{REF}$  goes higher than  $V_{REF}$ , the voltage clamps on the opposite side to the value of  $V_{DPU}$  due to the pullup resistors. In this case, the voltage is translating up. For more information, see *Application and Implementation*.

#### 8.4.2 Voltage Passing

Whenever the signal on the inputs on the VREF side is lower than VREF, the signal will pass to the other side as intended. In this case, the low pulse is staying low (no translation). For more information, see *Application and Implementation*.

Submit Document Feedback

# 9 Application and Implementation


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

Because of the voltage-clamping mechanism, the SN74TVC3306 device performs best as a level translator for signals that have sharp edges (as opposed to analog audio signals).

# 9.2 Typical Application



 $V_{REF}$  and  $V_{BIAS}$  can be applied to any one of the pass transistors. GATE must be connected externally to  $V_{BIAS}$ 

Figure 9-1. Typical Application Circuit

#### 9.2.1 Design Requirements

#### 9.2.1.1 Application Operating Conditions

#### **Application Operating Conditions (See Figure 9-1)**


		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>BIAS</sub>	BIAS voltage	V <sub>REF</sub> + 0.6	2.1	5	V
$V_{GATE}$	GATE voltage	V <sub>REF</sub> + 0.6	2.1	5	V
V <sub>REF</sub>	Reference voltage	0	1.5	4.4	V
V <sub>DPU</sub>	Drain pullup voltage	2.36	2.5	2.64	V
I <sub>PASS</sub>	Pass-transistor current		14		mA
I <sub>REF</sub>	Reference-transistor current		5		μΑ
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C.

#### 9.2.2 Detailed Design Procedure

For the clamping configuration, the common GATE input must be connected to one side (An or Bn) of any one of the pass transistors, making that the  $V_{BIAS}$  connection of the reference transistor and the opposite side (Bn or An) the  $V_{REF}$  connection. When  $V_{BIAS}$  is connected through a 200-k $\Omega$  resistor to a 3-V to 5.5-V  $V_{CC}$  supply and  $V_{REF}$  is set to 0 V to  $V_{CC}$  – 0.6 V, the output of each switch has a maximum clamp voltage equal to  $V_{REF}$ . A filter capacitor on  $V_{BIAS}$  is recommended.

#### 9.2.3 Application Curves



# 9.3 Power Supply Recommendations

A 200-k $\Omega$  resistor is recommended from the input to  $V_{CC}$  when the device is being used as a voltage clamp. A filter capacitor is recommended on B1 as well.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

If used, the filter capacitor should be placed as close to the input of the device as possible.

# 9.4.2 Layout Example




Figure 9-3. Layout Example for Voltage-Clamp Configuration

# 10 Device and Documentation Support

# 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 8-Oct-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74TVC3306DCTR	ACTIVE	SSOP	DCT	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	FA6 (S, Y)	Samples
SN74TVC3306DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	(FA6, FA6P, FA6S)	Samples
SN74TVC3306DCURG4	NRND	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FA6S	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 8-Oct-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Oct-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74TVC3306DCTR	SSOP	DCT	8	3000	180.0	12.4	3.15	4.35	1.55	4.0	12.0	Q3
SN74TVC3306DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74TVC3306DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3


www.ti.com 8-Oct-2024



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74TVC3306DCTR	SSOP	DCT	8	3000	190.0	190.0	30.0
SN74TVC3306DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74TVC3306DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-187 variation CA.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated