

THS4031-EP THS4032-EP

SLOS610-NOVEMBER 2008


100-MHz LOW-NOISE HIGH-SPEED AMPLIFIERS

FEATURES

- Ultralow 1.6-nV/VHz Voltage Noise
- **High Speed:**
 - 100-MHz Bandwidth [G = 2 (-1), -3 dB]
 - 100-V/us Slew Rate
- Very Low Distortion
 - THD = -72 dBc (f = 1 MHz, R_{L} = 150 Ω)
 - THD = -90 dBc (f = 1 MHz, R_{L} = 1 k Ω)
- Low 0.5-mV (Typ) Input Offset Voltage
- 90-mA Output Current Drive (Typical)
- ±5 V to ±15 V Typical Operation
- Available in Standard SOIC. MSOP PowerPAD™, JG, or FK Package
- **Evaluation Module Available**

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- **Controlled Baseline**
- **One Assembly/Test Site**
- **One Fabrication Site**
- Available in Military (-55°C/125°C) Temperature Range⁽¹⁾
- **Extended Product Life Cycle** .
- **Extended Product-Change Notification**
- Product Traceability



(1)Additional temperature ranges are available - contact factory

RELATED DEVICES

| DEVICE | DESCRIPTION |
|-----------|---|
| THS4051/2 | 70-MHz High-Speed Amplifiers |
| THS4081/2 | 175-MHz Low Power High-Speed Amplifiers |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.








These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION

The THS4031 and THS4032 are ultralow-voltage noise, high-speed voltage feedback amplifiers that are ideal for applications requiring low voltage noise, including communications and imaging. The single amplifier THS4031 and the dual amplifier THS4032 offer very good ac performance with 100-MHz bandwidth (G = 2), 100-V/ μ s slew rate, and 60-ns settling time (0.1%). The THS4031 and THS4032 are unity gain stable with 275-MHz bandwidth. These amplifiers have a high drive capability of 90 mA and draw only 8.5-mA supply current per channel. With -90 dBc of total harmonic distortion (THD) at f = 1 MHz and a very low noise of 1.6 nV/ \sqrt{Hz} , the THS4031 and THS4032 are ideally suited for applications requiring low distortion and low noise such as buffering analog-to-digital converters.



ORDERING INFORMATION⁽¹⁾

| T _A | PACKAGE ⁽²⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------|--------------------------|------------------|
| –55°C to 125°C | MSOP-PowerPAD | THS4032MDGNREP | NXX |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

2



SLOS610-NOVEMBER 2008

FUNCTIONAL BLOCK DIAGRAMS






Figure 2. THS4032 – Dual Channel

Figure 1. THS4031 – Single Channel

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

| | | VALUE | UNIT |
|------------------|--|----------------------------------|------|
| V _{CC} | Supply voltage, V_{CC+} to V_{CC-} | 33 | V |
| VI | Input voltage | ±V _{CC} | |
| I _O | Output current | 150 | mA |
| V _{IO} | Differential input voltage | ±4 | V |
| | Continuous total power dissipation | See Dissipation Ratings Table | |
| T _A | Operating free-air temperature | -55 to 125 | °C |
| TJ | Maximum junction temperature, (any condition) | 150 | °C |
| | Maximum junction temperature, continuous operation, long term reliability ⁽²⁾ | 130 | °C |
| T _{stg} | Storage temperature ⁽³⁾ | -65 to 150 | °C |
| | Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 300 | °C |
| | Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds, JG package | 300 | °C |
| | Case temperature for 60 seconds, FK package | 260 | °C |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device. Does not apply to the JG package or FK package.

(3) Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

DISSIPATION RATINGS TABLE

| PACKAGE | (°C/W) | (°C/W) | T _A = 25°C POWER RATING |
|--------------------|--------------------|--------|---|
| D | 167 ⁽¹⁾ | 38.3 | 629 mW, $T_J = 130^{\circ}C$, continuous |
| DGN ⁽²⁾ | 58.4 | 4.7 | 1.8 W, $T_J = 130^{\circ}C$, continuous |
| JG | 119 | 28 | 1050 mW, $T_J = 150^{\circ}$ C, continuous |
| FK | 87.7 | 20 | 1375 mW, T _J = 150°C, continuous |

(1) This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed High-K test PCB, the θ_{JA} is 95°C/W with a power rating at $T_A = 25^{\circ}$ C of 1.32 W.

(2) This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3-in × 3-in PCB. For further information, refer to Application Information section of this data sheet.

3



www.ti.com

RECOMMENDED OPERATING CONDITIONS

| | | | MIN | MAX | UNIT |
|-------------------------|---|---------------|------|-----|------|
| Ver and Ver | CC- Supply voltage Dual supply Single supply | Dual supply | ±4.5 | ±16 | V |
| V_{CC+} and V_{CC-} | | Single supply | 9 | 32 | v |
| T _A | T _A Operating free-air temperature | | | | °C |

ELECTRICAL CHARACTERISTICS

At T_A = full range, V_{CC} = ±15 V, and R_L = 1 k Ω (unless otherwise noted).

| | PARAMETER | TEST CON | DITIONS | MIN TYP | MAX | UNIT | |
|-----------------|-------------------------------------|--|-------------------------------|---------|-----|------------|--|
| DYNA | MIC PERFORMANCE | | | 1 | | | |
| | | $V_{CC} = \pm 15 V$ | | 100 | | MHz | |
| | Small-signal bandwidth (-3 dB) | $V_{CC} = \pm 5 V$ | Gain = -1 or | 90 | 90 | | |
| DIA | | $V_{CC} = \pm 15 V$ | | 50 | | MHz | |
| BW | Bandwidth for 0.1-dB flatness | $V_{CC} = \pm 5 V$ | Gain = -1 or | 45 | | | |
| | Full power bandwidth ⁽¹⁾ | $V_{O(pp)} = 20 V,$ $V_{CC} = 1000$ | £15 V | 2.3 | | | |
| | Full power bandwidth ?? | $V_{O(pp)} = 5 V$, $V_{CC} = 1$ | $R_L = 1 k\Omega$ | 7.1 | | MHz | |
| SR | Slew rate ⁽²⁾ | $V_{CC} = \pm 15 V$ | $R_L = 1 k\Omega$ | 100 | | V/µs | |
| | Sottling time to 0.19/ | $V_{CC} = \pm 15 V$, 5-V ste | p Cain 1 | 60 | | 5 | |
| | Settling time to 0.1% | $V_{\rm CC} = \pm 5 \text{ V},$ 2.5-V s | tep Gain = -1 | 45 | | ns | |
| t _S | | $V_{CC} = \pm 15 V$, 5-V ste | p Cair 1 | 90 | | | |
| | Settling time to 0.01% | $V_{\rm CC} = \pm 5 \text{ V},$ 2.5-V s | tep Gain = -1 | 80 | | ns | |
| NOISE | DISTORTION PERFORMANCE | " | Ŀ | | | | |
| THD | Total harmonia distartian | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}, \text{ V}_{O(pp)}$ | = 2 V, R _L = 150 Ω | -81 | | dBc | |
| IHD | Total harmonic distortion | $V_{CC} = \pm 5 V \text{ or } \pm 15 V$, $V_{O(pp)} = f = 1 MHz$, Gain = 2, $T_A = 25$ | $R_L = 1 k\Omega$ | -96 | | aBC | |
| Vn | Input voltage noise | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}, f > 10$ $T_A = 25^{\circ}C$ | | 1.6 | | nA/√Hz | |
| I _n | Input current noise | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}, f > 10$ $T_A = 25^{\circ}\text{C}$ | KHz $R_L = 150 \Omega$ | 1.2 | | pA/√Hz | |
| | Differential agin error | | | 0.015% | | | |
| | Differential gain error | | and PAL, $V_{CC} = \pm 5 V$ | 0.02% | | 0 | |
| | | $T_A = 25^{\circ}C$ $R_L = 13^{\circ}$ | RE ramp, $V_{CC} = \pm 15 V$ | 0.025 | | | |
| | Differential phase error | | $V_{CC} = \pm 5 V$ | 0.03 | | | |
| DC PE | RFORMANCE | " | Ŀ | | | | |
| | | $V_{CC} = \pm 15 \text{ V}, \text{ R}_{\text{L}} = 1 \text{ k}\Omega, \text{ V}_{\Omega} =$ | $T_{A} = 25^{\circ}C$ | 93 98 | | | |
| | | $v_{CC} = \pm 15 v, R_L = 1 K\Omega, v_O =$ | $T_A = $ full range | ge 92 | | | |
| | Open loop gain | | $T_A = 25^{\circ}C$ | 92 95 | | dB | |
| | | $V_{CC} = \pm 5 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega, \text{ V}_{O} = \pm 5 \text{ V}$ | $T_A = \text{full range}$ | ge 91 | | | |
| V | | | T _A = 25°C | 0.5 | 2 | | |
| V _{IO} | Input offset voltage | $V_{CC} = \pm 5 V \text{ or } \pm 15 V$ | T _A = full rang | ge | 3 | mV | |
| | | | T _A = 25°C | 3 | 6 | | |
| I _{IB} | Input bias current | $V_{CC} = \pm 5 V \text{ or } \pm 15 V$ | $T_A = full range$ | ge | 8 | μA | |
| | Input offect oursest | $\lambda = 15 \lambda cr + 45 \lambda c$ | $T_A = 25^{\circ}C$ | 30 | 250 | ~ ^ | |
| I _{IO} | Input offset current | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ $T_A = \text{full range}$ | | | | nA | |
| | Offset voltage drift | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ | T _A = full rang | ge 2 | | μV/°C | |
| | Input offset current drift | $V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$ | T _A = full rang | ge 0.2 | | nA/°C | |

(1) Full power bandwidth = slew rate / $[\sqrt{2} \pi V_{OC(Peak)}]$. (2) Slew rate is measured from an output level range of 25% to 75%.

4

Copyright © 2008, Texas Instruments Incorporated



THS4031-EP THS4032-EP

SLOS610-NOVEMBER 2008

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

At T_{A} = full range, V_{CC} = ±15 V, and R_{L} = 1 k Ω (unless otherwise noted).

| | PARAMETER | TEST CONDIT | IONS | MIN | TYP | MAX | UNIT | |
|-----------------|--------------------------------------|---|-----------------------------|-------|-------|-------|------|--|
| INPUT | CHARACTERISTICS | · | | | | | | |
| \ <i>\</i> | Common-mode input voltage | $V_{CC} = \pm 15 V$ | ±13.5 | ±14.3 | | | | |
| VICR | range | $V_{CC} = \pm 5 V$ | | ±3.6 | ±4.3 | | V | |
| | | | T _A = 25°C | 85 | 95 | | | |
| CMDD | Common mode rejection ratio | $V_{CC} = \pm 15 \text{ V}, V_{ICR} = \pm 12 \text{ V}$ | $T_A = full range$ | 80 | | | dB | |
| CIVIRR | Common-mode rejection ratio | | $T_A = 25^{\circ}C$ | 90 | 100 | | uБ | |
| | | $V_{CC} = \pm 5 \text{ V}, V_{ICR} = \pm 2.5 \text{ V}$ | $T_A = full range$ | 85 | | | | |
| r _i | Input resistance | | | | 2 | | MΩ | |
| Ci | Input capacitance | | | | 1.5 | | pF | |
| OUTPU | JT CHARACTERISTICS | | | | | | | |
| | | $V_{CC} = \pm 15 V$ | D 410 | ±13 | ±13.6 | | | |
| | Output voltage swing | $V_{CC} = \pm 5 V$ | $R_L = 1 k\Omega$ | ±3.4 | ±3.8 | | | |
| Vo | | $V_{CC} = \pm 15 \text{ V}$ | R _L = 150 Ω | ±12 | ±12.9 | | V | |
| | | $V_{CC} = \pm 5 V$ | $R_L = 250 \ \Omega$ | ±3 | ±3.5 | | | |
| | Quite it evene et(3) | $V_{CC} = \pm 15 V$ | D 00.0 | 60 | 90 | | m ^ | |
| I _O | Output current ⁽³⁾ | $\frac{V_{\rm CC}}{V_{\rm CC} = \pm 5 \text{ V}} \qquad \qquad$ | | 50 | 70 | | mA | |
| I _{SC} | Short-circuit current ⁽³⁾ | $V_{CC} = \pm 15 V$ | L | | 150 | | mA | |
| R _O | Output resistance | Open loop | | | 13 | | Ω | |
| POWE | R SUPPLY | | | | | | | |
| | | Dual supply | | | | ±16.5 | | |
| V _{CC} | Supply voltage operating range | Single supply | 9 | | 33 | V | | |
| | | | | | 8.5 | 10 | | |
| | Cupply current (acch or - "fier) | $V_{CC} = \pm 15 V$ | $T_A = full range$ | | | 11 | ~ ^ | |
| I _{CC} | Supply current (each amplifier) | N | T _A = 25°C | | 7.5 | 9 | mA | |
| | | $V_{CC} = \pm 5 V$ $T_A = full range$ | | | | 10 | | |
| | Deven even handlandland at the | | T _A = 25°C | 85 | 95 | | | |
| PSRR | Power-supply rejection ratio | $V_{CC} = \pm 5 V \text{ or } \pm 15 V$ | T _A = full range | 80 | | | dB | |


(3) Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the Absolute Maximum Ratings table in this data sheet for more information.

5



SLOS610-NOVEMBER 2008

PARAMETER MEASUREMENT INFORMATION






Figure 3. THS4032 Crosstalk Test Circuit




Figure 4. Step Response Test Circuit




Figure 5. Step Response Test Circuit

6



SLOS610-NOVEMBER 2008

TYPICAL CHARACTERISTICS


Table of Graphs

| | | FIGURE |
|--|--|--------|
| Input offset voltage distribution | | 6, 7 |
| Input offset voltage | vs Free-air temperature | 8 |
| Input bias current | vs Free-air temperature | 9 |
| Output voltage swing | vs Supply voltage | 10 |
| Maximum output voltage swing | vs Free-air temperature | 11 |
| Maximum output current | vs Free-air temperature | 12 |
| Supply current | vs Free-air temperature | 13 |
| Common-mode input voltage | vs Supply voltage | 14 |
| Closed-loop output impedance | vs Frequency | 15 |
| Open-loop gain and phase response | vs Frequency | 16 |
| Power-supply rejection ratio | vs Frequency | 17 |
| Common-mode rejection ratio | vs Frequency | 18 |
| Crosstalk | vs Frequency | 19 |
| Harmonic distortion | vs Frequency | 20, 21 |
| Harmonic distortion | vs Peak-to-peak output voltage | 22, 23 |
| Slew rate | vs Free-air temperature | 24 |
| 0.1% settling time | vs Output voltage step size | 25 |
| Small signal frequency response with varying feedback resistance | Gain = 1, V_{CC} = ±15V, R_L = 1k Ω | 26 |
| Frequency response with varying output voltage swing | Gain = 1, V_{CC} = ±15V, R_L = 1k Ω | 27 |
| Small signal frequency response with varying feedback resistance | Gain = 1, V_{CC} = ±15V, R_L = 150k Ω | 28 |
| Frequency response with varying output voltage swing | Gain = 1, V_{CC} = ±15V, R_L = 150k Ω | 29 |
| Small signal frequency response with varying feedback resistance | Gain = 1, V_{CC} = ±5V, R_L = 1k Ω | 30 |
| Frequency response with varying output voltage swing | Gain = 1, V_{CC} = ±5V, R_L = 1k Ω | 31 |
| Small signal frequency response with varying feedback resistance | Gain = 1, V_{CC} = ±5V, R_L = 150k Ω | 32 |
| Frequency response with varying output voltage swing | Gain = 1, V_{CC} = ±5V, R_L = 150k Ω | 33 |
| Small signal frequency response with varying feedback resistance | Gain = 2, V_{CC} = ±5V, R_L = 150k Ω | 34 |
| Small signal frequency response with varying feedback resistance | Gain = 2, V_{CC} = ±5V, R_L = 150k Ω | 35 |
| Small signal frequency response with varying feedback resistance | Gain = -1, V_{CC} = ±15V, R_L = 150k Ω | 36 |
| Frequency response with varying output voltage swing | Gain = -1 , V _{CC} = ± 5 V, R _L = 150 k Ω | 37 |
| Small signal frequency response | Gain = 5, V _{CC} = ±15V, ±5V | 38 |
| Output amplitude | vs Frequency, Gain = 2, $V_S = \pm 15V$ | 39 |
| Output amplitude | vs Frequency, Gain = 2, $V_S = \pm 5V$ | 40 |
| Output amplitude | vs Frequency, Gain = -1 , V _S = ± 15 V | 41 |
| Output amplitude | vs Frequency, Gain = -1 , V _S = $\pm 5V$ | 42 |
| Differential phase | vs Number of 150-Ω loads | 43, 44 |
| Differential gain | vs Number of 150-Ω loads | 45, 46 |
| 1-V step response | vs Time | 47, 48 |
| 4-V step response | vs Time | 49 |
| 20-V step response | vs Time | 50 |

THS4031-EP THS4032-EP



www.ti.com



INPUT OFFSET VOLTAGE DISTRIBUTION INPUT OFFSET VOLTAGE DISTRIBUTION 14 22.5 250 Samples 250 Samples $V_{CC} = \pm 15 V$ $V_{CC} = \pm 5 V$ 3 Wafer Lots 3 Wafer Lots 20 T_A = 25°C 12 T_A = 25°C Percentage of Amplifiers – % 17.5 Percentage of Amplifiers – % 10 15 8 12.5 10 6 7.5 4 5 2 2.5 0 0 -2 -1.6 -1.2 -0.8 -0.4 0 0.4 1.2 0.8 -2 -1.6 -1.2 -0.8 -0.4 0 0.4 0.8 1.2 VIO - Input Offset Voltage - mV VIO – Input Offset Voltage – mV Figure 6. Figure 7. INPUT OFFSET VOLTAGE INPUT BIAS CURRENT vs FREE-AIR TEMPERATURE VS FREE-AIR TEMPERATURE -0.3 3.10 3.05 -0.35 $V_{CC} = \pm 15 V$ V_{IO} – Input Offset Voltage – mV - Input Bias Current - µA 3 $V_{CC} = \pm 5 V$ -0.4 2.95 -0.45 2.90 $V_{CC} = \pm 15 V$ 2.85 -0.5 ≞ $V_{CC} = \pm 5 V$ 2.80 -0.55 2.75 -0.6 2.70 60 -40 -20 0 40 80 -40 -20 0 20 40 60 80 20 100 100 T_A – Free-Air Temperature – $^\circ C$ T_A – Free-Air Temperature – °C Figure 8. Figure 9.

TYPICAL CHARACTERISTICS

8




THS4031-EP THS4032-EP

SLOS610-NOVEMBER 2008




TYPICAL CHARACTERISTICS (continued)



9




SLOS610-NOVEMBER 2008






www.ti.com



THS4031-EP THS4032-EP

SLOS610-NOVEMBER 2008






FEXAS INSTRUMENTS

www.ti.com




www.ti.com






www.ti.com






SLOS610-NOVEMBER 2008






SLOS610-NOVEMBER 2008





www.ti.com




THS4031-EP THS4032-EP

SLOS610-NOVEMBER 2008




www.ti.com





TYPICAL CHARACTERISTICS (continued)



SLOS610-NOVEMBER 2008



www.ti.com

APPLICATION INFORMATION

THEORY OF OPERATION

The THS403x is a high-speed operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing f_Ts of several GHz. This results in an exceptionally high-performance amplifier that has wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 51.




Figure 51. THS4031 Simplified Schematic

Copyright © 2008, Texas Instruments Incorporated



(1)

NOISE CALCULATIONS AND NOISE FIGURE

Noise can cause errors on very small signals. This is especially true when amplifying small signals. The noise model for the THS403x, shown in Figure 52, includes all of the noise sources as follows:

- $e_n = Amplifier internal voltage noise (nV/<math>\sqrt{Hz}$)
- IN+ = Noninverting current noise (pA/\sqrt{Hz})
- IN- = Inverting current noise (pA/ \sqrt{Hz})
- e_{Rx} = Thermal voltage noise associated with each resistor (e_{Rx} = 4 kTR_x)




Figure 52. Noise Model

The total equivalent input noise density (e_{ni}) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \times \mathbf{R}_{S}\right)^{2} + \left(\mathbf{IN} - \times \left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)\right)^{2} + 4 \, \mathbf{kTR}_{S} + 4 \, \mathbf{kT}\left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)}$$

Where:

k = Boltzmann's constant = 1.380658×10^{-23} T = Temperature in degrees Kelvin (273 +°C) R_F || R_G = Parallel resistance of R_F and R_G

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_V) .

$$e_{no} = e_{ni} A_V = e_{ni} \left(1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case) (2)

As the previous equations show, to keep noise at a minimum, small-value resistors should be used. As the closed-loop gain is increased (by reducing R_G), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This advantage can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, refer to the application note, *Noise Analysis for High-Speed Op Amps* (SBOA066).


Texas Instruments

SLOS610-NOVEMBER 2008

OPTIMIZING FREQUENCY RESPONSE

Internal frequency compensation of the THS403x was selected to provide very wide bandwidth performance and still maintain a very low noise floor. In order to meet these performance requirements, the THS403x must have a minimum gain of 2 (-1). Because everything is referred to the noninverting terminal of an operational amplifier, the noise gain in a G = -1 configuration is the same as a G = 2 configuration.

One of the keys to maintaining a smooth frequency response, and hence, a stable pulse response, is to pay particular attention to the inverting terminal. Any stray capacitance at this node causes peaking in the frequency response (see Figure 53 and Figure 54). Two things can be done to help minimize this effect. The first is to simply remove any ground planes under the inverting terminal of the amplifier, including the trace that connects to this terminal. Additionally, the length of this trace should be minimized. The capacitance at this node causes a lag in the voltage being fed back due to the charging and discharging of the stray capacitance. If this lag becomes too long, the amplifier will not be able to correctly keep the noninverting terminal voltage at the same potential as the inverting terminal's voltage. Peaking and possible oscillations will then occur if this happens.



The second precaution to help maintain a smooth frequency response is to keep the feedback resistor (R_f) and the gain resistor (R_g) values fairly low. These two resistors are effectively in parallel when looking at the ac small-signal response. But, as can be seen in Figure 26 through Figure 37, a value too low starts to reduce the bandwidth of the amplifier. Table 1 shows some recommended feedback resistors to be used with the THS403x.

| GAIN | R_{f} for V_{CC} = ±15 V and ±5 V |
|------|---------------------------------------|
| 1 | 50 Ω |
| 2 | 300 Ω |
| -1 | 360 Ω |
| 5 | 3.3 kΩ (low stray-c PCB only) |



DRIVING A CAPACITIVE LOAD

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS403x has been internally compensated to maximize its bandwidth and slew-rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the phase margin of the device leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 55. A minimum value of 20 Ω should work well for most applications. For example, in 75- Ω transmission systems, setting the series resistor value to 75 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 55. Driving a Capacitive Load





OFFSET NULLING

The THS403x has very low input offset voltage for a high speed amplifier. However, if additional correction is required, the designer can make use of an offset nulling function provided on the THS4031. By placing a potentiometer between terminals 1 and 8 of the device and tying the wiper to the negative supply, the input offset can be adjusted. This is shown in Figure 56.




Figure 56. Offset Nulling Schematic

OFFSET VOLTAGE

The output offset voltage (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 57. Output Offset Voltage Model



GENERAL CONFIGURATIONS

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifer (see Figure 58).




Figure 58. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple-pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Otherwise, phase shift of the amplifier can occur.




Figure 59. Two-Pole Low-Pass Sallen-Key Filter



www.ti.com

CIRCUIT-LAYOUT CONSIDERATIONS

In order to achieve the levels of high-frequency performance of the THS403x, it is essential that proper printed-circuit board (PCB) high-frequency design techniques be followed. A general set of guidelines is given below. In addition, a THS403x evaluation board is available to use as a guide for layout or for evaluating the device performance.


- Ground planes: It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling: Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inch between the device power terminals and the ceramic capacitors.
- Sockets: Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements: Optimum high-frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components: Using surface-mount passive components is recommended for high-frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

GENERAL PowerPAD[™] DESIGN CONSIDERATIONS

The THS403x is available in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 60(a) and Figure 60(b)]. This arrangement results in the leadframe being exposed as a thermal pad on the underside of the package [see Figure 60(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the heretofore awkward mechanical methods of heatsinking.



. The thermal pad is electrically isolated from all terminals in the package.

Figure 60. Views of Thermally-Enhanced DGN Package



www.ti.com

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.




Figure 61. PowerPAD[™] PCB Etch and Via Pattern

- 1. Prepare the PCB with a top-side etch pattern as shown in Figure 61. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils (0,3302 mm) in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS403xDGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, *do not* use the typical web or spoke via connection methodology. Web connections have a high thermal-resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS403xDGN package should connect to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area, which prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and to all the IC terminals.
- 8. With these preparatory steps in place, the THS403xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

The actual thermal performance achieved with the THS403xDGN in its PowerPADTM package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches × 3 inches (7,62 cm × 7,62 cm), then the expected thermal coefficient, θ_{JA} , is about 58.4°C/W. For comparison, the non-PowerPADTM version of the THS403x IC (SOIC) is shown. For a given θ_{JA} , the maximum power dissipation is shown in Figure 62 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}\right)$$

Where:

P_D = Maximum power dissipation of THS403x IC (watts)

 T_{MAX} = Absolute maximum operating junction temperature (125°C)

 T_A = Free-ambient air temperature (°C)

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

 θ_{JC} = Thermal coefficient from junction to case


 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

(3)

EXAS

INSTRUMENTS

www.ti.com



Results are with no air flow and PCB size = 3" = 3" (7,62 cm x 7,62 cm)

Figure 62. Maximum Power Dissipation vs Free-Air Temperature

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments technical brief, *PowerPAD™ Thermally-Enhanced Package* (SLMA002). This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.


The next thing to be considered is package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multiamplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 63 to Figure 66 shows this effect, along with the quiescent heat, with an ambient air temperature of 50°C. When using $V_{CC} = \pm 5$ V, heat is generally not a problem, even with SOIC packages. But, when using $V_{CC} = \pm 15$ V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPADTM devices are extremely useful for heat dissipation. But, the device should



THS4032-EP

THS4031-EP

always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPADTM. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier package (THS4032), the sum of the RMS output currents and voltages should be used to choose the proper package.





EVALUATION BOARD

An evaluation board is available for the THS4031 (literature number SLOP203) and THS4032 (literature number SLOP135). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 67. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, refer to the *THS4031 EVM User's Guide* (SLOU038) or the *THS4032 EVM User's Guide* (SLOU039). To order the evaluation board, contact your local TI sales office or distributor.




Figure 67. THS4031 Evaluation Board



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|----------------------|--------------|------------------------------------|---------|
| 5962-9959501Q2A | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9959501Q2A THS4031MFKB | Samples |
| 5962-9959501QPA | ACTIVE | CDIP | JG | 8 | 50 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 9959501QPA THS4031M | Samples |
| THS4031MFKB | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9959501Q2A THS4031MFKB | Samples |
| THS4031MJG | ACTIVE | CDIP | JG | 8 | 50 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | THS4031MJG | Samples |
| THS4031MJGB | ACTIVE | CDIP | JG | 8 | 50 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 9959501QPA THS4031M | Samples |
| THS4032MDGNREP | ACTIVE | HVSSOP | DGN | 8 | 2500 | RoHS & Green | NIPDAUAG | Level-1-260C-UNLIM | -55 to 125 | NXX | Samples |
| V62/09612-01XE | ACTIVE | HVSSOP | DGN | 8 | 2500 | RoHS & Green | NIPDAUAG | Level-1-260C-UNLIM | -55 to 125 | NXX | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF THS4031M, THS4032-EP :

• Catalog : THS4031, THS4032

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | |
|-----------------------------|--|
| | |

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| THS4032MDGNREP | HVSSOP | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |



PACKAGE MATERIALS INFORMATION

30-Nov-2023



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| THS4032MDGNREP | HVSSOP | DGN | 8 | 2500 | 358.0 | 335.0 | 35.0 |

TEXAS INSTRUMENTS

www.ti.com

30-Nov-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9959501Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| THS4031MFKB | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |

DGN 8

3 x 3, 0.65 mm pitch

GENERIC PACKAGE VIEW

PowerPAD[™] HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DGN0008G

PACKAGE OUTLINE

PowerPAD[™] HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




PowerPAD is a trademark of Texas Instruments.

DGN0008G

EXAMPLE BOARD LAYOUT

PowerPAD[™] HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008G

EXAMPLE STENCIL DESIGN

PowerPAD[™] HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






JG0008A

PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 2. This drawing is subject to change without notice.3. This package can be hermetically sealed with a ceramic lid using glass frit.

- Index point is provided on cap for terminal identification.
 Falls within MIL STD 1835 GDIP1-T8




JG0008A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated