
<ul> <li>Wide Bandwidth Typ 100 MHz at −3 dB</li> <li>Three Channels</li> </ul>	N PACKAGE (TOP VIEW)			
<ul> <li>0 V to 4 V, Digital Level-Contrast Control</li> </ul>	R CLAMP(+)	U 20	G CLAMP(+)	
● 0 V to 4 V, Digital Level-Gain Adjust Control	V <sub>CC1</sub> 2		B CLAMP(+)	
<ul> <li>20-Pin Plastic DIP for Small PCB Area</li> </ul>	R VIDEO IN [] 3		R VIDEO OUT	
Required	R CLAMP CAP 🛛 4	17	] R GAIN ADJUST	
<ul> <li>Fewer Peripheral Components Required</li> </ul>	G VIDEO IN 🛚 5	16	]V <sub>CC2</sub>	
Than for LM1203 Applications	GND [] 6	15	] G VIDEO OUT	
<ul> <li>Independent CLAMP(+) Adjustment to Each</li> </ul>	G CLAMP CAP 🛛 7	14	] G GAIN ADJUST	
Channel	B VIDEO IN 🛚 8	13	] B VIDEO OUT	
	B CLAMP CAP 🛛 9	12	B GAIN ADJUST	
description	CONTRAST [ 1	0 11	CLAMP GATE	

The TLS1233 is a 100-MHz wide-band video preamplifier system intended for mid-to-high-resolution RGB (red-green-blue) color monitors. Each video amplifier (R, G, and B) contains a gain set for adjusting maximum system gain ( $A_V = 7.8 \text{ V/V}$ ). The TLS1233 provides digital level-operated contrast, brightness, and gain adjustment control. All the control inputs offer high input impedance and an operation range from 0 V to 4 V for easy interface to the serial digital buses. Provided in a 20-pin plastic dual-in-line package (DIP), the TLS1233 integrates most of the external components required to accommodate the video system.

The TLS1233 operates from a 12-V supply and contains an internal input bias voltage. Also, the TLS1233 contains the feedback resistor required between output and CLAMP(–) for dc level holding. The device is characterized for operation from 0°C to 70°C.

### functional block diagram






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS126C - JULY 1995 - REVISED JUNE 1996

# TLS1233Y chip information

This chip, when properly assembled, displays characteristics similar to the TLS1233. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	13.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	0 V to V <sub>CC</sub>
Video output current, IO (per channel)	28 mA
Total power dissipation at (or below) 25°C free-air temperature (see Note 2)	1.87 W
Operating virtual junction temperature range, T <sub>J</sub>	−55°C to 150°C
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All V<sub>CC</sub> terminals must be externally wired together to prevent internal damage during V<sub>CC</sub> power-on/-off cycles.



<sup>2.</sup> For operation above 25°C free-air temperature, derate linearly from 1.87 W (T<sub>A</sub> = 25°C) to 1.2 W (T<sub>A</sub> = 70°C). This equates to a derating factor of 15 mW/°C.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub> and V <sub>CC2</sub>	_	11	12	13	V
High-level input voltage range, CLAMP GATE, VIH	Clamp comparators off	2.4		5	V
Low-level input voltage range, CLAMP GATE, VIL	Clamp comparators on	0		8.0	V
Operating free-air temperature, TA		0		70	°C

# electrical characteristics at 25°C free-air temperature range, $\overline{\text{CLAMP GATE}} = 0 \text{ V}$ , $\overline{\text{CLAMP(+)}} = 2 \text{ V}$ , $\overline{\text{CONTRAST}} = R$ ,G,B GAIN ADJUST = 4 V, $\overline{\text{V}}_{\text{CC1}} = \overline{\text{V}}_{\text{CC2}} = 12 \text{ V}$ (see Figure 2) (unless otherwise noted)

	PARAMETER	ALTERNATE SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ICC	Supply current		VCC1 + VCC2		84	94	mA
V <sub>ref</sub>	Video input reference voltage		Measure R/G/B video input	2.1	2.3	2.5	V
II	Contrast and R,G,B GAIN ADJUST input current		Measure CONTRAST, R/G/B GAIN ADJUST		-0.5	-10	μΑ
I <sub>IL</sub>	Clamp gate low input current		CLAMP GATE = 0 V		-0.5	-2.4	μΑ
lіН	Clamp gate high input current		CLAMP GATE = 12 V		0.005	1	μΑ
	Clamp capacitor charge current	I <sub>K(chg)</sub>	R,G,B CLAMP CAP = 0 V		1		mA
	Clamp capacitor discharge current	IK(dschg)	R,G,B CLAMP CAP = 5 V		-1		mA
VOL	Low-level output voltage		R,G,B CLAMP CAP = 0 V		0.3		V
Vон	High-level output voltage		R,G,B CLAMP CAP = 5 V		7.8		V
VO(diff)	Output voltage difference	VO(diff)	Between any two channels		±0.5	±50	mV

# operating characteristics at 25°C free-air temperature, $\overline{\text{CLAMP GATE}} = 0 \text{ V}$ , $\overline{\text{CLAMP(+)}} = 4 \text{ V}$ , $\overline{\text{CONTRAST}} = R$ , $\overline{\text{G,B GAIN ADJUST}} = 4 \text{ V}$ , $\overline{\text{f_I}} = 10 \text{ kHz}$ , $\overline{\text{V_{CC1}}} = \overline{\text{V_{CC2}}} = 12 \text{ V}$ (unless otherwise noted)

PARAMETER		ALTERNATE SYMBOL	TEST CO	MIN	TYP	MAX	UNIT	
A <sub>V(max)</sub>	Maximum voltage amplification	AVMAX	CONTRAST = 4 V,	V <sub>IPP</sub> = 700 mV		7.8		V/V
A <sub>V</sub> (mid)	Midrange voltage amplification	A <sub>VMID</sub>	CONTRAST = 2 V,	$V_{IPP} = 700 \text{ mV}$		2		V/V
	Contrast voltage for minimum amplification	VCONT-LOW	V <sub>I(PP)</sub> = 1 V,	See Note 3		1		V
	Amplification match at A <sub>V(max)</sub>	AVmax(diff)	CONTRAST = 4 V,	See Note 4		±0.2		dB
	Amplification match at A <sub>V(mid)</sub>	AVmid(diff)	CONTRAST = 2 V,	See Note 3		±0.2		dB
	Amplification match at A <sub>V(low)</sub>	AVIow(diff)	CONTRAST = V <sub>CO</sub> See Note 3 and 4	NT-LOW,		±0.2		dB
THD	Total harmonic distortion		CONTRAST = 1 V,	V <sub>IPP</sub> = 1 V		0.5		%
BW	Amplifier bandwidth	BW(-3 dB)	CONTRAST = 4 V, See Notes 5 And 7			100		MHz
Crosstalk attenuation			CONTRAST = 4 V, See Note 6	f = 10 kHz,		60		dB
		a <sub>X</sub>	CONTRAST = 4 V, f = 10 MHz,	See Notes 6 or 7		40	_	dB
	Pulse test for rise time	t <sub>r</sub>	CONTRAST = 4 V,	CLAMP(+) = 2 V,		3		ns
	Pulse test for fall time	tf	V <sub>O(PP)</sub> = 4 V	See Notes 5 and 7		4		ns

NOTES: 3. Determine V<sub>CONT-LOW</sub> for -40 dB attenuation of output. Reference to A<sub>V(max)</sub>.

- 4. Measure gain difference between any two amplifiers,  $V_{I(PP)} = 1 \text{ V}$ .
- 5. Adjust input frequency from 10 kHz (A<sub>V(max)</sub> reference level) to the -3-dB corner frequency (f -3 dB). V<sub>I(PP)</sub> = 700 mV.

  6. V<sub>I(PP)</sub> = 700 mV at f = 10 kHz to any amplifier. Measure output levels of the other two undriven amplifiers relative to driven amplifier.
- 7. A special text fixture without a socket and a double-sided full-ground-plane PC board are required.



# PARAMETER MEASUREMENT INFORMATION





Figure 1. Test Circuit

# **APPLICATION INFORMATION**



† Minimum pulse width: 300 ns

Figure 2. Application Circuit


SLVS126C - JULY 1995 - REVISED JUNE 1996

# **MECHANICAL DATA**

# N (R-PDIP-T\*\*)

# **16 PIN SHOWN**

# PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)



www.ti.com 22-Feb-2025

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLS1233N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLS1233N	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLS1233N	N	PDIP	20	20	506	13.97	11230	4.32

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated